
BLDC_Motor_Controller_24V.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050d8  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08005208  08005208  00015208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005448  08005448  000201d0  2**0
                  CONTENTS
  4 .ARM          00000000  08005448  08005448  000201d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005448  08005448  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005448  08005448  00015448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800544c  0800544c  0001544c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  08005450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  200001d0  08005620  000201d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  08005620  000202f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a46  00000000  00000000  000201f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000150d  00000000  00000000  00029c3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003a8  00000000  00000000  0002b150  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000002f0  00000000  00000000  0002b4f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00008a17  00000000  00000000  0002b7e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000055b4  00000000  00000000  000341ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0002620b  00000000  00000000  000397b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0005f9be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001584  00000000  00000000  0005fa3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	200001d0 	.word	0x200001d0
 800014c:	00000000 	.word	0x00000000
 8000150:	080051f0 	.word	0x080051f0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	200001d4 	.word	0x200001d4
 800016c:	080051f0 	.word	0x080051f0

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002be:	f1a4 0401 	sub.w	r4, r4, #1
 80002c2:	d1e9      	bne.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__gedf2>:
 800091c:	f04f 3cff 	mov.w	ip, #4294967295
 8000920:	e006      	b.n	8000930 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__ledf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	e002      	b.n	8000930 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__cmpdf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800093c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000946:	d01b      	beq.n	8000980 <__cmpdf2+0x54>
 8000948:	b001      	add	sp, #4
 800094a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800094e:	bf0c      	ite	eq
 8000950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000954:	ea91 0f03 	teqne	r1, r3
 8000958:	bf02      	ittt	eq
 800095a:	ea90 0f02 	teqeq	r0, r2
 800095e:	2000      	moveq	r0, #0
 8000960:	4770      	bxeq	lr
 8000962:	f110 0f00 	cmn.w	r0, #0
 8000966:	ea91 0f03 	teq	r1, r3
 800096a:	bf58      	it	pl
 800096c:	4299      	cmppl	r1, r3
 800096e:	bf08      	it	eq
 8000970:	4290      	cmpeq	r0, r2
 8000972:	bf2c      	ite	cs
 8000974:	17d8      	asrcs	r0, r3, #31
 8000976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097a:	f040 0001 	orr.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d102      	bne.n	8000990 <__cmpdf2+0x64>
 800098a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800098e:	d107      	bne.n	80009a0 <__cmpdf2+0x74>
 8000990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d1d6      	bne.n	8000948 <__cmpdf2+0x1c>
 800099a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800099e:	d0d3      	beq.n	8000948 <__cmpdf2+0x1c>
 80009a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdrcmple>:
 80009a8:	4684      	mov	ip, r0
 80009aa:	4610      	mov	r0, r2
 80009ac:	4662      	mov	r2, ip
 80009ae:	468c      	mov	ip, r1
 80009b0:	4619      	mov	r1, r3
 80009b2:	4663      	mov	r3, ip
 80009b4:	e000      	b.n	80009b8 <__aeabi_cdcmpeq>
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdcmpeq>:
 80009b8:	b501      	push	{r0, lr}
 80009ba:	f7ff ffb7 	bl	800092c <__cmpdf2>
 80009be:	2800      	cmp	r0, #0
 80009c0:	bf48      	it	mi
 80009c2:	f110 0f00 	cmnmi.w	r0, #0
 80009c6:	bd01      	pop	{r0, pc}

080009c8 <__aeabi_dcmpeq>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff fff4 	bl	80009b8 <__aeabi_cdcmpeq>
 80009d0:	bf0c      	ite	eq
 80009d2:	2001      	moveq	r0, #1
 80009d4:	2000      	movne	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmplt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffea 	bl	80009b8 <__aeabi_cdcmpeq>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmple>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffe0 	bl	80009b8 <__aeabi_cdcmpeq>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpge>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffce 	bl	80009a8 <__aeabi_cdrcmple>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpgt>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffc4 	bl	80009a8 <__aeabi_cdrcmple>
 8000a20:	bf34      	ite	cc
 8000a22:	2001      	movcc	r0, #1
 8000a24:	2000      	movcs	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpun>:
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	d102      	bne.n	8000a3c <__aeabi_dcmpun+0x10>
 8000a36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3a:	d10a      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x20>
 8000a46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4a:	d102      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	f04f 0001 	mov.w	r0, #1
 8000a56:	4770      	bx	lr

08000a58 <__aeabi_d2iz>:
 8000a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a60:	d215      	bcs.n	8000a8e <__aeabi_d2iz+0x36>
 8000a62:	d511      	bpl.n	8000a88 <__aeabi_d2iz+0x30>
 8000a64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a6c:	d912      	bls.n	8000a94 <__aeabi_d2iz+0x3c>
 8000a6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	bf18      	it	ne
 8000a84:	4240      	negne	r0, r0
 8000a86:	4770      	bx	lr
 8000a88:	f04f 0000 	mov.w	r0, #0
 8000a8c:	4770      	bx	lr
 8000a8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a92:	d105      	bne.n	8000aa0 <__aeabi_d2iz+0x48>
 8000a94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a98:	bf08      	it	eq
 8000a9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_d2uiz>:
 8000aa8:	004a      	lsls	r2, r1, #1
 8000aaa:	d211      	bcs.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d211      	bcs.n	8000ad6 <__aeabi_d2uiz+0x2e>
 8000ab2:	d50d      	bpl.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d40e      	bmi.n	8000adc <__aeabi_d2uiz+0x34>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	fa23 f002 	lsr.w	r0, r3, r2
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d102      	bne.n	8000ae2 <__aeabi_d2uiz+0x3a>
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	4770      	bx	lr
 8000ae2:	f04f 0000 	mov.w	r0, #0
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_frsub>:
 8000ae8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aec:	e002      	b.n	8000af4 <__addsf3>
 8000aee:	bf00      	nop

08000af0 <__aeabi_fsub>:
 8000af0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000af4 <__addsf3>:
 8000af4:	0042      	lsls	r2, r0, #1
 8000af6:	bf1f      	itttt	ne
 8000af8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000afc:	ea92 0f03 	teqne	r2, r3
 8000b00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b08:	d06a      	beq.n	8000be0 <__addsf3+0xec>
 8000b0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b12:	bfc1      	itttt	gt
 8000b14:	18d2      	addgt	r2, r2, r3
 8000b16:	4041      	eorgt	r1, r0
 8000b18:	4048      	eorgt	r0, r1
 8000b1a:	4041      	eorgt	r1, r0
 8000b1c:	bfb8      	it	lt
 8000b1e:	425b      	neglt	r3, r3
 8000b20:	2b19      	cmp	r3, #25
 8000b22:	bf88      	it	hi
 8000b24:	4770      	bxhi	lr
 8000b26:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b2a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b2e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b3e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b42:	bf18      	it	ne
 8000b44:	4249      	negne	r1, r1
 8000b46:	ea92 0f03 	teq	r2, r3
 8000b4a:	d03f      	beq.n	8000bcc <__addsf3+0xd8>
 8000b4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b50:	fa41 fc03 	asr.w	ip, r1, r3
 8000b54:	eb10 000c 	adds.w	r0, r0, ip
 8000b58:	f1c3 0320 	rsb	r3, r3, #32
 8000b5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b60:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b64:	d502      	bpl.n	8000b6c <__addsf3+0x78>
 8000b66:	4249      	negs	r1, r1
 8000b68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b6c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b70:	d313      	bcc.n	8000b9a <__addsf3+0xa6>
 8000b72:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b76:	d306      	bcc.n	8000b86 <__addsf3+0x92>
 8000b78:	0840      	lsrs	r0, r0, #1
 8000b7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b7e:	f102 0201 	add.w	r2, r2, #1
 8000b82:	2afe      	cmp	r2, #254	; 0xfe
 8000b84:	d251      	bcs.n	8000c2a <__addsf3+0x136>
 8000b86:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b8e:	bf08      	it	eq
 8000b90:	f020 0001 	biceq.w	r0, r0, #1
 8000b94:	ea40 0003 	orr.w	r0, r0, r3
 8000b98:	4770      	bx	lr
 8000b9a:	0049      	lsls	r1, r1, #1
 8000b9c:	eb40 0000 	adc.w	r0, r0, r0
 8000ba0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	d1ed      	bne.n	8000b86 <__addsf3+0x92>
 8000baa:	fab0 fc80 	clz	ip, r0
 8000bae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bb2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bb6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bba:	bfaa      	itet	ge
 8000bbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bc0:	4252      	neglt	r2, r2
 8000bc2:	4318      	orrge	r0, r3
 8000bc4:	bfbc      	itt	lt
 8000bc6:	40d0      	lsrlt	r0, r2
 8000bc8:	4318      	orrlt	r0, r3
 8000bca:	4770      	bx	lr
 8000bcc:	f092 0f00 	teq	r2, #0
 8000bd0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bd4:	bf06      	itte	eq
 8000bd6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bda:	3201      	addeq	r2, #1
 8000bdc:	3b01      	subne	r3, #1
 8000bde:	e7b5      	b.n	8000b4c <__addsf3+0x58>
 8000be0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000be8:	bf18      	it	ne
 8000bea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bee:	d021      	beq.n	8000c34 <__addsf3+0x140>
 8000bf0:	ea92 0f03 	teq	r2, r3
 8000bf4:	d004      	beq.n	8000c00 <__addsf3+0x10c>
 8000bf6:	f092 0f00 	teq	r2, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	4608      	moveq	r0, r1
 8000bfe:	4770      	bx	lr
 8000c00:	ea90 0f01 	teq	r0, r1
 8000c04:	bf1c      	itt	ne
 8000c06:	2000      	movne	r0, #0
 8000c08:	4770      	bxne	lr
 8000c0a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c0e:	d104      	bne.n	8000c1a <__addsf3+0x126>
 8000c10:	0040      	lsls	r0, r0, #1
 8000c12:	bf28      	it	cs
 8000c14:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c18:	4770      	bx	lr
 8000c1a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c1e:	bf3c      	itt	cc
 8000c20:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c24:	4770      	bxcc	lr
 8000c26:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c2a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c32:	4770      	bx	lr
 8000c34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c38:	bf16      	itet	ne
 8000c3a:	4608      	movne	r0, r1
 8000c3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c40:	4601      	movne	r1, r0
 8000c42:	0242      	lsls	r2, r0, #9
 8000c44:	bf06      	itte	eq
 8000c46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c4a:	ea90 0f01 	teqeq	r0, r1
 8000c4e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c52:	4770      	bx	lr

08000c54 <__aeabi_ui2f>:
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	e004      	b.n	8000c64 <__aeabi_i2f+0x8>
 8000c5a:	bf00      	nop

08000c5c <__aeabi_i2f>:
 8000c5c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c60:	bf48      	it	mi
 8000c62:	4240      	negmi	r0, r0
 8000c64:	ea5f 0c00 	movs.w	ip, r0
 8000c68:	bf08      	it	eq
 8000c6a:	4770      	bxeq	lr
 8000c6c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c70:	4601      	mov	r1, r0
 8000c72:	f04f 0000 	mov.w	r0, #0
 8000c76:	e01c      	b.n	8000cb2 <__aeabi_l2f+0x2a>

08000c78 <__aeabi_ul2f>:
 8000c78:	ea50 0201 	orrs.w	r2, r0, r1
 8000c7c:	bf08      	it	eq
 8000c7e:	4770      	bxeq	lr
 8000c80:	f04f 0300 	mov.w	r3, #0
 8000c84:	e00a      	b.n	8000c9c <__aeabi_l2f+0x14>
 8000c86:	bf00      	nop

08000c88 <__aeabi_l2f>:
 8000c88:	ea50 0201 	orrs.w	r2, r0, r1
 8000c8c:	bf08      	it	eq
 8000c8e:	4770      	bxeq	lr
 8000c90:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c94:	d502      	bpl.n	8000c9c <__aeabi_l2f+0x14>
 8000c96:	4240      	negs	r0, r0
 8000c98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c9c:	ea5f 0c01 	movs.w	ip, r1
 8000ca0:	bf02      	ittt	eq
 8000ca2:	4684      	moveq	ip, r0
 8000ca4:	4601      	moveq	r1, r0
 8000ca6:	2000      	moveq	r0, #0
 8000ca8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cac:	bf08      	it	eq
 8000cae:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cb2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cb6:	fabc f28c 	clz	r2, ip
 8000cba:	3a08      	subs	r2, #8
 8000cbc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cc0:	db10      	blt.n	8000ce4 <__aeabi_l2f+0x5c>
 8000cc2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cc6:	4463      	add	r3, ip
 8000cc8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	f020 0001 	biceq.w	r0, r0, #1
 8000ce2:	4770      	bx	lr
 8000ce4:	f102 0220 	add.w	r2, r2, #32
 8000ce8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cec:	f1c2 0220 	rsb	r2, r2, #32
 8000cf0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cf8:	eb43 0002 	adc.w	r0, r3, r2
 8000cfc:	bf08      	it	eq
 8000cfe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d02:	4770      	bx	lr

08000d04 <__aeabi_fmul>:
 8000d04:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d08:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d12:	ea92 0f0c 	teqne	r2, ip
 8000d16:	ea93 0f0c 	teqne	r3, ip
 8000d1a:	d06f      	beq.n	8000dfc <__aeabi_fmul+0xf8>
 8000d1c:	441a      	add	r2, r3
 8000d1e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d22:	0240      	lsls	r0, r0, #9
 8000d24:	bf18      	it	ne
 8000d26:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d2a:	d01e      	beq.n	8000d6a <__aeabi_fmul+0x66>
 8000d2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d30:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d34:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d38:	fba0 3101 	umull	r3, r1, r0, r1
 8000d3c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d40:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d44:	bf3e      	ittt	cc
 8000d46:	0049      	lslcc	r1, r1, #1
 8000d48:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	ea40 0001 	orr.w	r0, r0, r1
 8000d52:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d56:	2afd      	cmp	r2, #253	; 0xfd
 8000d58:	d81d      	bhi.n	8000d96 <__aeabi_fmul+0x92>
 8000d5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d62:	bf08      	it	eq
 8000d64:	f020 0001 	biceq.w	r0, r0, #1
 8000d68:	4770      	bx	lr
 8000d6a:	f090 0f00 	teq	r0, #0
 8000d6e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d72:	bf08      	it	eq
 8000d74:	0249      	lsleq	r1, r1, #9
 8000d76:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d7a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d7e:	3a7f      	subs	r2, #127	; 0x7f
 8000d80:	bfc2      	ittt	gt
 8000d82:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d86:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d8a:	4770      	bxgt	lr
 8000d8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	3a01      	subs	r2, #1
 8000d96:	dc5d      	bgt.n	8000e54 <__aeabi_fmul+0x150>
 8000d98:	f112 0f19 	cmn.w	r2, #25
 8000d9c:	bfdc      	itt	le
 8000d9e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000da2:	4770      	bxle	lr
 8000da4:	f1c2 0200 	rsb	r2, r2, #0
 8000da8:	0041      	lsls	r1, r0, #1
 8000daa:	fa21 f102 	lsr.w	r1, r1, r2
 8000dae:	f1c2 0220 	rsb	r2, r2, #32
 8000db2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000db6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dba:	f140 0000 	adc.w	r0, r0, #0
 8000dbe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dc2:	bf08      	it	eq
 8000dc4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc8:	4770      	bx	lr
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fmul+0xce>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fmul+0xe6>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e78f      	b.n	8000d1c <__aeabi_fmul+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	bf18      	it	ne
 8000e06:	ea93 0f0c 	teqne	r3, ip
 8000e0a:	d00a      	beq.n	8000e22 <__aeabi_fmul+0x11e>
 8000e0c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e10:	bf18      	it	ne
 8000e12:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e16:	d1d8      	bne.n	8000dca <__aeabi_fmul+0xc6>
 8000e18:	ea80 0001 	eor.w	r0, r0, r1
 8000e1c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	bf17      	itett	ne
 8000e28:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e2c:	4608      	moveq	r0, r1
 8000e2e:	f091 0f00 	teqne	r1, #0
 8000e32:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e36:	d014      	beq.n	8000e62 <__aeabi_fmul+0x15e>
 8000e38:	ea92 0f0c 	teq	r2, ip
 8000e3c:	d101      	bne.n	8000e42 <__aeabi_fmul+0x13e>
 8000e3e:	0242      	lsls	r2, r0, #9
 8000e40:	d10f      	bne.n	8000e62 <__aeabi_fmul+0x15e>
 8000e42:	ea93 0f0c 	teq	r3, ip
 8000e46:	d103      	bne.n	8000e50 <__aeabi_fmul+0x14c>
 8000e48:	024b      	lsls	r3, r1, #9
 8000e4a:	bf18      	it	ne
 8000e4c:	4608      	movne	r0, r1
 8000e4e:	d108      	bne.n	8000e62 <__aeabi_fmul+0x15e>
 8000e50:	ea80 0001 	eor.w	r0, r0, r1
 8000e54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e60:	4770      	bx	lr
 8000e62:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e66:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e6a:	4770      	bx	lr

08000e6c <__aeabi_fdiv>:
 8000e6c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e70:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e74:	bf1e      	ittt	ne
 8000e76:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e7a:	ea92 0f0c 	teqne	r2, ip
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d069      	beq.n	8000f58 <__aeabi_fdiv+0xec>
 8000e84:	eba2 0203 	sub.w	r2, r2, r3
 8000e88:	ea80 0c01 	eor.w	ip, r0, r1
 8000e8c:	0249      	lsls	r1, r1, #9
 8000e8e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e92:	d037      	beq.n	8000f04 <__aeabi_fdiv+0x98>
 8000e94:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e98:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e9c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ea0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea4:	428b      	cmp	r3, r1
 8000ea6:	bf38      	it	cc
 8000ea8:	005b      	lslcc	r3, r3, #1
 8000eaa:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eae:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eb2:	428b      	cmp	r3, r1
 8000eb4:	bf24      	itt	cs
 8000eb6:	1a5b      	subcs	r3, r3, r1
 8000eb8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ebc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ec0:	bf24      	itt	cs
 8000ec2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ec6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eca:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ece:	bf24      	itt	cs
 8000ed0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ed4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ed8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000edc:	bf24      	itt	cs
 8000ede:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ee2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ee6:	011b      	lsls	r3, r3, #4
 8000ee8:	bf18      	it	ne
 8000eea:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eee:	d1e0      	bne.n	8000eb2 <__aeabi_fdiv+0x46>
 8000ef0:	2afd      	cmp	r2, #253	; 0xfd
 8000ef2:	f63f af50 	bhi.w	8000d96 <__aeabi_fmul+0x92>
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000efc:	bf08      	it	eq
 8000efe:	f020 0001 	biceq.w	r0, r0, #1
 8000f02:	4770      	bx	lr
 8000f04:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f08:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f0c:	327f      	adds	r2, #127	; 0x7f
 8000f0e:	bfc2      	ittt	gt
 8000f10:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f14:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f18:	4770      	bxgt	lr
 8000f1a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f1e:	f04f 0300 	mov.w	r3, #0
 8000f22:	3a01      	subs	r2, #1
 8000f24:	e737      	b.n	8000d96 <__aeabi_fmul+0x92>
 8000f26:	f092 0f00 	teq	r2, #0
 8000f2a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2e:	bf02      	ittt	eq
 8000f30:	0040      	lsleq	r0, r0, #1
 8000f32:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f36:	3a01      	subeq	r2, #1
 8000f38:	d0f9      	beq.n	8000f2e <__aeabi_fdiv+0xc2>
 8000f3a:	ea40 000c 	orr.w	r0, r0, ip
 8000f3e:	f093 0f00 	teq	r3, #0
 8000f42:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f46:	bf02      	ittt	eq
 8000f48:	0049      	lsleq	r1, r1, #1
 8000f4a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4e:	3b01      	subeq	r3, #1
 8000f50:	d0f9      	beq.n	8000f46 <__aeabi_fdiv+0xda>
 8000f52:	ea41 010c 	orr.w	r1, r1, ip
 8000f56:	e795      	b.n	8000e84 <__aeabi_fdiv+0x18>
 8000f58:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f5c:	ea92 0f0c 	teq	r2, ip
 8000f60:	d108      	bne.n	8000f74 <__aeabi_fdiv+0x108>
 8000f62:	0242      	lsls	r2, r0, #9
 8000f64:	f47f af7d 	bne.w	8000e62 <__aeabi_fmul+0x15e>
 8000f68:	ea93 0f0c 	teq	r3, ip
 8000f6c:	f47f af70 	bne.w	8000e50 <__aeabi_fmul+0x14c>
 8000f70:	4608      	mov	r0, r1
 8000f72:	e776      	b.n	8000e62 <__aeabi_fmul+0x15e>
 8000f74:	ea93 0f0c 	teq	r3, ip
 8000f78:	d104      	bne.n	8000f84 <__aeabi_fdiv+0x118>
 8000f7a:	024b      	lsls	r3, r1, #9
 8000f7c:	f43f af4c 	beq.w	8000e18 <__aeabi_fmul+0x114>
 8000f80:	4608      	mov	r0, r1
 8000f82:	e76e      	b.n	8000e62 <__aeabi_fmul+0x15e>
 8000f84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f88:	bf18      	it	ne
 8000f8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f8e:	d1ca      	bne.n	8000f26 <__aeabi_fdiv+0xba>
 8000f90:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f94:	f47f af5c 	bne.w	8000e50 <__aeabi_fmul+0x14c>
 8000f98:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f9c:	f47f af3c 	bne.w	8000e18 <__aeabi_fmul+0x114>
 8000fa0:	e75f      	b.n	8000e62 <__aeabi_fmul+0x15e>
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_f2uiz>:
 8000fa4:	0042      	lsls	r2, r0, #1
 8000fa6:	d20e      	bcs.n	8000fc6 <__aeabi_f2uiz+0x22>
 8000fa8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fac:	d30b      	bcc.n	8000fc6 <__aeabi_f2uiz+0x22>
 8000fae:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fb2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fb6:	d409      	bmi.n	8000fcc <__aeabi_f2uiz+0x28>
 8000fb8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fc0:	fa23 f002 	lsr.w	r0, r3, r2
 8000fc4:	4770      	bx	lr
 8000fc6:	f04f 0000 	mov.w	r0, #0
 8000fca:	4770      	bx	lr
 8000fcc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fd0:	d101      	bne.n	8000fd6 <__aeabi_f2uiz+0x32>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	d102      	bne.n	8000fdc <__aeabi_f2uiz+0x38>
 8000fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8000fda:	4770      	bx	lr
 8000fdc:	f04f 0000 	mov.w	r0, #0
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <GPIO_Init>:
 * 									  																		  *
 **************************************************************************************************************/

/* Initialization and de-initialization functions *****************************/
void GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b089      	sub	sp, #36	; 0x24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
	uint32_t config = 0x0U;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61fb      	str	r3, [r7, #28]
	volatile uint32_t *configRegister;
	uint32_t registerOffset = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]

	// GPIO Clock enable
	GPIOx_ClockEnable(GPIOx);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a96      	ldr	r2, [pc, #600]	; (8001254 <GPIO_Init+0x270>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d106      	bne.n	800100c <GPIO_Init+0x28>
 8000ffe:	4b96      	ldr	r3, [pc, #600]	; (8001258 <GPIO_Init+0x274>)
 8001000:	699b      	ldr	r3, [r3, #24]
 8001002:	4a95      	ldr	r2, [pc, #596]	; (8001258 <GPIO_Init+0x274>)
 8001004:	f043 0304 	orr.w	r3, r3, #4
 8001008:	6193      	str	r3, [r2, #24]
 800100a:	e03c      	b.n	8001086 <GPIO_Init+0xa2>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a93      	ldr	r2, [pc, #588]	; (800125c <GPIO_Init+0x278>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d106      	bne.n	8001022 <GPIO_Init+0x3e>
 8001014:	4b90      	ldr	r3, [pc, #576]	; (8001258 <GPIO_Init+0x274>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	4a8f      	ldr	r2, [pc, #572]	; (8001258 <GPIO_Init+0x274>)
 800101a:	f043 0308 	orr.w	r3, r3, #8
 800101e:	6193      	str	r3, [r2, #24]
 8001020:	e031      	b.n	8001086 <GPIO_Init+0xa2>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a8e      	ldr	r2, [pc, #568]	; (8001260 <GPIO_Init+0x27c>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d106      	bne.n	8001038 <GPIO_Init+0x54>
 800102a:	4b8b      	ldr	r3, [pc, #556]	; (8001258 <GPIO_Init+0x274>)
 800102c:	699b      	ldr	r3, [r3, #24]
 800102e:	4a8a      	ldr	r2, [pc, #552]	; (8001258 <GPIO_Init+0x274>)
 8001030:	f043 0310 	orr.w	r3, r3, #16
 8001034:	6193      	str	r3, [r2, #24]
 8001036:	e026      	b.n	8001086 <GPIO_Init+0xa2>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4a8a      	ldr	r2, [pc, #552]	; (8001264 <GPIO_Init+0x280>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d106      	bne.n	800104e <GPIO_Init+0x6a>
 8001040:	4b85      	ldr	r3, [pc, #532]	; (8001258 <GPIO_Init+0x274>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	4a84      	ldr	r2, [pc, #528]	; (8001258 <GPIO_Init+0x274>)
 8001046:	f043 0320 	orr.w	r3, r3, #32
 800104a:	6193      	str	r3, [r2, #24]
 800104c:	e01b      	b.n	8001086 <GPIO_Init+0xa2>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a85      	ldr	r2, [pc, #532]	; (8001268 <GPIO_Init+0x284>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d106      	bne.n	8001064 <GPIO_Init+0x80>
 8001056:	4b80      	ldr	r3, [pc, #512]	; (8001258 <GPIO_Init+0x274>)
 8001058:	699b      	ldr	r3, [r3, #24]
 800105a:	4a7f      	ldr	r2, [pc, #508]	; (8001258 <GPIO_Init+0x274>)
 800105c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001060:	6193      	str	r3, [r2, #24]
 8001062:	e010      	b.n	8001086 <GPIO_Init+0xa2>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a81      	ldr	r2, [pc, #516]	; (800126c <GPIO_Init+0x288>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d106      	bne.n	800107a <GPIO_Init+0x96>
 800106c:	4b7a      	ldr	r3, [pc, #488]	; (8001258 <GPIO_Init+0x274>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	4a79      	ldr	r2, [pc, #484]	; (8001258 <GPIO_Init+0x274>)
 8001072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001076:	6193      	str	r3, [r2, #24]
 8001078:	e005      	b.n	8001086 <GPIO_Init+0xa2>
 800107a:	4b77      	ldr	r3, [pc, #476]	; (8001258 <GPIO_Init+0x274>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	4a76      	ldr	r2, [pc, #472]	; (8001258 <GPIO_Init+0x274>)
 8001080:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001084:	6193      	str	r3, [r2, #24]

	for(uint8_t position = 0; position < 16; position++)
 8001086:	2300      	movs	r3, #0
 8001088:	76fb      	strb	r3, [r7, #27]
 800108a:	e1d0      	b.n	800142e <GPIO_Init+0x44a>
	{
		if( GPIO_Init->Pin & (1 << position) )
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	7efa      	ldrb	r2, [r7, #27]
 8001092:	2101      	movs	r1, #1
 8001094:	fa01 f202 	lsl.w	r2, r1, r2
 8001098:	4013      	ands	r3, r2
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 81c0 	beq.w	8001420 <GPIO_Init+0x43c>
		{
			/*------------------------- GPIO Port Configuration --------------------*/

			switch(GPIO_Init->Mode)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	2b11      	cmp	r3, #17
 80010a6:	d039      	beq.n	800111c <GPIO_Init+0x138>
 80010a8:	2b11      	cmp	r3, #17
 80010aa:	d807      	bhi.n	80010bc <GPIO_Init+0xd8>
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d016      	beq.n	80010de <GPIO_Init+0xfa>
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	f0c0 8090 	bcc.w	80011d6 <GPIO_Init+0x1f2>
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d04f      	beq.n	800115a <GPIO_Init+0x176>
 80010ba:	e0bd      	b.n	8001238 <GPIO_Init+0x254>
 80010bc:	4a6c      	ldr	r2, [pc, #432]	; (8001270 <GPIO_Init+0x28c>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	f000 8089 	beq.w	80011d6 <GPIO_Init+0x1f2>
 80010c4:	4a6a      	ldr	r2, [pc, #424]	; (8001270 <GPIO_Init+0x28c>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d802      	bhi.n	80010d0 <GPIO_Init+0xec>
 80010ca:	2b12      	cmp	r3, #18
 80010cc:	d064      	beq.n	8001198 <GPIO_Init+0x1b4>
 80010ce:	e0b3      	b.n	8001238 <GPIO_Init+0x254>
 80010d0:	4a68      	ldr	r2, [pc, #416]	; (8001274 <GPIO_Init+0x290>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d07f      	beq.n	80011d6 <GPIO_Init+0x1f2>
 80010d6:	4a68      	ldr	r2, [pc, #416]	; (8001278 <GPIO_Init+0x294>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d07c      	beq.n	80011d6 <GPIO_Init+0x1f2>
 80010dc:	e0ac      	b.n	8001238 <GPIO_Init+0x254>
			{
				case GPIO_MODE_OUTPUT_PP :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	68db      	ldr	r3, [r3, #12]
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d104      	bne.n	80010f0 <GPIO_Init+0x10c>
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	f043 0302 	orr.w	r3, r3, #2
 80010ec:	61fb      	str	r3, [r7, #28]
 80010ee:	e010      	b.n	8001112 <GPIO_Init+0x12e>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d104      	bne.n	8001102 <GPIO_Init+0x11e>
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	f043 0301 	orr.w	r3, r3, #1
 80010fe:	61fb      	str	r3, [r7, #28]
 8001100:	e007      	b.n	8001112 <GPIO_Init+0x12e>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	2b03      	cmp	r3, #3
 8001108:	d103      	bne.n	8001112 <GPIO_Init+0x12e>
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	f043 0303 	orr.w	r3, r3, #3
 8001110:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to general purpose output push-pull
					config &= ~(0x3 << 2);
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	f023 030c 	bic.w	r3, r3, #12
 8001118:	61fb      	str	r3, [r7, #28]


					break;
 800111a:	e08d      	b.n	8001238 <GPIO_Init+0x254>
				}

				case GPIO_MODE_OUTPUT_OD :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	2b02      	cmp	r3, #2
 8001122:	d104      	bne.n	800112e <GPIO_Init+0x14a>
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	f043 0302 	orr.w	r3, r3, #2
 800112a:	61fb      	str	r3, [r7, #28]
 800112c:	e010      	b.n	8001150 <GPIO_Init+0x16c>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d104      	bne.n	8001140 <GPIO_Init+0x15c>
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	61fb      	str	r3, [r7, #28]
 800113e:	e007      	b.n	8001150 <GPIO_Init+0x16c>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	2b03      	cmp	r3, #3
 8001146:	d103      	bne.n	8001150 <GPIO_Init+0x16c>
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f043 0303 	orr.w	r3, r3, #3
 800114e:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to general purpose output open-drain
					config |= (0x1 << 2);
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	f043 0304 	orr.w	r3, r3, #4
 8001156:	61fb      	str	r3, [r7, #28]

					break;
 8001158:	e06e      	b.n	8001238 <GPIO_Init+0x254>
				}

				case GPIO_MODE_AF_PP :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	2b02      	cmp	r3, #2
 8001160:	d104      	bne.n	800116c <GPIO_Init+0x188>
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	f043 0302 	orr.w	r3, r3, #2
 8001168:	61fb      	str	r3, [r7, #28]
 800116a:	e010      	b.n	800118e <GPIO_Init+0x1aa>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d104      	bne.n	800117e <GPIO_Init+0x19a>
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	f043 0301 	orr.w	r3, r3, #1
 800117a:	61fb      	str	r3, [r7, #28]
 800117c:	e007      	b.n	800118e <GPIO_Init+0x1aa>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	2b03      	cmp	r3, #3
 8001184:	d103      	bne.n	800118e <GPIO_Init+0x1aa>
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	f043 0303 	orr.w	r3, r3, #3
 800118c:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to alternate function output push-pull
					config |= (0x1 << 3);
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	f043 0308 	orr.w	r3, r3, #8
 8001194:	61fb      	str	r3, [r7, #28]

					break;
 8001196:	e04f      	b.n	8001238 <GPIO_Init+0x254>
				}

				case GPIO_MODE_AF_OD :
				{
					// Configure MODE field to output mode with max speed
					if(GPIO_Init->Speed == GPIO_SPEED_FREQ_LOW)				config |= (0x1 << 1);
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	2b02      	cmp	r3, #2
 800119e:	d104      	bne.n	80011aa <GPIO_Init+0x1c6>
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	f043 0302 	orr.w	r3, r3, #2
 80011a6:	61fb      	str	r3, [r7, #28]
 80011a8:	e010      	b.n	80011cc <GPIO_Init+0x1e8>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_MEDIUM)		config |= (0x1 << 0);
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d104      	bne.n	80011bc <GPIO_Init+0x1d8>
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	61fb      	str	r3, [r7, #28]
 80011ba:	e007      	b.n	80011cc <GPIO_Init+0x1e8>
					else if(GPIO_Init->Speed == GPIO_SPEED_FREQ_HIGH)		config |= (0x3 << 0);
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	d103      	bne.n	80011cc <GPIO_Init+0x1e8>
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	f043 0303 	orr.w	r3, r3, #3
 80011ca:	61fb      	str	r3, [r7, #28]

					// Configure CNF field to alternate function output open-drain
					config |= (0x3 << 2);
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	f043 030c 	orr.w	r3, r3, #12
 80011d2:	61fb      	str	r3, [r7, #28]

					break;
 80011d4:	e030      	b.n	8001238 <GPIO_Init+0x254>
				case GPIO_MODE_IT_RISING :
				case GPIO_MODE_IT_FALLING :
				case GPIO_MODE_IT_RISING_FALLING :
				{
					// Configure MODE field to input mode
					config &= ~(0x3 << 0);
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	f023 0303 	bic.w	r3, r3, #3
 80011dc:	61fb      	str	r3, [r7, #28]

					if(GPIO_Init->Pull == GPIO_NOPULL)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d104      	bne.n	80011f0 <GPIO_Init+0x20c>
					{
						config |= (0x1 << 2);
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	61fb      	str	r3, [r7, #28]
					{
						config |= (0x1 << 3);
						GPIOx->BRR |= (0x1 << position);
					}

					break;
 80011ee:	e022      	b.n	8001236 <GPIO_Init+0x252>
					else if(GPIO_Init->Pull == GPIO_PULLUP)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d10d      	bne.n	8001214 <GPIO_Init+0x230>
						config |= (0x1 << 3);
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	f043 0308 	orr.w	r3, r3, #8
 80011fe:	61fb      	str	r3, [r7, #28]
						GPIOx->BSRR |= (0x1 << position);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	691b      	ldr	r3, [r3, #16]
 8001204:	7efa      	ldrb	r2, [r7, #27]
 8001206:	2101      	movs	r1, #1
 8001208:	fa01 f202 	lsl.w	r2, r1, r2
 800120c:	431a      	orrs	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	611a      	str	r2, [r3, #16]
					break;
 8001212:	e010      	b.n	8001236 <GPIO_Init+0x252>
					else if(GPIO_Init->Pull == GPIO_PULLDOWN)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	2b02      	cmp	r3, #2
 800121a:	d10c      	bne.n	8001236 <GPIO_Init+0x252>
						config |= (0x1 << 3);
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	f043 0308 	orr.w	r3, r3, #8
 8001222:	61fb      	str	r3, [r7, #28]
						GPIOx->BRR |= (0x1 << position);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	695b      	ldr	r3, [r3, #20]
 8001228:	7efa      	ldrb	r2, [r7, #27]
 800122a:	2101      	movs	r1, #1
 800122c:	fa01 f202 	lsl.w	r2, r1, r2
 8001230:	431a      	orrs	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	615a      	str	r2, [r3, #20]
					break;
 8001236:	bf00      	nop
				}

			}


			configRegister = (position < 8) ? &(GPIOx->CRL) : &(GPIOx->CRH);
 8001238:	7efb      	ldrb	r3, [r7, #27]
 800123a:	2b07      	cmp	r3, #7
 800123c:	d801      	bhi.n	8001242 <GPIO_Init+0x25e>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	e001      	b.n	8001246 <GPIO_Init+0x262>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	3304      	adds	r3, #4
 8001246:	613b      	str	r3, [r7, #16]
			registerOffset = (position < 8) ? (4 * position) : (4 * (position - 8));
 8001248:	7efb      	ldrb	r3, [r7, #27]
 800124a:	2b07      	cmp	r3, #7
 800124c:	d816      	bhi.n	800127c <GPIO_Init+0x298>
 800124e:	7efb      	ldrb	r3, [r7, #27]
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	e016      	b.n	8001282 <GPIO_Init+0x29e>
 8001254:	40010800 	.word	0x40010800
 8001258:	40021000 	.word	0x40021000
 800125c:	40010c00 	.word	0x40010c00
 8001260:	40011000 	.word	0x40011000
 8001264:	40011400 	.word	0x40011400
 8001268:	40011800 	.word	0x40011800
 800126c:	40011c00 	.word	0x40011c00
 8001270:	10110000 	.word	0x10110000
 8001274:	10210000 	.word	0x10210000
 8001278:	10310000 	.word	0x10310000
 800127c:	7efb      	ldrb	r3, [r7, #27]
 800127e:	3b08      	subs	r3, #8
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	617b      	str	r3, [r7, #20]

			MODIFY_REG( (*configRegister), (0xF << registerOffset), (config << registerOffset) );
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	210f      	movs	r1, #15
 800128a:	697a      	ldr	r2, [r7, #20]
 800128c:	fa01 f202 	lsl.w	r2, r1, r2
 8001290:	43d2      	mvns	r2, r2
 8001292:	401a      	ands	r2, r3
 8001294:	69f9      	ldr	r1, [r7, #28]
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	fa01 f303 	lsl.w	r3, r1, r3
 800129c:	431a      	orrs	r2, r3
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	601a      	str	r2, [r3, #0]


			/*------------------------- EXTI Mode Configuration --------------------*/
			if( (GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE )
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f000 80b8 	beq.w	8001420 <GPIO_Init+0x43c>
			{
				RCC_AFIO_CLK_ENABLE();
 80012b0:	4b63      	ldr	r3, [pc, #396]	; (8001440 <GPIO_Init+0x45c>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a62      	ldr	r2, [pc, #392]	; (8001440 <GPIO_Init+0x45c>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	6193      	str	r3, [r2, #24]

				int exti_sel, exti_pos;
				exti_sel = position / 4;
 80012bc:	7efb      	ldrb	r3, [r7, #27]
 80012be:	089b      	lsrs	r3, r3, #2
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	60fb      	str	r3, [r7, #12]
				exti_pos = position % 4;
 80012c4:	7efb      	ldrb	r3, [r7, #27]
 80012c6:	f003 0303 	and.w	r3, r3, #3
 80012ca:	60bb      	str	r3, [r7, #8]

				MODIFY_REG(AFIO->EXTICR[exti_sel], (0xF << (4 * exti_pos)), (GET_GPIOCODE(GPIOx) << (4 * exti_pos)));
 80012cc:	4a5d      	ldr	r2, [pc, #372]	; (8001444 <GPIO_Init+0x460>)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	3302      	adds	r3, #2
 80012d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012d6:	68ba      	ldr	r2, [r7, #8]
 80012d8:	0092      	lsls	r2, r2, #2
 80012da:	210f      	movs	r1, #15
 80012dc:	fa01 f202 	lsl.w	r2, r1, r2
 80012e0:	43d2      	mvns	r2, r2
 80012e2:	401a      	ands	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4958      	ldr	r1, [pc, #352]	; (8001448 <GPIO_Init+0x464>)
 80012e8:	428b      	cmp	r3, r1
 80012ea:	d01f      	beq.n	800132c <GPIO_Init+0x348>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4957      	ldr	r1, [pc, #348]	; (800144c <GPIO_Init+0x468>)
 80012f0:	428b      	cmp	r3, r1
 80012f2:	d019      	beq.n	8001328 <GPIO_Init+0x344>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4956      	ldr	r1, [pc, #344]	; (8001450 <GPIO_Init+0x46c>)
 80012f8:	428b      	cmp	r3, r1
 80012fa:	d013      	beq.n	8001324 <GPIO_Init+0x340>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4955      	ldr	r1, [pc, #340]	; (8001454 <GPIO_Init+0x470>)
 8001300:	428b      	cmp	r3, r1
 8001302:	d00d      	beq.n	8001320 <GPIO_Init+0x33c>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4954      	ldr	r1, [pc, #336]	; (8001458 <GPIO_Init+0x474>)
 8001308:	428b      	cmp	r3, r1
 800130a:	d007      	beq.n	800131c <GPIO_Init+0x338>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4953      	ldr	r1, [pc, #332]	; (800145c <GPIO_Init+0x478>)
 8001310:	428b      	cmp	r3, r1
 8001312:	d101      	bne.n	8001318 <GPIO_Init+0x334>
 8001314:	2305      	movs	r3, #5
 8001316:	e00a      	b.n	800132e <GPIO_Init+0x34a>
 8001318:	2306      	movs	r3, #6
 800131a:	e008      	b.n	800132e <GPIO_Init+0x34a>
 800131c:	2304      	movs	r3, #4
 800131e:	e006      	b.n	800132e <GPIO_Init+0x34a>
 8001320:	2303      	movs	r3, #3
 8001322:	e004      	b.n	800132e <GPIO_Init+0x34a>
 8001324:	2302      	movs	r3, #2
 8001326:	e002      	b.n	800132e <GPIO_Init+0x34a>
 8001328:	2301      	movs	r3, #1
 800132a:	e000      	b.n	800132e <GPIO_Init+0x34a>
 800132c:	2300      	movs	r3, #0
 800132e:	68b9      	ldr	r1, [r7, #8]
 8001330:	0089      	lsls	r1, r1, #2
 8001332:	408b      	lsls	r3, r1
 8001334:	4943      	ldr	r1, [pc, #268]	; (8001444 <GPIO_Init+0x460>)
 8001336:	431a      	orrs	r2, r3
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	3302      	adds	r3, #2
 800133c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Configure the interrupt mask */
				if( (GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT )
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d00a      	beq.n	8001362 <GPIO_Init+0x37e>
				{
					SET_BIT(EXTI->IMR, (1 << position));
 800134c:	4b44      	ldr	r3, [pc, #272]	; (8001460 <GPIO_Init+0x47c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	7efa      	ldrb	r2, [r7, #27]
 8001352:	2101      	movs	r1, #1
 8001354:	fa01 f202 	lsl.w	r2, r1, r2
 8001358:	4611      	mov	r1, r2
 800135a:	4a41      	ldr	r2, [pc, #260]	; (8001460 <GPIO_Init+0x47c>)
 800135c:	430b      	orrs	r3, r1
 800135e:	6013      	str	r3, [r2, #0]
 8001360:	e00a      	b.n	8001378 <GPIO_Init+0x394>
				}
				else
				{
					CLEAR_BIT(EXTI->IMR, (1 << position));
 8001362:	4b3f      	ldr	r3, [pc, #252]	; (8001460 <GPIO_Init+0x47c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	7efa      	ldrb	r2, [r7, #27]
 8001368:	2101      	movs	r1, #1
 800136a:	fa01 f202 	lsl.w	r2, r1, r2
 800136e:	43d2      	mvns	r2, r2
 8001370:	4611      	mov	r1, r2
 8001372:	4a3b      	ldr	r2, [pc, #236]	; (8001460 <GPIO_Init+0x47c>)
 8001374:	400b      	ands	r3, r1
 8001376:	6013      	str	r3, [r2, #0]
				}

				/* Configure the event mask */
				if( (GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT )
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d00a      	beq.n	800139a <GPIO_Init+0x3b6>
				{
					SET_BIT(EXTI->EMR, (1 << position));
 8001384:	4b36      	ldr	r3, [pc, #216]	; (8001460 <GPIO_Init+0x47c>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	7efa      	ldrb	r2, [r7, #27]
 800138a:	2101      	movs	r1, #1
 800138c:	fa01 f202 	lsl.w	r2, r1, r2
 8001390:	4611      	mov	r1, r2
 8001392:	4a33      	ldr	r2, [pc, #204]	; (8001460 <GPIO_Init+0x47c>)
 8001394:	430b      	orrs	r3, r1
 8001396:	6053      	str	r3, [r2, #4]
 8001398:	e00a      	b.n	80013b0 <GPIO_Init+0x3cc>
				}
				else
				{
					CLEAR_BIT(EXTI->EMR, (1 << position));
 800139a:	4b31      	ldr	r3, [pc, #196]	; (8001460 <GPIO_Init+0x47c>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	7efa      	ldrb	r2, [r7, #27]
 80013a0:	2101      	movs	r1, #1
 80013a2:	fa01 f202 	lsl.w	r2, r1, r2
 80013a6:	43d2      	mvns	r2, r2
 80013a8:	4611      	mov	r1, r2
 80013aa:	4a2d      	ldr	r2, [pc, #180]	; (8001460 <GPIO_Init+0x47c>)
 80013ac:	400b      	ands	r3, r1
 80013ae:	6053      	str	r3, [r2, #4]
				}

				/* Enable or disable the rising trigger */
				if( (GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE )
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d00a      	beq.n	80013d2 <GPIO_Init+0x3ee>
				{
					SET_BIT(EXTI->RTSR, (1 << position));
 80013bc:	4b28      	ldr	r3, [pc, #160]	; (8001460 <GPIO_Init+0x47c>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	7efa      	ldrb	r2, [r7, #27]
 80013c2:	2101      	movs	r1, #1
 80013c4:	fa01 f202 	lsl.w	r2, r1, r2
 80013c8:	4611      	mov	r1, r2
 80013ca:	4a25      	ldr	r2, [pc, #148]	; (8001460 <GPIO_Init+0x47c>)
 80013cc:	430b      	orrs	r3, r1
 80013ce:	6093      	str	r3, [r2, #8]
 80013d0:	e00a      	b.n	80013e8 <GPIO_Init+0x404>
				}
				else
				{
					CLEAR_BIT(EXTI->RTSR, (1 << position));
 80013d2:	4b23      	ldr	r3, [pc, #140]	; (8001460 <GPIO_Init+0x47c>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	7efa      	ldrb	r2, [r7, #27]
 80013d8:	2101      	movs	r1, #1
 80013da:	fa01 f202 	lsl.w	r2, r1, r2
 80013de:	43d2      	mvns	r2, r2
 80013e0:	4611      	mov	r1, r2
 80013e2:	4a1f      	ldr	r2, [pc, #124]	; (8001460 <GPIO_Init+0x47c>)
 80013e4:	400b      	ands	r3, r1
 80013e6:	6093      	str	r3, [r2, #8]
				}

				/* Enable or disable the falling trigger */
				if( (GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE )
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d00a      	beq.n	800140a <GPIO_Init+0x426>
				{
					SET_BIT(EXTI->FTSR, (1 << position));
 80013f4:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <GPIO_Init+0x47c>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	7efa      	ldrb	r2, [r7, #27]
 80013fa:	2101      	movs	r1, #1
 80013fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001400:	4611      	mov	r1, r2
 8001402:	4a17      	ldr	r2, [pc, #92]	; (8001460 <GPIO_Init+0x47c>)
 8001404:	430b      	orrs	r3, r1
 8001406:	60d3      	str	r3, [r2, #12]
 8001408:	e00a      	b.n	8001420 <GPIO_Init+0x43c>
				}
				else
				{
					CLEAR_BIT(EXTI->FTSR, (1 << position));
 800140a:	4b15      	ldr	r3, [pc, #84]	; (8001460 <GPIO_Init+0x47c>)
 800140c:	68db      	ldr	r3, [r3, #12]
 800140e:	7efa      	ldrb	r2, [r7, #27]
 8001410:	2101      	movs	r1, #1
 8001412:	fa01 f202 	lsl.w	r2, r1, r2
 8001416:	43d2      	mvns	r2, r2
 8001418:	4611      	mov	r1, r2
 800141a:	4a11      	ldr	r2, [pc, #68]	; (8001460 <GPIO_Init+0x47c>)
 800141c:	400b      	ands	r3, r1
 800141e:	60d3      	str	r3, [r2, #12]

			}

		}

		config = 0x0;
 8001420:	2300      	movs	r3, #0
 8001422:	61fb      	str	r3, [r7, #28]
		registerOffset = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	617b      	str	r3, [r7, #20]
	for(uint8_t position = 0; position < 16; position++)
 8001428:	7efb      	ldrb	r3, [r7, #27]
 800142a:	3301      	adds	r3, #1
 800142c:	76fb      	strb	r3, [r7, #27]
 800142e:	7efb      	ldrb	r3, [r7, #27]
 8001430:	2b0f      	cmp	r3, #15
 8001432:	f67f ae2b 	bls.w	800108c <GPIO_Init+0xa8>
	}
}
 8001436:	bf00      	nop
 8001438:	3724      	adds	r7, #36	; 0x24
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr
 8001440:	40021000 	.word	0x40021000
 8001444:	40010000 	.word	0x40010000
 8001448:	40010800 	.word	0x40010800
 800144c:	40010c00 	.word	0x40010c00
 8001450:	40011000 	.word	0x40011000
 8001454:	40011400 	.word	0x40011400
 8001458:	40011800 	.word	0x40011800
 800145c:	40011c00 	.word	0x40011c00
 8001460:	40010400 	.word	0x40010400

08001464 <GPIO_WritePin>:
	else									return GPIO_PIN_RESET;
}


void GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint8_t PinState)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	460b      	mov	r3, r1
 800146e:	807b      	strh	r3, [r7, #2]
 8001470:	4613      	mov	r3, r2
 8001472:	707b      	strb	r3, [r7, #1]
	if(PinState == GPIO_PIN_SET)
 8001474:	787b      	ldrb	r3, [r7, #1]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d106      	bne.n	8001488 <GPIO_WritePin+0x24>
	{
		GPIOx->BSRR |= GPIO_Pin;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	691a      	ldr	r2, [r3, #16]
 800147e:	887b      	ldrh	r3, [r7, #2]
 8001480:	431a      	orrs	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	611a      	str	r2, [r3, #16]
	}
	else
	{
		GPIOx->BSRR |= ((uint32_t)GPIO_Pin << 16);
	}
}
 8001486:	e006      	b.n	8001496 <GPIO_WritePin+0x32>
		GPIOx->BSRR |= ((uint32_t)GPIO_Pin << 16);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	691a      	ldr	r2, [r3, #16]
 800148c:	887b      	ldrh	r3, [r7, #2]
 800148e:	041b      	lsls	r3, r3, #16
 8001490:	431a      	orrs	r2, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	611a      	str	r2, [r3, #16]
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	bc80      	pop	{r7}
 800149e:	4770      	bx	lr

080014a0 <GPIO_ModifyPin>:


void GPIO_ModifyPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin_To_Set, uint16_t GPIO_Pin_To_Reset)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	807b      	strh	r3, [r7, #2]
 80014ac:	4613      	mov	r3, r2
 80014ae:	803b      	strh	r3, [r7, #0]
	uint32_t config = 0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	60fb      	str	r3, [r7, #12]

	config = ((uint32_t)GPIO_Pin_To_Reset << 16U) | (GPIO_Pin_To_Set);
 80014b4:	883b      	ldrh	r3, [r7, #0]
 80014b6:	041a      	lsls	r2, r3, #16
 80014b8:	887b      	ldrh	r3, [r7, #2]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	60fb      	str	r3, [r7, #12]

	GPIOx->BSRR |= config;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	691a      	ldr	r2, [r3, #16]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	431a      	orrs	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	611a      	str	r2, [r3, #16]
}
 80014ca:	bf00      	nop
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr

080014d4 <EXTI_IRQHandling>:
	}
}


void EXTI_IRQHandling(uint32_t GPIO_Pin)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
	/* Interrupt handling for EXTI */
	uint32_t extiSrcPin;

	extiSrcPin = EXTI->PR & GPIO_Pin;
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <EXTI_IRQHandling+0x34>)
 80014de:	695b      	ldr	r3, [r3, #20]
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	4013      	ands	r3, r2
 80014e4:	60fb      	str	r3, [r7, #12]

	if(extiSrcPin != 0)
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d008      	beq.n	80014fe <EXTI_IRQHandling+0x2a>
	{
		EXTI->PR |= extiSrcPin;		// Clear the pending event from EXTI line
 80014ec:	4b06      	ldr	r3, [pc, #24]	; (8001508 <EXTI_IRQHandling+0x34>)
 80014ee:	695a      	ldr	r2, [r3, #20]
 80014f0:	4905      	ldr	r1, [pc, #20]	; (8001508 <EXTI_IRQHandling+0x34>)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	614b      	str	r3, [r1, #20]
		EXTI_Callback(extiSrcPin);		// Call EXTI_Callback function
 80014f8:	68f8      	ldr	r0, [r7, #12]
 80014fa:	f002 f857 	bl	80035ac <EXTI_Callback>
	}
}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40010400 	.word	0x40010400

0800150c <RCC_OscConfig>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0301 	and.w	r3, r3, #1
 800151c:	2b00      	cmp	r3, #0
 800151e:	d011      	beq.n	8001544 <RCC_OscConfig+0x38>
	{
		if(RCC_OscInitStruct->HSEState == RCC_HSE_ON)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001528:	d10c      	bne.n	8001544 <RCC_OscConfig+0x38>
		{
			SET_BIT(RCC->CR, RCC_CR_HSEON);				// Enable HSE
 800152a:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <RCC_OscConfig+0x9c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a1e      	ldr	r2, [pc, #120]	; (80015a8 <RCC_OscConfig+0x9c>)
 8001530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001534:	6013      	str	r3, [r2, #0]
			WAIT_FLAG_SET(RCC->CR, RCC_CR_HSERDY);		// Wait until HSERDY flag is set
 8001536:	bf00      	nop
 8001538:	4b1b      	ldr	r3, [pc, #108]	; (80015a8 <RCC_OscConfig+0x9c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d0f9      	beq.n	8001538 <RCC_OscConfig+0x2c>
		}
	}

	/*-------------------------------- PLL Configuration -----------------------*/
	if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	69db      	ldr	r3, [r3, #28]
 8001548:	2b02      	cmp	r3, #2
 800154a:	d128      	bne.n	800159e <RCC_OscConfig+0x92>
	{
		// 1. Disable PLL
		CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800154c:	4b16      	ldr	r3, [pc, #88]	; (80015a8 <RCC_OscConfig+0x9c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a15      	ldr	r2, [pc, #84]	; (80015a8 <RCC_OscConfig+0x9c>)
 8001552:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001556:	6013      	str	r3, [r2, #0]

		// 2. Check whether PLLSOURCE is HSE or not
		if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6a1b      	ldr	r3, [r3, #32]
 800155c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001560:	d105      	bne.n	800156e <RCC_OscConfig+0x62>
		{
			// Configure HSEPredivValue
			CLEAR_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE);
 8001562:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <RCC_OscConfig+0x9c>)
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	4a10      	ldr	r2, [pc, #64]	; (80015a8 <RCC_OscConfig+0x9c>)
 8001568:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800156c:	6053      	str	r3, [r2, #4]
		}

		// 3. Configure PLL source and PLL multiplication factor
		MODIFY_REG( RCC->CFGR, ( (RCC_CFGR_PLLSRC) | (RCC_CFGR_PLLMULL) ), ( (RCC_PLLSOURCE_HSE) | (RCC_OscInitStruct->PLL.PLLMUL) ) );
 800156e:	4b0e      	ldr	r3, [pc, #56]	; (80015a8 <RCC_OscConfig+0x9c>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157a:	4313      	orrs	r3, r2
 800157c:	4a0a      	ldr	r2, [pc, #40]	; (80015a8 <RCC_OscConfig+0x9c>)
 800157e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001582:	6053      	str	r3, [r2, #4]

		// 4. Enable PLL
		SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001584:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <RCC_OscConfig+0x9c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a07      	ldr	r2, [pc, #28]	; (80015a8 <RCC_OscConfig+0x9c>)
 800158a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800158e:	6013      	str	r3, [r2, #0]

		// 5. Wait until PLL is ready
		WAIT_FLAG_SET(RCC->CR, RCC_CR_PLLRDY);
 8001590:	bf00      	nop
 8001592:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <RCC_OscConfig+0x9c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0f9      	beq.n	8001592 <RCC_OscConfig+0x86>
	}
}
 800159e:	bf00      	nop
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr
 80015a8:	40021000 	.word	0x40021000

080015ac <RCC_ClockConfig>:



void RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
	// 1. Configure FLASH Latency
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLatency);
 80015b6:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <RCC_ClockConfig+0x7c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f023 0207 	bic.w	r2, r3, #7
 80015be:	491a      	ldr	r1, [pc, #104]	; (8001628 <RCC_ClockConfig+0x7c>)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	600b      	str	r3, [r1, #0]

	// 2. Configure APB prescaler
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015c6:	4b19      	ldr	r3, [pc, #100]	; (800162c <RCC_ClockConfig+0x80>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	4916      	ldr	r1, [pc, #88]	; (800162c <RCC_ClockConfig+0x80>)
 80015d4:	4313      	orrs	r3, r2
 80015d6:	604b      	str	r3, [r1, #4]
	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_ClkInitStruct->APB2CLKDivider);
 80015d8:	4b14      	ldr	r3, [pc, #80]	; (800162c <RCC_ClockConfig+0x80>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	4911      	ldr	r1, [pc, #68]	; (800162c <RCC_ClockConfig+0x80>)
 80015e6:	4313      	orrs	r3, r2
 80015e8:	604b      	str	r3, [r1, #4]

	// 3. Configure AHB prescaler
	MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <RCC_ClockConfig+0x80>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	490d      	ldr	r1, [pc, #52]	; (800162c <RCC_ClockConfig+0x80>)
 80015f8:	4313      	orrs	r3, r2
 80015fa:	604b      	str	r3, [r1, #4]

	// 4. Configure SYSCLK
	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80015fc:	4b0b      	ldr	r3, [pc, #44]	; (800162c <RCC_ClockConfig+0x80>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f023 0203 	bic.w	r2, r3, #3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	4908      	ldr	r1, [pc, #32]	; (800162c <RCC_ClockConfig+0x80>)
 800160a:	4313      	orrs	r3, r2
 800160c:	604b      	str	r3, [r1, #4]

	// 5. Wait until SYSCLK is PLLCLK
	WAIT_FLAG_SET(RCC->CFGR, RCC_CFGR_SWS_PLL);
 800160e:	bf00      	nop
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <RCC_ClockConfig+0x80>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f003 0308 	and.w	r3, r3, #8
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0f9      	beq.n	8001610 <RCC_ClockConfig+0x64>
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40022000 	.word	0x40022000
 800162c:	40021000 	.word	0x40021000

08001630 <RCC_GetPLLOutputClock>:
}



uint32_t RCC_GetPLLOutputClock(void)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
	uint8_t PLLMulFactor;
	uint8_t tmp;
	uint32_t PLLOutputClock;

	// 1. Check PLL On
	if( !((RCC->CR & RCC_CR_PLLON) && (RCC->CR & RCC_CR_PLLRDY)) )
 8001636:	4b1a      	ldr	r3, [pc, #104]	; (80016a0 <RCC_GetPLLOutputClock+0x70>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d005      	beq.n	800164e <RCC_GetPLLOutputClock+0x1e>
 8001642:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <RCC_GetPLLOutputClock+0x70>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d101      	bne.n	8001652 <RCC_GetPLLOutputClock+0x22>
	{
		// When PLL is Off
		return 0;
 800164e:	2300      	movs	r3, #0
 8001650:	e020      	b.n	8001694 <RCC_GetPLLOutputClock+0x64>
	}

	// 2. Check PLL source
	if( RCC->CFGR & RCC_CFGR_PLLSRC )
 8001652:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <RCC_GetPLLOutputClock+0x70>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d002      	beq.n	8001664 <RCC_GetPLLOutputClock+0x34>
	{
		// PLL source is HSE oscillator clock
		PLLInputClock = 8000000U;
 800165e:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <RCC_GetPLLOutputClock+0x74>)
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	e001      	b.n	8001668 <RCC_GetPLLOutputClock+0x38>
	}
	else
	{
		// PLL source is HSI oscillator clock / 2
		PLLInputClock = (8000000U / 2);
 8001664:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <RCC_GetPLLOutputClock+0x78>)
 8001666:	60fb      	str	r3, [r7, #12]
	}

	// 3. Check PLL multiplication factor
	tmp = (RCC->CFGR & RCC_CFGR_PLLMULL) >> 18;
 8001668:	4b0d      	ldr	r3, [pc, #52]	; (80016a0 <RCC_GetPLLOutputClock+0x70>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	0c9b      	lsrs	r3, r3, #18
 800166e:	b2db      	uxtb	r3, r3
 8001670:	f003 030f 	and.w	r3, r3, #15
 8001674:	72bb      	strb	r3, [r7, #10]

	if(tmp == 0xF)
 8001676:	7abb      	ldrb	r3, [r7, #10]
 8001678:	2b0f      	cmp	r3, #15
 800167a:	d102      	bne.n	8001682 <RCC_GetPLLOutputClock+0x52>
	{
		PLLMulFactor = 16;
 800167c:	2310      	movs	r3, #16
 800167e:	72fb      	strb	r3, [r7, #11]
 8001680:	e002      	b.n	8001688 <RCC_GetPLLOutputClock+0x58>
	}
	else
	{
		PLLMulFactor = tmp + 2;
 8001682:	7abb      	ldrb	r3, [r7, #10]
 8001684:	3302      	adds	r3, #2
 8001686:	72fb      	strb	r3, [r7, #11]
	}

	// 4. Calculate PLL output clock
	PLLOutputClock = PLLInputClock * PLLMulFactor;
 8001688:	7afa      	ldrb	r2, [r7, #11]
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	fb02 f303 	mul.w	r3, r2, r3
 8001690:	607b      	str	r3, [r7, #4]


	return PLLOutputClock;
 8001692:	687b      	ldr	r3, [r7, #4]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40021000 	.word	0x40021000
 80016a4:	007a1200 	.word	0x007a1200
 80016a8:	003d0900 	.word	0x003d0900

080016ac <RCC_GetPCLKxValue>:



uint32_t RCC_GetPCLKxValue(uint8_t pclkType)
{
 80016ac:	b590      	push	{r4, r7, lr}
 80016ae:	b08d      	sub	sp, #52	; 0x34
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]
	uint8_t sysclkSrcType;
	uint32_t sysclkValue;
	uint32_t pclkValue;

	// 1. Check current system clock
	sysclkSrcType = (RCC->CFGR >> 2) & 0x3;
 80016b6:	4b4e      	ldr	r3, [pc, #312]	; (80017f0 <RCC_GetPCLKxValue+0x144>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	089b      	lsrs	r3, r3, #2
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	f003 0303 	and.w	r3, r3, #3
 80016c2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	if(sysclkSrcType == 0)
 80016c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d102      	bne.n	80016d4 <RCC_GetPCLKxValue+0x28>
	{
		// System clock source is HSI
		sysclkValue = 8000000;
 80016ce:	4b49      	ldr	r3, [pc, #292]	; (80017f4 <RCC_GetPCLKxValue+0x148>)
 80016d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016d2:	e00d      	b.n	80016f0 <RCC_GetPCLKxValue+0x44>
	}
	else if(sysclkSrcType == 1)
 80016d4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d102      	bne.n	80016e2 <RCC_GetPCLKxValue+0x36>
	{
		// System clock source is HSE
		sysclkValue = 8000000;
 80016dc:	4b45      	ldr	r3, [pc, #276]	; (80017f4 <RCC_GetPCLKxValue+0x148>)
 80016de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016e0:	e006      	b.n	80016f0 <RCC_GetPCLKxValue+0x44>
	}
	else if(sysclkSrcType == 2)
 80016e2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d102      	bne.n	80016f0 <RCC_GetPCLKxValue+0x44>
	{
		// System clock source is PLL output
		sysclkValue = RCC_GetPLLOutputClock();
 80016ea:	f7ff ffa1 	bl	8001630 <RCC_GetPLLOutputClock>
 80016ee:	62f8      	str	r0, [r7, #44]	; 0x2c
	}

	// 2. Check AHB prescaler value
	uint8_t ahbPrsc;
	uint16_t ahbPrscTable[8] = {2, 4, 8, 16, 64, 128, 256, 512};
 80016f0:	4b41      	ldr	r3, [pc, #260]	; (80017f8 <RCC_GetPCLKxValue+0x14c>)
 80016f2:	f107 0410 	add.w	r4, r7, #16
 80016f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t tmp;

	tmp = (RCC->CFGR >> 4) & 0xF;
 80016fc:	4b3c      	ldr	r3, [pc, #240]	; (80017f0 <RCC_GetPCLKxValue+0x144>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	091b      	lsrs	r3, r3, #4
 8001702:	b2db      	uxtb	r3, r3
 8001704:	f003 030f 	and.w	r3, r3, #15
 8001708:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if(tmp < 8)
 800170c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001710:	2b07      	cmp	r3, #7
 8001712:	d803      	bhi.n	800171c <RCC_GetPCLKxValue+0x70>
	{
		ahbPrsc = 1;
 8001714:	2301      	movs	r3, #1
 8001716:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800171a:	e00a      	b.n	8001732 <RCC_GetPCLKxValue+0x86>
	}
	else
	{
		ahbPrsc = ahbPrscTable[(tmp-8)];
 800171c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001720:	3b08      	subs	r3, #8
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001728:	4413      	add	r3, r2
 800172a:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800172e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	// 3. Check APB prescaler value
	uint8_t apb1Prsc, apb2Prsc;
	uint8_t apbPrscTable[4] = {2, 4, 8, 16};
 8001732:	4b32      	ldr	r3, [pc, #200]	; (80017fc <RCC_GetPCLKxValue+0x150>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	60fb      	str	r3, [r7, #12]

	if(pclkType == PCLK1)
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d11a      	bne.n	8001774 <RCC_GetPCLKxValue+0xc8>
	{
		tmp = (RCC->CFGR >> 8) & 0x7;
 800173e:	4b2c      	ldr	r3, [pc, #176]	; (80017f0 <RCC_GetPCLKxValue+0x144>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	0a1b      	lsrs	r3, r3, #8
 8001744:	b2db      	uxtb	r3, r3
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		if(tmp < 4)		apb1Prsc = 1;
 800174e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001752:	2b03      	cmp	r3, #3
 8001754:	d803      	bhi.n	800175e <RCC_GetPCLKxValue+0xb2>
 8001756:	2301      	movs	r3, #1
 8001758:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800175c:	e027      	b.n	80017ae <RCC_GetPCLKxValue+0x102>
		else			apb1Prsc = apbPrscTable[(tmp - 4)];
 800175e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001762:	3b04      	subs	r3, #4
 8001764:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001768:	4413      	add	r3, r2
 800176a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800176e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001772:	e01c      	b.n	80017ae <RCC_GetPCLKxValue+0x102>
	}
	else if(pclkType == PCLK2)
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d119      	bne.n	80017ae <RCC_GetPCLKxValue+0x102>
	{
		tmp = (RCC->CFGR >> 11) & 0x7;
 800177a:	4b1d      	ldr	r3, [pc, #116]	; (80017f0 <RCC_GetPCLKxValue+0x144>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	0adb      	lsrs	r3, r3, #11
 8001780:	b2db      	uxtb	r3, r3
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		if(tmp < 4)		apb2Prsc = 1;
 800178a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800178e:	2b03      	cmp	r3, #3
 8001790:	d803      	bhi.n	800179a <RCC_GetPCLKxValue+0xee>
 8001792:	2301      	movs	r3, #1
 8001794:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001798:	e009      	b.n	80017ae <RCC_GetPCLKxValue+0x102>
		else			apb2Prsc = apbPrscTable[(tmp - 4)];
 800179a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800179e:	3b04      	subs	r3, #4
 80017a0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80017a4:	4413      	add	r3, r2
 80017a6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80017aa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	}

	// 4. Calculate System clock value
	if(pclkType == PCLK1)			pclkValue = (sysclkValue / ahbPrsc) / apb1Prsc;
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d10a      	bne.n	80017ca <RCC_GetPCLKxValue+0x11e>
 80017b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80017be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80017c8:	e00c      	b.n	80017e4 <RCC_GetPCLKxValue+0x138>
	else if(pclkType == PCLK2)		pclkValue = (sysclkValue / ahbPrsc) / apb2Prsc;
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d109      	bne.n	80017e4 <RCC_GetPCLKxValue+0x138>
 80017d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80017da:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80017de:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e2:	62bb      	str	r3, [r7, #40]	; 0x28


	return pclkValue; // [MHz]
 80017e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3734      	adds	r7, #52	; 0x34
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd90      	pop	{r4, r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40021000 	.word	0x40021000
 80017f4:	007a1200 	.word	0x007a1200
 80017f8:	08005208 	.word	0x08005208
 80017fc:	08005218 	.word	0x08005218

08001800 <TIM_Base_Init>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void TIM_Base_Init(TIM_HandleTypeDef *pTIMHandle)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
	// 1. Check state of TIMx is RESET
	if(pTIMHandle->State != TIM_STATE_RESET)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	7f1b      	ldrb	r3, [r3, #28]
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d10b      	bne.n	800182a <TIM_Base_Init+0x2a>
		// State of TIMx is not RESET
		return;
	}

	// 2. Init Low level hardware of TIM : GPIO, CLOCK
	TIM_Base_MspInit(pTIMHandle->Instance);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4618      	mov	r0, r3
 8001818:	f001 fb46 	bl	8002ea8 <TIM_Base_MspInit>

	// 3. Set the Time Base configuration
	TIM_Base_SetConfig(pTIMHandle);
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f000 f81f 	bl	8001860 <TIM_Base_SetConfig>

	// 4. Init the TIM state
	pTIMHandle->State = TIM_STATE_READY;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2201      	movs	r2, #1
 8001826:	771a      	strb	r2, [r3, #28]
 8001828:	e000      	b.n	800182c <TIM_Base_Init+0x2c>
		return;
 800182a:	bf00      	nop
}
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <TIM_PWM_Init>:
}



void TIM_PWM_Init(TIM_HandleTypeDef *pTIMHandle)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
	// 1. Check state of TIMx is RESET
	if(pTIMHandle->State != TIM_STATE_RESET)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	7f1b      	ldrb	r3, [r3, #28]
 800183e:	b2db      	uxtb	r3, r3
 8001840:	2b00      	cmp	r3, #0
 8001842:	d109      	bne.n	8001858 <TIM_PWM_Init+0x26>
		// State of TIMx is not RESET
		return;
	}

	// 2. Init Low level hardware of TIM : GPIO, CLOCK
	TIM_PWM_MspInit(pTIMHandle);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f001 fb47 	bl	8002ed8 <TIM_PWM_MspInit>

	// 3. Set the Time Base configuration
	TIM_Base_SetConfig(pTIMHandle);
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f000 f808 	bl	8001860 <TIM_Base_SetConfig>

	// 4. Init the TIM state
	pTIMHandle->State = TIM_STATE_READY;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2201      	movs	r2, #1
 8001854:	771a      	strb	r2, [r3, #28]
 8001856:	e000      	b.n	800185a <TIM_PWM_Init+0x28>
		return;
 8001858:	bf00      	nop
}
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <TIM_Base_SetConfig>:
	 */
}


void TIM_Base_SetConfig(TIM_HandleTypeDef *pTIMHandle)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	60fb      	str	r3, [r7, #12]

	// 1. Configure counter mode
	temp |= pTIMHandle->Init.CounterMode;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	68fa      	ldr	r2, [r7, #12]
 8001872:	4313      	orrs	r3, r2
 8001874:	60fb      	str	r3, [r7, #12]

	// 2. Decide the use of Auto-reload preload
	temp |= pTIMHandle->Init.AutoReloadPreload;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	699b      	ldr	r3, [r3, #24]
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	4313      	orrs	r3, r2
 800187e:	60fb      	str	r3, [r7, #12]

	MODIFY_REG(pTIMHandle->Instance->CR1, (TIM_CR1_DIR | TIM_CR1_CMS | TIM_CR1_ARPE), temp);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	430a      	orrs	r2, r1
 8001892:	601a      	str	r2, [r3, #0]

	// 3. Configure ARR value
	pTIMHandle->Instance->ARR = (uint32_t)pTIMHandle->Init.Period;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	68d2      	ldr	r2, [r2, #12]
 800189c:	62da      	str	r2, [r3, #44]	; 0x2c

	// 4. Configure Prescaler value
	pTIMHandle->Instance->PSC = pTIMHandle->Init.Prescaler;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	6852      	ldr	r2, [r2, #4]
 80018a6:	629a      	str	r2, [r3, #40]	; 0x28

	// 5. Configure Repetition counter value
	pTIMHandle->Instance->RCR = pTIMHandle->Init.RepetitionCounter;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	6952      	ldr	r2, [r2, #20]
 80018b0:	631a      	str	r2, [r3, #48]	; 0x30

	// 6. Generate update event to reload some registers
	pTIMHandle->Instance->EGR |= TIM_EGR_UG;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	695a      	ldr	r2, [r3, #20]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f042 0201 	orr.w	r2, r2, #1
 80018c0:	615a      	str	r2, [r3, #20]
}
 80018c2:	bf00      	nop
 80018c4:	3714      	adds	r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr

080018cc <TIM_PWM_ConfigChannel>:


void TIM_PWM_ConfigChannel(TIM_HandleTypeDef *pTIMHandle, TIM_OC_InitTypeDef *sConfig, uint32_t Channel)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
	switch (Channel)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b0c      	cmp	r3, #12
 80018dc:	f200 80d3 	bhi.w	8001a86 <TIM_PWM_ConfigChannel+0x1ba>
 80018e0:	a201      	add	r2, pc, #4	; (adr r2, 80018e8 <TIM_PWM_ConfigChannel+0x1c>)
 80018e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e6:	bf00      	nop
 80018e8:	0800191d 	.word	0x0800191d
 80018ec:	08001a87 	.word	0x08001a87
 80018f0:	08001a87 	.word	0x08001a87
 80018f4:	08001a87 	.word	0x08001a87
 80018f8:	08001975 	.word	0x08001975
 80018fc:	08001a87 	.word	0x08001a87
 8001900:	08001a87 	.word	0x08001a87
 8001904:	08001a87 	.word	0x08001a87
 8001908:	080019d1 	.word	0x080019d1
 800190c:	08001a87 	.word	0x08001a87
 8001910:	08001a87 	.word	0x08001a87
 8001914:	08001a87 	.word	0x08001a87
 8001918:	08001a2b 	.word	0x08001a2b
	{
		case TIM_CHANNEL_1:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC1E;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6a1a      	ldr	r2, [r3, #32]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f022 0201 	bic.w	r2, r2, #1
 800192a:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR1, (TIM_CCMR1_CC1S | TIM_CCMR1_OC1M), sConfig->OCMode);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	f023 0173 	bic.w	r1, r3, #115	; 0x73
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	430a      	orrs	r2, r1
 8001940:	619a      	str	r2, [r3, #24]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC1P, sConfig->OCPolarity);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	f023 0102 	bic.w	r1, r3, #2
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	430a      	orrs	r2, r1
 8001956:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR1 = sConfig->Pulse;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	68ba      	ldr	r2, [r7, #8]
 800195e:	6852      	ldr	r2, [r2, #4]
 8001960:	635a      	str	r2, [r3, #52]	; 0x34

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	699a      	ldr	r2, [r3, #24]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f042 0208 	orr.w	r2, r2, #8
 8001970:	619a      	str	r2, [r3, #24]

			break;
 8001972:	e089      	b.n	8001a88 <TIM_PWM_ConfigChannel+0x1bc>
		}

		case TIM_CHANNEL_2:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC2E;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6a1a      	ldr	r2, [r3, #32]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f022 0210 	bic.w	r2, r2, #16
 8001982:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR1, (TIM_CCMR1_CC2S | TIM_CCMR1_OC2M), (sConfig->OCMode << 8U));
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	f423 41e6 	bic.w	r1, r3, #29440	; 0x7300
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	021a      	lsls	r2, r3, #8
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	430a      	orrs	r2, r1
 800199a:	619a      	str	r2, [r3, #24]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC2P, (sConfig->OCPolarity << 4U));
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	f023 0120 	bic.w	r1, r3, #32
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	011a      	lsls	r2, r3, #4
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	430a      	orrs	r2, r1
 80019b2:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR2 = sConfig->Pulse;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	68ba      	ldr	r2, [r7, #8]
 80019ba:	6852      	ldr	r2, [r2, #4]
 80019bc:	639a      	str	r2, [r3, #56]	; 0x38

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	699a      	ldr	r2, [r3, #24]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019cc:	619a      	str	r2, [r3, #24]

			break;
 80019ce:	e05b      	b.n	8001a88 <TIM_PWM_ConfigChannel+0x1bc>
		}

		case TIM_CHANNEL_3:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC3E;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	6a1a      	ldr	r2, [r3, #32]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019de:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR2, (TIM_CCMR2_CC3S | TIM_CCMR2_OC3M), sConfig->OCMode);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	69db      	ldr	r3, [r3, #28]
 80019e6:	f023 0173 	bic.w	r1, r3, #115	; 0x73
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	430a      	orrs	r2, r1
 80019f4:	61da      	str	r2, [r3, #28]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC3P, (sConfig->OCPolarity << 8U));
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	6a1b      	ldr	r3, [r3, #32]
 80019fc:	f423 7100 	bic.w	r1, r3, #512	; 0x200
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	021a      	lsls	r2, r3, #8
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR3 = sConfig->Pulse;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	6852      	ldr	r2, [r2, #4]
 8001a16:	63da      	str	r2, [r3, #60]	; 0x3c

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	69da      	ldr	r2, [r3, #28]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f042 0208 	orr.w	r2, r2, #8
 8001a26:	61da      	str	r2, [r3, #28]

			break;
 8001a28:	e02e      	b.n	8001a88 <TIM_PWM_ConfigChannel+0x1bc>
		}

		case TIM_CHANNEL_4:
		{
			// 1. Disable the channel
			pTIMHandle->Instance->CCER &= ~TIM_CCER_CC4E;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	6a1a      	ldr	r2, [r3, #32]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001a38:	621a      	str	r2, [r3, #32]

			// 2. Reset the output compare mode bits and Select the Output Compare Mode
			MODIFY_REG(pTIMHandle->Instance->CCMR2, (TIM_CCMR2_CC4S | TIM_CCMR2_OC4M), (sConfig->OCMode << 8U));
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	69db      	ldr	r3, [r3, #28]
 8001a40:	f423 41e6 	bic.w	r1, r3, #29440	; 0x7300
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	021a      	lsls	r2, r3, #8
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	61da      	str	r2, [r3, #28]

			// 3. Reset the Output Polarity level and Set the Output Compare Polarity
			MODIFY_REG(pTIMHandle->Instance->CCER, TIM_CCER_CC4P, (sConfig->OCPolarity << 12U));
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	031a      	lsls	r2, r3, #12
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	430a      	orrs	r2, r1
 8001a68:	621a      	str	r2, [r3, #32]

			// 4. Set the Capture Compare Register value
			pTIMHandle->Instance->CCR4 = sConfig->Pulse;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	6852      	ldr	r2, [r2, #4]
 8001a72:	641a      	str	r2, [r3, #64]	; 0x40

			// 5. Set the Preload enable bit for channel1
			pTIMHandle->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	69da      	ldr	r2, [r3, #28]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a82:	61da      	str	r2, [r3, #28]

			break;
 8001a84:	e000      	b.n	8001a88 <TIM_PWM_ConfigChannel+0x1bc>
		}
		default :
			break;
 8001a86:	bf00      	nop
	}
}
 8001a88:	bf00      	nop
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bc80      	pop	{r7}
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop

08001a94 <TIM_PeripheralClockControl>:


void TIM_PeripheralClockControl(TIM_TypeDef *TIMx, uint8_t En_or_Di)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	70fb      	strb	r3, [r7, #3]
	if(En_or_Di == ENABLE)
 8001aa0:	78fb      	ldrb	r3, [r7, #3]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d157      	bne.n	8001b56 <TIM_PeripheralClockControl+0xc2>
	{
		if(TIMx == TIM1)		RCC_TIM1_CLK_ENABLE();
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a5a      	ldr	r2, [pc, #360]	; (8001c14 <TIM_PeripheralClockControl+0x180>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d106      	bne.n	8001abc <TIM_PeripheralClockControl+0x28>
 8001aae:	4b5a      	ldr	r3, [pc, #360]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	4a59      	ldr	r2, [pc, #356]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001ab4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ab8:	6193      	str	r3, [r2, #24]
		else if(TIMx == TIM5)	RCC_TIM5_CLK_DISABLE();
		else if(TIMx == TIM6)	RCC_TIM6_CLK_DISABLE();
		else if(TIMx == TIM7)	RCC_TIM7_CLK_DISABLE();
		else if(TIMx == TIM8)	RCC_TIM8_CLK_DISABLE();
	}
}
 8001aba:	e0a6      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM2)	RCC_TIM2_CLK_ENABLE();
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ac2:	d106      	bne.n	8001ad2 <TIM_PeripheralClockControl+0x3e>
 8001ac4:	4b54      	ldr	r3, [pc, #336]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001ac6:	69db      	ldr	r3, [r3, #28]
 8001ac8:	4a53      	ldr	r2, [pc, #332]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	61d3      	str	r3, [r2, #28]
}
 8001ad0:	e09b      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM3)	RCC_TIM3_CLK_ENABLE();
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4a51      	ldr	r2, [pc, #324]	; (8001c1c <TIM_PeripheralClockControl+0x188>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d106      	bne.n	8001ae8 <TIM_PeripheralClockControl+0x54>
 8001ada:	4b4f      	ldr	r3, [pc, #316]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001adc:	69db      	ldr	r3, [r3, #28]
 8001ade:	4a4e      	ldr	r2, [pc, #312]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001ae0:	f043 0302 	orr.w	r3, r3, #2
 8001ae4:	61d3      	str	r3, [r2, #28]
}
 8001ae6:	e090      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM4)	RCC_TIM4_CLK_ENABLE();
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a4d      	ldr	r2, [pc, #308]	; (8001c20 <TIM_PeripheralClockControl+0x18c>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d106      	bne.n	8001afe <TIM_PeripheralClockControl+0x6a>
 8001af0:	4b49      	ldr	r3, [pc, #292]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	4a48      	ldr	r2, [pc, #288]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001af6:	f043 0304 	orr.w	r3, r3, #4
 8001afa:	61d3      	str	r3, [r2, #28]
}
 8001afc:	e085      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM5)	RCC_TIM5_CLK_ENABLE();
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a48      	ldr	r2, [pc, #288]	; (8001c24 <TIM_PeripheralClockControl+0x190>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d106      	bne.n	8001b14 <TIM_PeripheralClockControl+0x80>
 8001b06:	4b44      	ldr	r3, [pc, #272]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	4a43      	ldr	r2, [pc, #268]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b0c:	f043 0308 	orr.w	r3, r3, #8
 8001b10:	61d3      	str	r3, [r2, #28]
}
 8001b12:	e07a      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM6)	RCC_TIM6_CLK_ENABLE();
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a44      	ldr	r2, [pc, #272]	; (8001c28 <TIM_PeripheralClockControl+0x194>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d106      	bne.n	8001b2a <TIM_PeripheralClockControl+0x96>
 8001b1c:	4b3e      	ldr	r3, [pc, #248]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b1e:	69db      	ldr	r3, [r3, #28]
 8001b20:	4a3d      	ldr	r2, [pc, #244]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b22:	f043 0310 	orr.w	r3, r3, #16
 8001b26:	61d3      	str	r3, [r2, #28]
}
 8001b28:	e06f      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM7)	RCC_TIM7_CLK_ENABLE();
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a3f      	ldr	r2, [pc, #252]	; (8001c2c <TIM_PeripheralClockControl+0x198>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d106      	bne.n	8001b40 <TIM_PeripheralClockControl+0xac>
 8001b32:	4b39      	ldr	r3, [pc, #228]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	4a38      	ldr	r2, [pc, #224]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b38:	f043 0320 	orr.w	r3, r3, #32
 8001b3c:	61d3      	str	r3, [r2, #28]
}
 8001b3e:	e064      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM8)	RCC_TIM8_CLK_ENABLE();
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a3b      	ldr	r2, [pc, #236]	; (8001c30 <TIM_PeripheralClockControl+0x19c>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d160      	bne.n	8001c0a <TIM_PeripheralClockControl+0x176>
 8001b48:	4b33      	ldr	r3, [pc, #204]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	4a32      	ldr	r2, [pc, #200]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b52:	6193      	str	r3, [r2, #24]
}
 8001b54:	e059      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
	else if(En_or_Di == DISABLE)
 8001b56:	78fb      	ldrb	r3, [r7, #3]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d156      	bne.n	8001c0a <TIM_PeripheralClockControl+0x176>
		if(TIMx == TIM1)		RCC_TIM1_CLK_DISABLE();
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a2d      	ldr	r2, [pc, #180]	; (8001c14 <TIM_PeripheralClockControl+0x180>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d106      	bne.n	8001b72 <TIM_PeripheralClockControl+0xde>
 8001b64:	4b2c      	ldr	r3, [pc, #176]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	4a2b      	ldr	r2, [pc, #172]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b6e:	6193      	str	r3, [r2, #24]
}
 8001b70:	e04b      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM2)	RCC_TIM2_CLK_DISABLE();
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b78:	d106      	bne.n	8001b88 <TIM_PeripheralClockControl+0xf4>
 8001b7a:	4b27      	ldr	r3, [pc, #156]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	4a26      	ldr	r2, [pc, #152]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b80:	f023 0301 	bic.w	r3, r3, #1
 8001b84:	61d3      	str	r3, [r2, #28]
}
 8001b86:	e040      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM3)	RCC_TIM3_CLK_DISABLE();
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a24      	ldr	r2, [pc, #144]	; (8001c1c <TIM_PeripheralClockControl+0x188>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d106      	bne.n	8001b9e <TIM_PeripheralClockControl+0x10a>
 8001b90:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	4a20      	ldr	r2, [pc, #128]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001b96:	f023 0302 	bic.w	r3, r3, #2
 8001b9a:	61d3      	str	r3, [r2, #28]
}
 8001b9c:	e035      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM4)	RCC_TIM4_CLK_DISABLE();
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a1f      	ldr	r2, [pc, #124]	; (8001c20 <TIM_PeripheralClockControl+0x18c>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d106      	bne.n	8001bb4 <TIM_PeripheralClockControl+0x120>
 8001ba6:	4b1c      	ldr	r3, [pc, #112]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	4a1b      	ldr	r2, [pc, #108]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001bac:	f023 0304 	bic.w	r3, r3, #4
 8001bb0:	61d3      	str	r3, [r2, #28]
}
 8001bb2:	e02a      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM5)	RCC_TIM5_CLK_DISABLE();
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a1b      	ldr	r2, [pc, #108]	; (8001c24 <TIM_PeripheralClockControl+0x190>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d106      	bne.n	8001bca <TIM_PeripheralClockControl+0x136>
 8001bbc:	4b16      	ldr	r3, [pc, #88]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001bbe:	69db      	ldr	r3, [r3, #28]
 8001bc0:	4a15      	ldr	r2, [pc, #84]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001bc2:	f023 0308 	bic.w	r3, r3, #8
 8001bc6:	61d3      	str	r3, [r2, #28]
}
 8001bc8:	e01f      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM6)	RCC_TIM6_CLK_DISABLE();
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4a16      	ldr	r2, [pc, #88]	; (8001c28 <TIM_PeripheralClockControl+0x194>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d106      	bne.n	8001be0 <TIM_PeripheralClockControl+0x14c>
 8001bd2:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	4a10      	ldr	r2, [pc, #64]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001bd8:	f023 0310 	bic.w	r3, r3, #16
 8001bdc:	61d3      	str	r3, [r2, #28]
}
 8001bde:	e014      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM7)	RCC_TIM7_CLK_DISABLE();
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4a12      	ldr	r2, [pc, #72]	; (8001c2c <TIM_PeripheralClockControl+0x198>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d106      	bne.n	8001bf6 <TIM_PeripheralClockControl+0x162>
 8001be8:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001bea:	69db      	ldr	r3, [r3, #28]
 8001bec:	4a0a      	ldr	r2, [pc, #40]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001bee:	f023 0320 	bic.w	r3, r3, #32
 8001bf2:	61d3      	str	r3, [r2, #28]
}
 8001bf4:	e009      	b.n	8001c0a <TIM_PeripheralClockControl+0x176>
		else if(TIMx == TIM8)	RCC_TIM8_CLK_DISABLE();
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a0d      	ldr	r2, [pc, #52]	; (8001c30 <TIM_PeripheralClockControl+0x19c>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d105      	bne.n	8001c0a <TIM_PeripheralClockControl+0x176>
 8001bfe:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	4a05      	ldr	r2, [pc, #20]	; (8001c18 <TIM_PeripheralClockControl+0x184>)
 8001c04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c08:	6193      	str	r3, [r2, #24]
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr
 8001c14:	40012c00 	.word	0x40012c00
 8001c18:	40021000 	.word	0x40021000
 8001c1c:	40000400 	.word	0x40000400
 8001c20:	40000800 	.word	0x40000800
 8001c24:	40000c00 	.word	0x40000c00
 8001c28:	40001000 	.word	0x40001000
 8001c2c:	40001400 	.word	0x40001400
 8001c30:	40013400 	.word	0x40013400

08001c34 <TIM_PWM_Start>:


void TIM_PWM_Start(TIM_HandleTypeDef *pTIMHandle, uint32_t Channel)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
	// Enable the channel
	if(Channel == TIM_CHANNEL_1)		pTIMHandle->Instance->CCER |= TIM_CCER_CC1E;
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d108      	bne.n	8001c56 <TIM_PWM_Start+0x22>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6a1a      	ldr	r2, [r3, #32]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f042 0201 	orr.w	r2, r2, #1
 8001c52:	621a      	str	r2, [r3, #32]
 8001c54:	e022      	b.n	8001c9c <TIM_PWM_Start+0x68>
	else if(Channel == TIM_CHANNEL_2)	pTIMHandle->Instance->CCER |= TIM_CCER_CC2E;
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	2b04      	cmp	r3, #4
 8001c5a:	d108      	bne.n	8001c6e <TIM_PWM_Start+0x3a>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	6a1a      	ldr	r2, [r3, #32]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f042 0210 	orr.w	r2, r2, #16
 8001c6a:	621a      	str	r2, [r3, #32]
 8001c6c:	e016      	b.n	8001c9c <TIM_PWM_Start+0x68>
	else if(Channel == TIM_CHANNEL_3)	pTIMHandle->Instance->CCER |= TIM_CCER_CC3E;
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	2b08      	cmp	r3, #8
 8001c72:	d108      	bne.n	8001c86 <TIM_PWM_Start+0x52>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6a1a      	ldr	r2, [r3, #32]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c82:	621a      	str	r2, [r3, #32]
 8001c84:	e00a      	b.n	8001c9c <TIM_PWM_Start+0x68>
	else if(Channel == TIM_CHANNEL_4)	pTIMHandle->Instance->CCER |= TIM_CCER_CC4E;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	2b0c      	cmp	r3, #12
 8001c8a:	d107      	bne.n	8001c9c <TIM_PWM_Start+0x68>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6a1a      	ldr	r2, [r3, #32]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001c9a:	621a      	str	r2, [r3, #32]

	// Enable the Main output
	pTIMHandle->Instance->BDTR |= TIM_BDTR_MOE;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001caa:	645a      	str	r2, [r3, #68]	; 0x44

	// Enable the TIM1
	pTIMHandle->Instance->CR1 |= TIM_CR1_CEN;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f042 0201 	orr.w	r2, r2, #1
 8001cba:	601a      	str	r2, [r3, #0]
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr
	...

08001cc8 <TIM_IRQHandling>:



void TIM_IRQHandling(TIM_HandleTypeDef *pTIMHandle)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
	/* Interrupt handling for TIM */

	uint32_t temp1, temp2;

	// 1. Handle for interrupt generated by Update Event
	temp1 = READ_BIT(pTIMHandle->Instance->SR, TIM_SR_UIF);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	f003 0301 	and.w	r3, r3, #1
 8001cda:	60fb      	str	r3, [r7, #12]
	temp2 = READ_BIT(pTIMHandle->Instance->DIER, TIM_DIER_UIE);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]

	if(temp1 && temp2)
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00b      	beq.n	8001d06 <TIM_IRQHandling+0x3e>
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d008      	beq.n	8001d06 <TIM_IRQHandling+0x3e>
	{
		// This interrupt is generated by Update Event
		CLEAR_FLAG(TIM6->SR, TIM_SR_UIF);
 8001cf4:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <TIM_IRQHandling+0x48>)
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	4a05      	ldr	r2, [pc, #20]	; (8001d10 <TIM_IRQHandling+0x48>)
 8001cfa:	f023 0301 	bic.w	r3, r3, #1
 8001cfe:	6113      	str	r3, [r2, #16]

		TIM_PeriodElapsedCallback(pTIMHandle);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f001 fbb5 	bl	8003470 <TIM_PeriodElapsedCallback>
	}
}
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40001000 	.word	0x40001000

08001d14 <USART_Init>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void USART_Init(UART_HandleTypeDef *pUSARTHandle)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	// Temporary register for USART configuration
	uint32_t config = 0;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	60fb      	str	r3, [r7, #12]

	// Init the Low level hardware of USART : GPIO, CLOCK
	USART_MspInit(pUSARTHandle->Instance);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f001 f85f 	bl	8002de8 <USART_MspInit>

	// USARTx Disable for configuration
	USART_PeripheralControl(pUSARTHandle->Instance, DISABLE);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2100      	movs	r1, #0
 8001d30:	4618      	mov	r0, r3
 8001d32:	f000 f8db 	bl	8001eec <USART_PeripheralControl>

	/* --------------------- USART_CR1 configuration --------------------- */

	// 1. Enable USART Tx and Rx engines according to the Mode configuration item
	config |= (uint32_t)pUSARTHandle->Init.Mode | pUSARTHandle->Init.WordLength | pUSARTHandle->Init.Parity;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695a      	ldr	r2, [r3, #20]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	691b      	ldr	r3, [r3, #16]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	60fb      	str	r3, [r7, #12]
	MODIFY_REG(pUSARTHandle->Instance->CR1, (uint32_t)(USART_CR1_TE | USART_CR1_RE | USART_CR1_M | USART_CR1_PCE | USART_CR1_PS), config);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001d56:	f023 030c 	bic.w	r3, r3, #12
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	68f9      	ldr	r1, [r7, #12]
 8001d60:	430b      	orrs	r3, r1
 8001d62:	60d3      	str	r3, [r2, #12]
	config = 0;
 8001d64:	2300      	movs	r3, #0
 8001d66:	60fb      	str	r3, [r7, #12]

	/* --------------------- USART_CR2 configuration --------------------- */
	config |= (uint32_t)pUSARTHandle->Init.StopBits;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]
	MODIFY_REG(pUSARTHandle->Instance->CR2, (uint32_t)USART_CR2_STOP, config);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	430a      	orrs	r2, r1
 8001d84:	611a      	str	r2, [r3, #16]
	config = 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]

	/* --------------------- USART_CR3 configuration --------------------- */
	config |= (uint32_t)pUSARTHandle->Init.HwFlowCtl;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]
	MODIFY_REG(pUSARTHandle->Instance->CR3, (uint32_t)(USART_CR3_CTSE | USART_CR3_RTSE), config);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	430a      	orrs	r2, r1
 8001da6:	615a      	str	r2, [r3, #20]
	config = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	60fb      	str	r3, [r7, #12]

	/* --------------------- USART_BRR configuration --------------------- */
	USART_SetBaudRate(pUSARTHandle->Instance, pUSARTHandle->Init.BaudRate);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	4619      	mov	r1, r3
 8001db6:	4610      	mov	r0, r2
 8001db8:	f000 f8b6 	bl	8001f28 <USART_SetBaudRate>


	// USARTx Enable for configuration
	USART_PeripheralControl(pUSARTHandle->Instance, ENABLE);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f000 f892 	bl	8001eec <USART_PeripheralControl>

	// Init the USART state
	pUSARTHandle->State = USART_STATE_READY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
}
 8001dd0:	bf00      	nop
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <USART_PeripheralClockControl>:
}



void USART_PeripheralClockControl(USART_TypeDef *USARTx, uint8_t En_or_Di)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	460b      	mov	r3, r1
 8001de2:	70fb      	strb	r3, [r7, #3]
	if(En_or_Di == ENABLE)
 8001de4:	78fb      	ldrb	r3, [r7, #3]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d136      	bne.n	8001e58 <USART_PeripheralClockControl+0x80>
	{
		if(USARTx == USART1)		RCC_USART1_CLK_ENABLE();
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a39      	ldr	r2, [pc, #228]	; (8001ed4 <USART_PeripheralClockControl+0xfc>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d106      	bne.n	8001e00 <USART_PeripheralClockControl+0x28>
 8001df2:	4b39      	ldr	r3, [pc, #228]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	4a38      	ldr	r2, [pc, #224]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001df8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dfc:	6193      	str	r3, [r2, #24]
		else if(USARTx == USART2)	RCC_USART2_CLK_DISABLE();
		else if(USARTx == USART3)	RCC_USART3_CLK_DISABLE();
		else if(USARTx == UART4)	RCC_UART4_CLK_DISABLE();
		else if(USARTx == UART5)	RCC_UART5_CLK_DISABLE();
	}
}
 8001dfe:	e064      	b.n	8001eca <USART_PeripheralClockControl+0xf2>
		else if(USARTx == USART2)	RCC_USART2_CLK_ENABLE();
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4a36      	ldr	r2, [pc, #216]	; (8001edc <USART_PeripheralClockControl+0x104>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d106      	bne.n	8001e16 <USART_PeripheralClockControl+0x3e>
 8001e08:	4b33      	ldr	r3, [pc, #204]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e0a:	69db      	ldr	r3, [r3, #28]
 8001e0c:	4a32      	ldr	r2, [pc, #200]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e12:	61d3      	str	r3, [r2, #28]
}
 8001e14:	e059      	b.n	8001eca <USART_PeripheralClockControl+0xf2>
		else if(USARTx == USART3)	RCC_USART3_CLK_ENABLE();
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a31      	ldr	r2, [pc, #196]	; (8001ee0 <USART_PeripheralClockControl+0x108>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d106      	bne.n	8001e2c <USART_PeripheralClockControl+0x54>
 8001e1e:	4b2e      	ldr	r3, [pc, #184]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e20:	69db      	ldr	r3, [r3, #28]
 8001e22:	4a2d      	ldr	r2, [pc, #180]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e28:	61d3      	str	r3, [r2, #28]
}
 8001e2a:	e04e      	b.n	8001eca <USART_PeripheralClockControl+0xf2>
		else if(USARTx == UART4)	RCC_UART4_CLK_ENABLE();
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a2d      	ldr	r2, [pc, #180]	; (8001ee4 <USART_PeripheralClockControl+0x10c>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d106      	bne.n	8001e42 <USART_PeripheralClockControl+0x6a>
 8001e34:	4b28      	ldr	r3, [pc, #160]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e36:	69db      	ldr	r3, [r3, #28]
 8001e38:	4a27      	ldr	r2, [pc, #156]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e3a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001e3e:	61d3      	str	r3, [r2, #28]
}
 8001e40:	e043      	b.n	8001eca <USART_PeripheralClockControl+0xf2>
		else if(USARTx == UART5)	RCC_UART5_CLK_ENABLE();
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a28      	ldr	r2, [pc, #160]	; (8001ee8 <USART_PeripheralClockControl+0x110>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d13f      	bne.n	8001eca <USART_PeripheralClockControl+0xf2>
 8001e4a:	4b23      	ldr	r3, [pc, #140]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e4c:	69db      	ldr	r3, [r3, #28]
 8001e4e:	4a22      	ldr	r2, [pc, #136]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001e54:	61d3      	str	r3, [r2, #28]
}
 8001e56:	e038      	b.n	8001eca <USART_PeripheralClockControl+0xf2>
	else if(En_or_Di == DISABLE)
 8001e58:	78fb      	ldrb	r3, [r7, #3]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d135      	bne.n	8001eca <USART_PeripheralClockControl+0xf2>
		if(USARTx == USART1)		RCC_USART1_CLK_DISABLE();
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a1c      	ldr	r2, [pc, #112]	; (8001ed4 <USART_PeripheralClockControl+0xfc>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d106      	bne.n	8001e74 <USART_PeripheralClockControl+0x9c>
 8001e66:	4b1c      	ldr	r3, [pc, #112]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	4a1b      	ldr	r2, [pc, #108]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e6c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e70:	6193      	str	r3, [r2, #24]
}
 8001e72:	e02a      	b.n	8001eca <USART_PeripheralClockControl+0xf2>
		else if(USARTx == USART2)	RCC_USART2_CLK_DISABLE();
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a19      	ldr	r2, [pc, #100]	; (8001edc <USART_PeripheralClockControl+0x104>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d106      	bne.n	8001e8a <USART_PeripheralClockControl+0xb2>
 8001e7c:	4b16      	ldr	r3, [pc, #88]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e7e:	69db      	ldr	r3, [r3, #28]
 8001e80:	4a15      	ldr	r2, [pc, #84]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e82:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001e86:	61d3      	str	r3, [r2, #28]
}
 8001e88:	e01f      	b.n	8001eca <USART_PeripheralClockControl+0xf2>
		else if(USARTx == USART3)	RCC_USART3_CLK_DISABLE();
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a14      	ldr	r2, [pc, #80]	; (8001ee0 <USART_PeripheralClockControl+0x108>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d106      	bne.n	8001ea0 <USART_PeripheralClockControl+0xc8>
 8001e92:	4b11      	ldr	r3, [pc, #68]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	4a10      	ldr	r2, [pc, #64]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001e98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e9c:	61d3      	str	r3, [r2, #28]
}
 8001e9e:	e014      	b.n	8001eca <USART_PeripheralClockControl+0xf2>
		else if(USARTx == UART4)	RCC_UART4_CLK_DISABLE();
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a10      	ldr	r2, [pc, #64]	; (8001ee4 <USART_PeripheralClockControl+0x10c>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d106      	bne.n	8001eb6 <USART_PeripheralClockControl+0xde>
 8001ea8:	4b0b      	ldr	r3, [pc, #44]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001eaa:	69db      	ldr	r3, [r3, #28]
 8001eac:	4a0a      	ldr	r2, [pc, #40]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001eae:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001eb2:	61d3      	str	r3, [r2, #28]
}
 8001eb4:	e009      	b.n	8001eca <USART_PeripheralClockControl+0xf2>
		else if(USARTx == UART5)	RCC_UART5_CLK_DISABLE();
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a0b      	ldr	r2, [pc, #44]	; (8001ee8 <USART_PeripheralClockControl+0x110>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d105      	bne.n	8001eca <USART_PeripheralClockControl+0xf2>
 8001ebe:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	4a05      	ldr	r2, [pc, #20]	; (8001ed8 <USART_PeripheralClockControl+0x100>)
 8001ec4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001ec8:	61d3      	str	r3, [r2, #28]
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	40013800 	.word	0x40013800
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	40004400 	.word	0x40004400
 8001ee0:	40004800 	.word	0x40004800
 8001ee4:	40004c00 	.word	0x40004c00
 8001ee8:	40005000 	.word	0x40005000

08001eec <USART_PeripheralControl>:


void USART_PeripheralControl(USART_TypeDef *USARTx, uint8_t En_or_Di)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	70fb      	strb	r3, [r7, #3]
	if(En_or_Di == ENABLE)				SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001ef8:	78fb      	ldrb	r3, [r7, #3]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d106      	bne.n	8001f0c <USART_PeripheralControl+0x20>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	60da      	str	r2, [r3, #12]
	else if(En_or_Di == DISABLE)		CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
}
 8001f0a:	e008      	b.n	8001f1e <USART_PeripheralControl+0x32>
	else if(En_or_Di == DISABLE)		CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d105      	bne.n	8001f1e <USART_PeripheralControl+0x32>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	60da      	str	r2, [r3, #12]
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr

08001f28 <USART_SetBaudRate>:


void USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t BaudRate)
{
 8001f28:	b590      	push	{r4, r7, lr}
 8001f2a:	b089      	sub	sp, #36	; 0x24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
	uint32_t usartDiv;
	uint32_t mantissa, fraction;
	uint8_t tmp;

	// 1. Get PCLK of USARTx
	if(USARTx == USART1)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a2b      	ldr	r2, [pc, #172]	; (8001fe4 <USART_SetBaudRate+0xbc>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d104      	bne.n	8001f44 <USART_SetBaudRate+0x1c>
	{
		// Case of USART1
		pclk = RCC_GetPCLKxValue(PCLK2);
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	f7ff fbb6 	bl	80016ac <RCC_GetPCLKxValue>
 8001f40:	61f8      	str	r0, [r7, #28]
 8001f42:	e003      	b.n	8001f4c <USART_SetBaudRate+0x24>
	}
	else
	{
		// Case of USART2/3/4/5
		pclk = RCC_GetPCLKxValue(PCLK1);
 8001f44:	2000      	movs	r0, #0
 8001f46:	f7ff fbb1 	bl	80016ac <RCC_GetPCLKxValue>
 8001f4a:	61f8      	str	r0, [r7, #28]
	}

	// 2. Calculate USARTDIV vlaue by given PCLK, BaudRate
	usartDiv = ((float)pclk / (16 * BaudRate)) * 100;
 8001f4c:	69f8      	ldr	r0, [r7, #28]
 8001f4e:	f7fe fe81 	bl	8000c54 <__aeabi_ui2f>
 8001f52:	4604      	mov	r4, r0
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	011b      	lsls	r3, r3, #4
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7fe fe7b 	bl	8000c54 <__aeabi_ui2f>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	4619      	mov	r1, r3
 8001f62:	4620      	mov	r0, r4
 8001f64:	f7fe ff82 	bl	8000e6c <__aeabi_fdiv>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	491f      	ldr	r1, [pc, #124]	; (8001fe8 <USART_SetBaudRate+0xc0>)
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7fe fec9 	bl	8000d04 <__aeabi_fmul>
 8001f72:	4603      	mov	r3, r0
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff f815 	bl	8000fa4 <__aeabi_f2uiz>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	61bb      	str	r3, [r7, #24]

	// 3. Extract Mantissa part from USARTDIV
	mantissa = usartDiv / 100;
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	4a1a      	ldr	r2, [pc, #104]	; (8001fec <USART_SetBaudRate+0xc4>)
 8001f82:	fba2 2303 	umull	r2, r3, r2, r3
 8001f86:	095b      	lsrs	r3, r3, #5
 8001f88:	617b      	str	r3, [r7, #20]

	// 4. Extract Fraction part from USARTDIV
	tmp = usartDiv - (mantissa * 100);
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	b2da      	uxtb	r2, r3
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	4619      	mov	r1, r3
 8001f94:	0089      	lsls	r1, r1, #2
 8001f96:	440b      	add	r3, r1
 8001f98:	4619      	mov	r1, r3
 8001f9a:	0088      	lsls	r0, r1, #2
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	440b      	add	r3, r1
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	74fb      	strb	r3, [r7, #19]

	fraction = (uint8_t)((((tmp * 16) + 50) / 100) & 0xF);
 8001faa:	7cfb      	ldrb	r3, [r7, #19]
 8001fac:	011b      	lsls	r3, r3, #4
 8001fae:	3332      	adds	r3, #50	; 0x32
 8001fb0:	4a0e      	ldr	r2, [pc, #56]	; (8001fec <USART_SetBaudRate+0xc4>)
 8001fb2:	fb82 1203 	smull	r1, r2, r2, r3
 8001fb6:	1152      	asrs	r2, r2, #5
 8001fb8:	17db      	asrs	r3, r3, #31
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	f003 030f 	and.w	r3, r3, #15
 8001fc2:	60fb      	str	r3, [r7, #12]

	// 5. Write Mantissa part and Fraction part value to USART_BRR
	CLEAR_REG(USARTx->BRR);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]

	USARTx->BRR |= ((mantissa << 4) | fraction);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	0119      	lsls	r1, r3, #4
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	430b      	orrs	r3, r1
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	609a      	str	r2, [r3, #8]
}
 8001fdc:	bf00      	nop
 8001fde:	3724      	adds	r7, #36	; 0x24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd90      	pop	{r4, r7, pc}
 8001fe4:	40013800 	.word	0x40013800
 8001fe8:	42c80000 	.word	0x42c80000
 8001fec:	51eb851f 	.word	0x51eb851f

08001ff0 <BLDC_Init>:
 * 						For more information about the APIs, Check the function definitions					  *
 * 									  																		  *
 **************************************************************************************************************/

void BLDC_Init(BLDC_HandleTypeDef *pBLDCHandle)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
	// Init the Low level hardware of BLDC : GPIO, EXTI, TIMER
	BLDC_MspInit(pBLDCHandle);
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f000 ffe5 	bl	8002fc8 <BLDC_MspInit>

}
 8001ffe:	bf00      	nop
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <BLDC_Drive>:
	 */
}


void BLDC_Drive(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
	switch(pBLDCHandle->HallPhase)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002016:	3b01      	subs	r3, #1
 8002018:	2b05      	cmp	r3, #5
 800201a:	d87b      	bhi.n	8002114 <BLDC_Drive+0x10c>
 800201c:	a201      	add	r2, pc, #4	; (adr r2, 8002024 <BLDC_Drive+0x1c>)
 800201e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002022:	bf00      	nop
 8002024:	080020f1 	.word	0x080020f1
 8002028:	08002061 	.word	0x08002061
 800202c:	0800203d 	.word	0x0800203d
 8002030:	080020a9 	.word	0x080020a9
 8002034:	080020cd 	.word	0x080020cd
 8002038:	08002085 	.word	0x08002085
	{
		case Phase1:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step5(pBLDCHandle);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002042:	2b00      	cmp	r3, #0
 8002044:	d103      	bne.n	800204e <BLDC_Drive+0x46>
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 fb0a 	bl	8002660 <BLDC_Step5>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step2(pBLDCHandle);
			break;
 800204c:	e064      	b.n	8002118 <BLDC_Drive+0x110>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step2(pBLDCHandle);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002054:	2b01      	cmp	r3, #1
 8002056:	d15f      	bne.n	8002118 <BLDC_Drive+0x110>
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 fa59 	bl	8002510 <BLDC_Step2>
			break;
 800205e:	e05b      	b.n	8002118 <BLDC_Drive+0x110>
		}

		case Phase2:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step4(pBLDCHandle);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002066:	2b00      	cmp	r3, #0
 8002068:	d103      	bne.n	8002072 <BLDC_Drive+0x6a>
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 fac0 	bl	80025f0 <BLDC_Step4>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step1(pBLDCHandle);
			break;
 8002070:	e054      	b.n	800211c <BLDC_Drive+0x114>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step1(pBLDCHandle);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002078:	2b01      	cmp	r3, #1
 800207a:	d14f      	bne.n	800211c <BLDC_Drive+0x114>
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f000 fa0f 	bl	80024a0 <BLDC_Step1>
			break;
 8002082:	e04b      	b.n	800211c <BLDC_Drive+0x114>
		}

		case Phase3:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step3(pBLDCHandle);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800208a:	2b00      	cmp	r3, #0
 800208c:	d103      	bne.n	8002096 <BLDC_Drive+0x8e>
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 fa76 	bl	8002580 <BLDC_Step3>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step6(pBLDCHandle);
			break;
 8002094:	e044      	b.n	8002120 <BLDC_Drive+0x118>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step6(pBLDCHandle);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800209c:	2b01      	cmp	r3, #1
 800209e:	d13f      	bne.n	8002120 <BLDC_Drive+0x118>
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f000 fb15 	bl	80026d0 <BLDC_Step6>
			break;
 80020a6:	e03b      	b.n	8002120 <BLDC_Drive+0x118>
		}

		case Phase4:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step2(pBLDCHandle);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d103      	bne.n	80020ba <BLDC_Drive+0xb2>
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 fa2c 	bl	8002510 <BLDC_Step2>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step5(pBLDCHandle);
			break;
 80020b8:	e034      	b.n	8002124 <BLDC_Drive+0x11c>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step5(pBLDCHandle);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d12f      	bne.n	8002124 <BLDC_Drive+0x11c>
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f000 facb 	bl	8002660 <BLDC_Step5>
			break;
 80020ca:	e02b      	b.n	8002124 <BLDC_Drive+0x11c>
		}

		case Phase5:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step1(pBLDCHandle);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d103      	bne.n	80020de <BLDC_Drive+0xd6>
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 f9e2 	bl	80024a0 <BLDC_Step1>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step4(pBLDCHandle);
			break;
 80020dc:	e024      	b.n	8002128 <BLDC_Drive+0x120>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step4(pBLDCHandle);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d11f      	bne.n	8002128 <BLDC_Drive+0x120>
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 fa81 	bl	80025f0 <BLDC_Step4>
			break;
 80020ee:	e01b      	b.n	8002128 <BLDC_Drive+0x120>
		}

		case Phase6:
		{
			if(pBLDCHandle->RotationDir == CW)				BLDC_Step6(pBLDCHandle);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d103      	bne.n	8002102 <BLDC_Drive+0xfa>
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 fae8 	bl	80026d0 <BLDC_Step6>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step3(pBLDCHandle);
			break;
 8002100:	e014      	b.n	800212c <BLDC_Drive+0x124>
			else if(pBLDCHandle->RotationDir == CCW)		BLDC_Step3(pBLDCHandle);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002108:	2b01      	cmp	r3, #1
 800210a:	d10f      	bne.n	800212c <BLDC_Drive+0x124>
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f000 fa37 	bl	8002580 <BLDC_Step3>
			break;
 8002112:	e00b      	b.n	800212c <BLDC_Drive+0x124>
		}

		default :
			break;
 8002114:	bf00      	nop
 8002116:	e00a      	b.n	800212e <BLDC_Drive+0x126>
			break;
 8002118:	bf00      	nop
 800211a:	e008      	b.n	800212e <BLDC_Drive+0x126>
			break;
 800211c:	bf00      	nop
 800211e:	e006      	b.n	800212e <BLDC_Drive+0x126>
			break;
 8002120:	bf00      	nop
 8002122:	e004      	b.n	800212e <BLDC_Drive+0x126>
			break;
 8002124:	bf00      	nop
 8002126:	e002      	b.n	800212e <BLDC_Drive+0x126>
			break;
 8002128:	bf00      	nop
 800212a:	e000      	b.n	800212e <BLDC_Drive+0x126>
			break;
 800212c:	bf00      	nop
	}
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop

08002138 <BLDC_Get_Speed>:


void BLDC_Get_Speed(BLDC_HandleTypeDef *pBLDCHandle, double Ts)
{
 8002138:	b5b0      	push	{r4, r5, r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	e9c7 2300 	strd	r2, r3, [r7]
	int16_t deltaHallCount;

	deltaHallCount = pBLDCHandle->HallCount - pBLDCHandle->OldHallCount;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002148:	b29a      	uxth	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800214e:	b29b      	uxth	r3, r3
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	b29b      	uxth	r3, r3
 8002154:	82fb      	strh	r3, [r7, #22]
	pBLDCHandle->OldHallCount = pBLDCHandle->HallCount;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	65da      	str	r2, [r3, #92]	; 0x5c

	pBLDCHandle->Speed = 60. * (double)deltaHallCount / (pBLDCHandle->MotorPoleNum * pBLDCHandle->MotorGearRatio * 3.) / Ts;
 800215e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002162:	4618      	mov	r0, r3
 8002164:	f7fe f95e 	bl	8000424 <__aeabi_i2d>
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	4b17      	ldr	r3, [pc, #92]	; (80021cc <BLDC_Get_Speed+0x94>)
 800216e:	f7fe f9c3 	bl	80004f8 <__aeabi_dmul>
 8002172:	4603      	mov	r3, r0
 8002174:	460c      	mov	r4, r1
 8002176:	4625      	mov	r5, r4
 8002178:	461c      	mov	r4, r3
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002180:	461a      	mov	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002188:	fb03 f302 	mul.w	r3, r3, r2
 800218c:	4618      	mov	r0, r3
 800218e:	f7fe f949 	bl	8000424 <__aeabi_i2d>
 8002192:	f04f 0200 	mov.w	r2, #0
 8002196:	4b0e      	ldr	r3, [pc, #56]	; (80021d0 <BLDC_Get_Speed+0x98>)
 8002198:	f7fe f9ae 	bl	80004f8 <__aeabi_dmul>
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	4620      	mov	r0, r4
 80021a2:	4629      	mov	r1, r5
 80021a4:	f7fe fad2 	bl	800074c <__aeabi_ddiv>
 80021a8:	4603      	mov	r3, r0
 80021aa:	460c      	mov	r4, r1
 80021ac:	4618      	mov	r0, r3
 80021ae:	4621      	mov	r1, r4
 80021b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021b4:	f7fe faca 	bl	800074c <__aeabi_ddiv>
 80021b8:	4603      	mov	r3, r0
 80021ba:	460c      	mov	r4, r1
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
}
 80021c2:	bf00      	nop
 80021c4:	3718      	adds	r7, #24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bdb0      	pop	{r4, r5, r7, pc}
 80021ca:	bf00      	nop
 80021cc:	404e0000 	.word	0x404e0000
 80021d0:	40080000 	.word	0x40080000

080021d4 <BLDC_Get_Position>:


void BLDC_Get_Position(BLDC_HandleTypeDef *pBLDCHandle)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
	switch(pBLDCHandle->HallPhase)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80021e2:	3b01      	subs	r3, #1
 80021e4:	2b05      	cmp	r3, #5
 80021e6:	f200 8093 	bhi.w	8002310 <BLDC_Get_Position+0x13c>
 80021ea:	a201      	add	r2, pc, #4	; (adr r2, 80021f0 <BLDC_Get_Position+0x1c>)
 80021ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f0:	080022e5 	.word	0x080022e5
 80021f4:	08002235 	.word	0x08002235
 80021f8:	08002209 	.word	0x08002209
 80021fc:	0800228d 	.word	0x0800228d
 8002200:	080022b9 	.word	0x080022b9
 8002204:	08002261 	.word	0x08002261
	{
		case Phase1:
		{
			if(pBLDCHandle->OldHallPhase == Phase2)				pBLDCHandle->HallCount++;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800220e:	2b02      	cmp	r3, #2
 8002210:	d105      	bne.n	800221e <BLDC_Get_Position+0x4a>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002216:	1c5a      	adds	r2, r3, #1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase6)		pBLDCHandle->HallCount--;
			break;
 800221c:	e07a      	b.n	8002314 <BLDC_Get_Position+0x140>
			else if(pBLDCHandle->OldHallPhase == Phase6)		pBLDCHandle->HallCount--;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002224:	2b01      	cmp	r3, #1
 8002226:	d175      	bne.n	8002314 <BLDC_Get_Position+0x140>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800222c:	1e5a      	subs	r2, r3, #1
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 8002232:	e06f      	b.n	8002314 <BLDC_Get_Position+0x140>
		}
		case Phase2:
		{
			if(pBLDCHandle->OldHallPhase == Phase3)				pBLDCHandle->HallCount++;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800223a:	2b06      	cmp	r3, #6
 800223c:	d105      	bne.n	800224a <BLDC_Get_Position+0x76>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002242:	1c5a      	adds	r2, r3, #1
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase1)		pBLDCHandle->HallCount--;
			break;
 8002248:	e066      	b.n	8002318 <BLDC_Get_Position+0x144>
			else if(pBLDCHandle->OldHallPhase == Phase1)		pBLDCHandle->HallCount--;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002250:	2b03      	cmp	r3, #3
 8002252:	d161      	bne.n	8002318 <BLDC_Get_Position+0x144>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002258:	1e5a      	subs	r2, r3, #1
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 800225e:	e05b      	b.n	8002318 <BLDC_Get_Position+0x144>
		}
		case Phase3:
		{
			if(pBLDCHandle->OldHallPhase == Phase4)				pBLDCHandle->HallCount++;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002266:	2b04      	cmp	r3, #4
 8002268:	d105      	bne.n	8002276 <BLDC_Get_Position+0xa2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800226e:	1c5a      	adds	r2, r3, #1
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase2)		pBLDCHandle->HallCount--;
			break;
 8002274:	e052      	b.n	800231c <BLDC_Get_Position+0x148>
			else if(pBLDCHandle->OldHallPhase == Phase2)		pBLDCHandle->HallCount--;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800227c:	2b02      	cmp	r3, #2
 800227e:	d14d      	bne.n	800231c <BLDC_Get_Position+0x148>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002284:	1e5a      	subs	r2, r3, #1
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 800228a:	e047      	b.n	800231c <BLDC_Get_Position+0x148>
		}
		case Phase4:
		{
			if(pBLDCHandle->OldHallPhase == Phase5)				pBLDCHandle->HallCount++;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002292:	2b05      	cmp	r3, #5
 8002294:	d105      	bne.n	80022a2 <BLDC_Get_Position+0xce>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229a:	1c5a      	adds	r2, r3, #1
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase3)		pBLDCHandle->HallCount--;
			break;
 80022a0:	e03e      	b.n	8002320 <BLDC_Get_Position+0x14c>
			else if(pBLDCHandle->OldHallPhase == Phase3)		pBLDCHandle->HallCount--;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80022a8:	2b06      	cmp	r3, #6
 80022aa:	d139      	bne.n	8002320 <BLDC_Get_Position+0x14c>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b0:	1e5a      	subs	r2, r3, #1
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 80022b6:	e033      	b.n	8002320 <BLDC_Get_Position+0x14c>
		}
		case Phase5:
		{
			if(pBLDCHandle->OldHallPhase == Phase6)				pBLDCHandle->HallCount++;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d105      	bne.n	80022ce <BLDC_Get_Position+0xfa>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c6:	1c5a      	adds	r2, r3, #1
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase4)		pBLDCHandle->HallCount--;
			break;
 80022cc:	e02a      	b.n	8002324 <BLDC_Get_Position+0x150>
			else if(pBLDCHandle->OldHallPhase == Phase4)		pBLDCHandle->HallCount--;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80022d4:	2b04      	cmp	r3, #4
 80022d6:	d125      	bne.n	8002324 <BLDC_Get_Position+0x150>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022dc:	1e5a      	subs	r2, r3, #1
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 80022e2:	e01f      	b.n	8002324 <BLDC_Get_Position+0x150>
		}
		case Phase6:
		{
			if(pBLDCHandle->OldHallPhase == Phase1)				pBLDCHandle->HallCount++;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80022ea:	2b03      	cmp	r3, #3
 80022ec:	d105      	bne.n	80022fa <BLDC_Get_Position+0x126>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f2:	1c5a      	adds	r2, r3, #1
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	659a      	str	r2, [r3, #88]	; 0x58
			else if(pBLDCHandle->OldHallPhase == Phase5)		pBLDCHandle->HallCount--;
			break;
 80022f8:	e016      	b.n	8002328 <BLDC_Get_Position+0x154>
			else if(pBLDCHandle->OldHallPhase == Phase5)		pBLDCHandle->HallCount--;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002300:	2b05      	cmp	r3, #5
 8002302:	d111      	bne.n	8002328 <BLDC_Get_Position+0x154>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002308:	1e5a      	subs	r2, r3, #1
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	659a      	str	r2, [r3, #88]	; 0x58
			break;
 800230e:	e00b      	b.n	8002328 <BLDC_Get_Position+0x154>
		}
		default :
			break;
 8002310:	bf00      	nop
 8002312:	e00a      	b.n	800232a <BLDC_Get_Position+0x156>
			break;
 8002314:	bf00      	nop
 8002316:	e008      	b.n	800232a <BLDC_Get_Position+0x156>
			break;
 8002318:	bf00      	nop
 800231a:	e006      	b.n	800232a <BLDC_Get_Position+0x156>
			break;
 800231c:	bf00      	nop
 800231e:	e004      	b.n	800232a <BLDC_Get_Position+0x156>
			break;
 8002320:	bf00      	nop
 8002322:	e002      	b.n	800232a <BLDC_Get_Position+0x156>
			break;
 8002324:	bf00      	nop
 8002326:	e000      	b.n	800232a <BLDC_Get_Position+0x156>
			break;
 8002328:	bf00      	nop
	}

	pBLDCHandle->Position = (pBLDCHandle->HallCount) * (pBLDCHandle->MotorResolution);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe f878 	bl	8000424 <__aeabi_i2d>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f103 0448 	add.w	r4, r3, #72	; 0x48
 800233a:	e9d4 3400 	ldrd	r3, r4, [r4]
 800233e:	461a      	mov	r2, r3
 8002340:	4623      	mov	r3, r4
 8002342:	f7fe f8d9 	bl	80004f8 <__aeabi_dmul>
 8002346:	4603      	mov	r3, r0
 8002348:	460c      	mov	r4, r1
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	pBLDCHandle->OldHallPhase = pBLDCHandle->HallPhase;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	bd90      	pop	{r4, r7, pc}

08002364 <BLDC_BootstrapCap_Charge>:


void BLDC_BootstrapCap_Charge(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
	// 1. Clear GPIO pin of Top side(UT, VT, WT) and Disable All PWM channels
	GPIO_WritePin(pBLDCHandle->Init.GPIOx_Top, pBLDCHandle->Init.GPIO_Pins_Top, GPIO_PIN_RESET);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6858      	ldr	r0, [r3, #4]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	b29b      	uxth	r3, r3
 8002376:	2200      	movs	r2, #0
 8002378:	4619      	mov	r1, r3
 800237a:	f7ff f873 	bl	8001464 <GPIO_WritePin>
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6a1a      	ldr	r2, [r3, #32]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f022 0201 	bic.w	r2, r2, #1
 8002390:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6a1a      	ldr	r2, [r3, #32]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0210 	bic.w	r2, r2, #16
 80023a4:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6a1a      	ldr	r2, [r3, #32]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023b8:	621a      	str	r2, [r3, #32]
	Delay_ms(10);
 80023ba:	200a      	movs	r0, #10
 80023bc:	f000 fb7e 	bl	8002abc <Delay_ms>

	// 2. Re-initialize GPIO pins from TIM PWM channels to GPIO Output mode
	GPIO_InitTypeDef GPIOInit;

	memset(&GPIOInit, 0, sizeof(GPIOInit));
 80023c0:	f107 0308 	add.w	r3, r7, #8
 80023c4:	2210      	movs	r2, #16
 80023c6:	2100      	movs	r1, #0
 80023c8:	4618      	mov	r0, r3
 80023ca:	f001 f9ef 	bl	80037ac <memset>

	// 3. Re-initialize GPIO pins to GPIO Output mode
	GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Bottom;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	695b      	ldr	r3, [r3, #20]
 80023d2:	60bb      	str	r3, [r7, #8]
	GPIOInit.Mode = GPIO_MODE_OUTPUT_PP;
 80023d4:	2301      	movs	r3, #1
 80023d6:	60fb      	str	r3, [r7, #12]
	GPIOInit.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	613b      	str	r3, [r7, #16]
	GPIOInit.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80023dc:	2301      	movs	r3, #1
 80023de:	617b      	str	r3, [r7, #20]
	GPIO_Init(pBLDCHandle->Init.GPIOx_Bottom, &GPIOInit);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f107 0208 	add.w	r2, r7, #8
 80023e8:	4611      	mov	r1, r2
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7fe fdfa 	bl	8000fe4 <GPIO_Init>
	Delay_ms(10);
 80023f0:	200a      	movs	r0, #10
 80023f2:	f000 fb63 	bl	8002abc <Delay_ms>

	// 4. Charge Bootstrap Capacitor for 10ms
	GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_SET);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6898      	ldr	r0, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	b29b      	uxth	r3, r3
 8002400:	2201      	movs	r2, #1
 8002402:	4619      	mov	r1, r3
 8002404:	f7ff f82e 	bl	8001464 <GPIO_WritePin>
	Delay_ms(10);
 8002408:	200a      	movs	r0, #10
 800240a:	f000 fb57 	bl	8002abc <Delay_ms>
	GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_RESET);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6898      	ldr	r0, [r3, #8]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	b29b      	uxth	r3, r3
 8002418:	2200      	movs	r2, #0
 800241a:	4619      	mov	r1, r3
 800241c:	f7ff f822 	bl	8001464 <GPIO_WritePin>

	// 5. Re-initialize GPIO pins from GPIO Output mode to TIM PWM channels
	memset(&GPIOInit, 0, sizeof(GPIOInit));
 8002420:	f107 0308 	add.w	r3, r7, #8
 8002424:	2210      	movs	r2, #16
 8002426:	2100      	movs	r1, #0
 8002428:	4618      	mov	r0, r3
 800242a:	f001 f9bf 	bl	80037ac <memset>

	GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Bottom;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	60bb      	str	r3, [r7, #8]
	GPIOInit.Mode = GPIO_MODE_AF_PP;
 8002434:	2302      	movs	r3, #2
 8002436:	60fb      	str	r3, [r7, #12]
	GPIOInit.Pull = GPIO_NOPULL;
 8002438:	2300      	movs	r3, #0
 800243a:	613b      	str	r3, [r7, #16]
	GPIOInit.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800243c:	2301      	movs	r3, #1
 800243e:	617b      	str	r3, [r7, #20]
	GPIO_Init(pBLDCHandle->Init.GPIOx_Bottom, &GPIOInit);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f107 0208 	add.w	r2, r7, #8
 8002448:	4611      	mov	r1, r2
 800244a:	4618      	mov	r0, r3
 800244c:	f7fe fdca 	bl	8000fe4 <GPIO_Init>
	Delay_ms(10);
 8002450:	200a      	movs	r0, #10
 8002452:	f000 fb33 	bl	8002abc <Delay_ms>

	// 6. Enable All PWM channels
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6a1a      	ldr	r2, [r3, #32]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f042 0201 	orr.w	r2, r2, #1
 8002468:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	6a1a      	ldr	r2, [r3, #32]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f042 0210 	orr.w	r2, r2, #16
 800247c:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6a1a      	ldr	r2, [r3, #32]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002490:	621a      	str	r2, [r3, #32]
	Delay_ms(10);
 8002492:	200a      	movs	r0, #10
 8002494:	f000 fb12 	bl	8002abc <Delay_ms>
}
 8002498:	bf00      	nop
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <BLDC_Step1>:


void BLDC_Step1(BLDC_HandleTypeDef *pBLDCHandle)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
	// 1. UT Logic On (PB0)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_UT, (pBLDCHandle->Init.GPIO_Pin_VT | pBLDCHandle->Init.GPIO_Pin_WT));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	b299      	uxth	r1, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	4313      	orrs	r3, r2
 80024bc:	b29b      	uxth	r3, r3
 80024be:	461a      	mov	r2, r3
 80024c0:	4812      	ldr	r0, [pc, #72]	; (800250c <BLDC_Step1+0x6c>)
 80024c2:	f7fe ffed 	bl	80014a0 <GPIO_ModifyPin>

	// 2. VB PWM On (PB7)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6a1a      	ldr	r2, [r3, #32]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 0201 	bic.w	r2, r2, #1
 80024d8:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6a1a      	ldr	r2, [r3, #32]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024ec:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6a1a      	ldr	r2, [r3, #32]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f042 0210 	orr.w	r2, r2, #16
 8002500:	621a      	str	r2, [r3, #32]
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40010c00 	.word	0x40010c00

08002510 <BLDC_Step2>:

void BLDC_Step2(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
	// 1. WT Logic On (PB2)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_WT, (pBLDCHandle->Init.GPIO_Pin_UT | pBLDCHandle->Init.GPIO_Pin_VT));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251c:	b299      	uxth	r1, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	b29a      	uxth	r2, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	b29b      	uxth	r3, r3
 800252a:	4313      	orrs	r3, r2
 800252c:	b29b      	uxth	r3, r3
 800252e:	461a      	mov	r2, r3
 8002530:	4812      	ldr	r0, [pc, #72]	; (800257c <BLDC_Step2+0x6c>)
 8002532:	f7fe ffb5 	bl	80014a0 <GPIO_ModifyPin>

	// 2. VB PWM On (PB7)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6a1a      	ldr	r2, [r3, #32]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0201 	bic.w	r2, r2, #1
 8002548:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6a1a      	ldr	r2, [r3, #32]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800255c:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6a1a      	ldr	r2, [r3, #32]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f042 0210 	orr.w	r2, r2, #16
 8002570:	621a      	str	r2, [r3, #32]
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40010c00 	.word	0x40010c00

08002580 <BLDC_Step3>:

void BLDC_Step3(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
	// 1. WT Logic On (PB2)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_WT, (pBLDCHandle->Init.GPIO_Pin_UT | pBLDCHandle->Init.GPIO_Pin_VT));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258c:	b299      	uxth	r1, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	b29a      	uxth	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a1b      	ldr	r3, [r3, #32]
 8002598:	b29b      	uxth	r3, r3
 800259a:	4313      	orrs	r3, r2
 800259c:	b29b      	uxth	r3, r3
 800259e:	461a      	mov	r2, r3
 80025a0:	4812      	ldr	r0, [pc, #72]	; (80025ec <BLDC_Step3+0x6c>)
 80025a2:	f7fe ff7d 	bl	80014a0 <GPIO_ModifyPin>

	// 2. UB PWM On (PB6)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6a1a      	ldr	r2, [r3, #32]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0210 	bic.w	r2, r2, #16
 80025b8:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6a1a      	ldr	r2, [r3, #32]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025cc:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6a1a      	ldr	r2, [r3, #32]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f042 0201 	orr.w	r2, r2, #1
 80025e0:	621a      	str	r2, [r3, #32]
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40010c00 	.word	0x40010c00

080025f0 <BLDC_Step4>:

void BLDC_Step4(BLDC_HandleTypeDef *pBLDCHandle)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	// 1. VT Logic On (PB1)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_VT, (pBLDCHandle->Init.GPIO_Pin_UT | pBLDCHandle->Init.GPIO_Pin_WT));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	b299      	uxth	r1, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	b29a      	uxth	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	b29b      	uxth	r3, r3
 800260a:	4313      	orrs	r3, r2
 800260c:	b29b      	uxth	r3, r3
 800260e:	461a      	mov	r2, r3
 8002610:	4812      	ldr	r0, [pc, #72]	; (800265c <BLDC_Step4+0x6c>)
 8002612:	f7fe ff45 	bl	80014a0 <GPIO_ModifyPin>

	// 2. UB PWM On (PB6)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6a1a      	ldr	r2, [r3, #32]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0210 	bic.w	r2, r2, #16
 8002628:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6a1a      	ldr	r2, [r3, #32]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800263c:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6a1a      	ldr	r2, [r3, #32]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f042 0201 	orr.w	r2, r2, #1
 8002650:	621a      	str	r2, [r3, #32]
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40010c00 	.word	0x40010c00

08002660 <BLDC_Step5>:

void BLDC_Step5(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
	// 1. VT Logic On (PB1)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_VT, (pBLDCHandle->Init.GPIO_Pin_UT | pBLDCHandle->Init.GPIO_Pin_WT));
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a1b      	ldr	r3, [r3, #32]
 800266c:	b299      	uxth	r1, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	b29a      	uxth	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002678:	b29b      	uxth	r3, r3
 800267a:	4313      	orrs	r3, r2
 800267c:	b29b      	uxth	r3, r3
 800267e:	461a      	mov	r2, r3
 8002680:	4812      	ldr	r0, [pc, #72]	; (80026cc <BLDC_Step5+0x6c>)
 8002682:	f7fe ff0d 	bl	80014a0 <GPIO_ModifyPin>

	// 2. WB PWM On (PB8)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6a1a      	ldr	r2, [r3, #32]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 0201 	bic.w	r2, r2, #1
 8002698:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6a1a      	ldr	r2, [r3, #32]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0210 	bic.w	r2, r2, #16
 80026ac:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6a1a      	ldr	r2, [r3, #32]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026c0:	621a      	str	r2, [r3, #32]
}
 80026c2:	bf00      	nop
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40010c00 	.word	0x40010c00

080026d0 <BLDC_Step6>:

void BLDC_Step6(BLDC_HandleTypeDef *pBLDCHandle)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
	// 1. UT Logic On (PB0)
	GPIO_ModifyPin(GPIOB, pBLDCHandle->Init.GPIO_Pin_UT, (pBLDCHandle->Init.GPIO_Pin_VT | pBLDCHandle->Init.GPIO_Pin_WT));
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	69db      	ldr	r3, [r3, #28]
 80026dc:	b299      	uxth	r1, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	4313      	orrs	r3, r2
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	461a      	mov	r2, r3
 80026f0:	4812      	ldr	r0, [pc, #72]	; (800273c <BLDC_Step6+0x6c>)
 80026f2:	f7fe fed5 	bl	80014a0 <GPIO_ModifyPin>

	// 2. WB PWM On (PB8)
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6a1a      	ldr	r2, [r3, #32]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 0201 	bic.w	r2, r2, #1
 8002708:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6a1a      	ldr	r2, [r3, #32]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0210 	bic.w	r2, r2, #16
 800271c:	621a      	str	r2, [r3, #32]
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6a1a      	ldr	r2, [r3, #32]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002730:	621a      	str	r2, [r3, #32]
}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40010c00 	.word	0x40010c00

08002740 <NVIC_IRQConfig>:
 *												User Common Function												*
 * 																											  		*
 ********************************************************************************************************************/

void NVIC_IRQConfig(uint8_t IRQNumber, uint8_t IRQPriority, uint8_t En_or_Di)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	71fb      	strb	r3, [r7, #7]
 800274a:	460b      	mov	r3, r1
 800274c:	71bb      	strb	r3, [r7, #6]
 800274e:	4613      	mov	r3, r2
 8002750:	717b      	strb	r3, [r7, #5]
	if(En_or_Di == ENABLE)
 8002752:	797b      	ldrb	r3, [r7, #5]
 8002754:	2b01      	cmp	r3, #1
 8002756:	d11d      	bne.n	8002794 <NVIC_IRQConfig+0x54>
	{
		if(IRQNumber < 32)
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	2b1f      	cmp	r3, #31
 800275c:	d80a      	bhi.n	8002774 <NVIC_IRQConfig+0x34>
		{
			// IRQ0 ~ IRQ31
			NVIC->ISER[0] |= (1 << IRQNumber);
 800275e:	4b2b      	ldr	r3, [pc, #172]	; (800280c <NVIC_IRQConfig+0xcc>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	79fa      	ldrb	r2, [r7, #7]
 8002764:	2101      	movs	r1, #1
 8002766:	fa01 f202 	lsl.w	r2, r1, r2
 800276a:	4611      	mov	r1, r2
 800276c:	4a27      	ldr	r2, [pc, #156]	; (800280c <NVIC_IRQConfig+0xcc>)
 800276e:	430b      	orrs	r3, r1
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	e033      	b.n	80027dc <NVIC_IRQConfig+0x9c>
		}
		else if(IRQNumber < 60)
 8002774:	79fb      	ldrb	r3, [r7, #7]
 8002776:	2b3b      	cmp	r3, #59	; 0x3b
 8002778:	d830      	bhi.n	80027dc <NVIC_IRQConfig+0x9c>
		{
			// IRQ32 ~ IRQ63
			NVIC->ISER[1] |= (1 << (IRQNumber % 32));
 800277a:	4b24      	ldr	r3, [pc, #144]	; (800280c <NVIC_IRQConfig+0xcc>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	79fa      	ldrb	r2, [r7, #7]
 8002780:	f002 021f 	and.w	r2, r2, #31
 8002784:	2101      	movs	r1, #1
 8002786:	fa01 f202 	lsl.w	r2, r1, r2
 800278a:	4611      	mov	r1, r2
 800278c:	4a1f      	ldr	r2, [pc, #124]	; (800280c <NVIC_IRQConfig+0xcc>)
 800278e:	430b      	orrs	r3, r1
 8002790:	6053      	str	r3, [r2, #4]
 8002792:	e023      	b.n	80027dc <NVIC_IRQConfig+0x9c>
		}

	}
	else if(En_or_Di == DISABLE)
 8002794:	797b      	ldrb	r3, [r7, #5]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d120      	bne.n	80027dc <NVIC_IRQConfig+0x9c>
	{
		if(IRQNumber < 32)
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	2b1f      	cmp	r3, #31
 800279e:	d80c      	bhi.n	80027ba <NVIC_IRQConfig+0x7a>
		{
			// IRQ0 ~ IRQ31
			NVIC->ICER[0] |= (1 << IRQNumber);
 80027a0:	4b1a      	ldr	r3, [pc, #104]	; (800280c <NVIC_IRQConfig+0xcc>)
 80027a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027a6:	79fa      	ldrb	r2, [r7, #7]
 80027a8:	2101      	movs	r1, #1
 80027aa:	fa01 f202 	lsl.w	r2, r1, r2
 80027ae:	4611      	mov	r1, r2
 80027b0:	4a16      	ldr	r2, [pc, #88]	; (800280c <NVIC_IRQConfig+0xcc>)
 80027b2:	430b      	orrs	r3, r1
 80027b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80027b8:	e010      	b.n	80027dc <NVIC_IRQConfig+0x9c>
		}
		else if(IRQNumber < 60)
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	2b3b      	cmp	r3, #59	; 0x3b
 80027be:	d80d      	bhi.n	80027dc <NVIC_IRQConfig+0x9c>
		{
			// IRQ32 ~ IRQ63
			NVIC->ICER[1] |= (1 << (IRQNumber % 32));
 80027c0:	4b12      	ldr	r3, [pc, #72]	; (800280c <NVIC_IRQConfig+0xcc>)
 80027c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027c6:	79fa      	ldrb	r2, [r7, #7]
 80027c8:	f002 021f 	and.w	r2, r2, #31
 80027cc:	2101      	movs	r1, #1
 80027ce:	fa01 f202 	lsl.w	r2, r1, r2
 80027d2:	4611      	mov	r1, r2
 80027d4:	4a0d      	ldr	r2, [pc, #52]	; (800280c <NVIC_IRQConfig+0xcc>)
 80027d6:	430b      	orrs	r3, r1
 80027d8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		}
	}

	// IRQ Priority configuration
	NVIC->IPR[IRQNumber] |= (IRQPriority << 4);
 80027dc:	4a0b      	ldr	r2, [pc, #44]	; (800280c <NVIC_IRQConfig+0xcc>)
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	4413      	add	r3, r2
 80027e2:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	b25a      	sxtb	r2, r3
 80027ea:	79bb      	ldrb	r3, [r7, #6]
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	b25b      	sxtb	r3, r3
 80027f0:	4313      	orrs	r3, r2
 80027f2:	b259      	sxtb	r1, r3
 80027f4:	4a05      	ldr	r2, [pc, #20]	; (800280c <NVIC_IRQConfig+0xcc>)
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	b2c9      	uxtb	r1, r1
 80027fa:	4413      	add	r3, r2
 80027fc:	460a      	mov	r2, r1
 80027fe:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	e000e100 	.word	0xe000e100

08002810 <SystemClock_Config>:


void SystemClock_Config(uint8_t clockFreq)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b092      	sub	sp, #72	; 0x48
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef oscInit;
	RCC_ClkInitTypeDef clkInit;

	uint8_t FLatency = 0;
 800281a:	2300      	movs	r3, #0
 800281c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	memset(&oscInit, 0, sizeof(oscInit));
 8002820:	f107 031c 	add.w	r3, r7, #28
 8002824:	2228      	movs	r2, #40	; 0x28
 8002826:	2100      	movs	r1, #0
 8002828:	4618      	mov	r0, r3
 800282a:	f000 ffbf 	bl	80037ac <memset>
	memset(&clkInit, 0, sizeof(clkInit));
 800282e:	f107 0308 	add.w	r3, r7, #8
 8002832:	2214      	movs	r2, #20
 8002834:	2100      	movs	r1, #0
 8002836:	4618      	mov	r0, r3
 8002838:	f000 ffb8 	bl	80037ac <memset>

	oscInit.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800283c:	2301      	movs	r3, #1
 800283e:	61fb      	str	r3, [r7, #28]
	oscInit.HSEState = RCC_HSE_ON;
 8002840:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002844:	623b      	str	r3, [r7, #32]
	oscInit.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002846:	2300      	movs	r3, #0
 8002848:	627b      	str	r3, [r7, #36]	; 0x24
	oscInit.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800284a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800284e:	63fb      	str	r3, [r7, #60]	; 0x3c
	oscInit.PLL.PLLState = RCC_PLL_ON;
 8002850:	2302      	movs	r3, #2
 8002852:	63bb      	str	r3, [r7, #56]	; 0x38

	switch(clockFreq)
 8002854:	79fb      	ldrb	r3, [r7, #7]
 8002856:	3b10      	subs	r3, #16
 8002858:	2b38      	cmp	r3, #56	; 0x38
 800285a:	f200 8101 	bhi.w	8002a60 <SystemClock_Config+0x250>
 800285e:	a201      	add	r2, pc, #4	; (adr r2, 8002864 <SystemClock_Config+0x54>)
 8002860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002864:	08002949 	.word	0x08002949
 8002868:	08002a61 	.word	0x08002a61
 800286c:	08002a61 	.word	0x08002a61
 8002870:	08002a61 	.word	0x08002a61
 8002874:	08002a61 	.word	0x08002a61
 8002878:	08002a61 	.word	0x08002a61
 800287c:	08002a61 	.word	0x08002a61
 8002880:	08002a61 	.word	0x08002a61
 8002884:	08002969 	.word	0x08002969
 8002888:	08002a61 	.word	0x08002a61
 800288c:	08002a61 	.word	0x08002a61
 8002890:	08002a61 	.word	0x08002a61
 8002894:	08002a61 	.word	0x08002a61
 8002898:	08002a61 	.word	0x08002a61
 800289c:	08002a61 	.word	0x08002a61
 80028a0:	08002a61 	.word	0x08002a61
 80028a4:	0800298b 	.word	0x0800298b
 80028a8:	08002a61 	.word	0x08002a61
 80028ac:	08002a61 	.word	0x08002a61
 80028b0:	08002a61 	.word	0x08002a61
 80028b4:	08002a61 	.word	0x08002a61
 80028b8:	08002a61 	.word	0x08002a61
 80028bc:	08002a61 	.word	0x08002a61
 80028c0:	08002a61 	.word	0x08002a61
 80028c4:	080029ad 	.word	0x080029ad
 80028c8:	08002a61 	.word	0x08002a61
 80028cc:	08002a61 	.word	0x08002a61
 80028d0:	08002a61 	.word	0x08002a61
 80028d4:	08002a61 	.word	0x08002a61
 80028d8:	08002a61 	.word	0x08002a61
 80028dc:	08002a61 	.word	0x08002a61
 80028e0:	08002a61 	.word	0x08002a61
 80028e4:	080029d1 	.word	0x080029d1
 80028e8:	08002a61 	.word	0x08002a61
 80028ec:	08002a61 	.word	0x08002a61
 80028f0:	08002a61 	.word	0x08002a61
 80028f4:	08002a61 	.word	0x08002a61
 80028f8:	08002a61 	.word	0x08002a61
 80028fc:	08002a61 	.word	0x08002a61
 8002900:	08002a61 	.word	0x08002a61
 8002904:	080029f5 	.word	0x080029f5
 8002908:	08002a61 	.word	0x08002a61
 800290c:	08002a61 	.word	0x08002a61
 8002910:	08002a61 	.word	0x08002a61
 8002914:	08002a61 	.word	0x08002a61
 8002918:	08002a61 	.word	0x08002a61
 800291c:	08002a61 	.word	0x08002a61
 8002920:	08002a61 	.word	0x08002a61
 8002924:	08002a19 	.word	0x08002a19
 8002928:	08002a61 	.word	0x08002a61
 800292c:	08002a61 	.word	0x08002a61
 8002930:	08002a61 	.word	0x08002a61
 8002934:	08002a61 	.word	0x08002a61
 8002938:	08002a61 	.word	0x08002a61
 800293c:	08002a61 	.word	0x08002a61
 8002940:	08002a61 	.word	0x08002a61
 8002944:	08002a3d 	.word	0x08002a3d
	{
		case SYSCLK_FREQ_16MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL2;
 8002948:	2300      	movs	r3, #0
 800294a:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800294c:	230f      	movs	r3, #15
 800294e:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002950:	2302      	movs	r3, #2
 8002952:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 16MHz
 8002954:	2300      	movs	r3, #0
 8002956:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV1;		// 16MHz
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 16MHz
 800295c:	2300      	movs	r3, #0
 800295e:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_0;
 8002960:	2300      	movs	r3, #0
 8002962:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8002966:	e07c      	b.n	8002a62 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_24MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL3;
 8002968:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800296c:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800296e:	230f      	movs	r3, #15
 8002970:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002972:	2302      	movs	r3, #2
 8002974:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 24MHz
 8002976:	2300      	movs	r3, #0
 8002978:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV1;		// 24MHz
 800297a:	2300      	movs	r3, #0
 800297c:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 24MHz
 800297e:	2300      	movs	r3, #0
 8002980:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_0;
 8002982:	2300      	movs	r3, #0
 8002984:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8002988:	e06b      	b.n	8002a62 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_32MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL4;
 800298a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800298e:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002990:	230f      	movs	r3, #15
 8002992:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002994:	2302      	movs	r3, #2
 8002996:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 32MHz
 8002998:	2300      	movs	r3, #0
 800299a:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV1;		// 32MHz
 800299c:	2300      	movs	r3, #0
 800299e:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 32MHz
 80029a0:	2300      	movs	r3, #0
 80029a2:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_1;
 80029a4:	2301      	movs	r3, #1
 80029a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 80029aa:	e05a      	b.n	8002a62 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_40MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL5;
 80029ac:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80029b0:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029b2:	230f      	movs	r3, #15
 80029b4:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029b6:	2302      	movs	r3, #2
 80029b8:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 40MHz
 80029ba:	2300      	movs	r3, #0
 80029bc:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 20MHz
 80029be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029c2:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 40MHz
 80029c4:	2300      	movs	r3, #0
 80029c6:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_1;
 80029c8:	2301      	movs	r3, #1
 80029ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 80029ce:	e048      	b.n	8002a62 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_48MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL6;
 80029d0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80029d4:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029d6:	230f      	movs	r3, #15
 80029d8:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029da:	2302      	movs	r3, #2
 80029dc:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 48MHz
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 24MHz
 80029e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029e6:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 48MHz
 80029e8:	2300      	movs	r3, #0
 80029ea:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_1;
 80029ec:	2301      	movs	r3, #1
 80029ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 80029f2:	e036      	b.n	8002a62 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_56MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL7;
 80029f4:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 80029f8:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029fa:	230f      	movs	r3, #15
 80029fc:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029fe:	2302      	movs	r3, #2
 8002a00:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 56MHz
 8002a02:	2300      	movs	r3, #0
 8002a04:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 28MHz
 8002a06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a0a:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 56MHz
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_2;
 8002a10:	2302      	movs	r3, #2
 8002a12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8002a16:	e024      	b.n	8002a62 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_64MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL8;
 8002a18:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8002a1c:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a1e:	230f      	movs	r3, #15
 8002a20:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a22:	2302      	movs	r3, #2
 8002a24:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 64MHz
 8002a26:	2300      	movs	r3, #0
 8002a28:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 32MHz
 8002a2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a2e:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 64MHz
 8002a30:	2300      	movs	r3, #0
 8002a32:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_2;
 8002a34:	2302      	movs	r3, #2
 8002a36:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8002a3a:	e012      	b.n	8002a62 <SystemClock_Config+0x252>
		}

		case SYSCLK_FREQ_72MHZ :
		{
			oscInit.PLL.PLLMUL = RCC_PLL_MUL9;
 8002a3c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002a40:	643b      	str	r3, [r7, #64]	; 0x40

			clkInit.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a42:	230f      	movs	r3, #15
 8002a44:	60bb      	str	r3, [r7, #8]
			clkInit.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a46:	2302      	movs	r3, #2
 8002a48:	60fb      	str	r3, [r7, #12]
			clkInit.AHBCLKDivider = RCC_SYSCLK_DIV1;	// 72MHz
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	613b      	str	r3, [r7, #16]
			clkInit.APB1CLKDivider = RCC_HCLK_DIV2;		// 36MHz
 8002a4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a52:	617b      	str	r3, [r7, #20]
			clkInit.APB2CLKDivider = RCC_HCLK_DIV1;		// 72MHz
 8002a54:	2300      	movs	r3, #0
 8002a56:	61bb      	str	r3, [r7, #24]

			FLatency = FLASH_LATENCY_2;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

			break;
 8002a5e:	e000      	b.n	8002a62 <SystemClock_Config+0x252>
		}

		default :
		{
			break;
 8002a60:	bf00      	nop
		}

	}

	RCC_OscConfig(&oscInit);
 8002a62:	f107 031c 	add.w	r3, r7, #28
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe fd50 	bl	800150c <RCC_OscConfig>

	RCC_ClockConfig(&clkInit, (uint32_t)FLatency);
 8002a6c:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8002a70:	f107 0308 	add.w	r3, r7, #8
 8002a74:	4611      	mov	r1, r2
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7fe fd98 	bl	80015ac <RCC_ClockConfig>
}
 8002a7c:	bf00      	nop
 8002a7e:	3748      	adds	r7, #72	; 0x48
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <Delay_us>:


void Delay_us(uint32_t time_us)
{
 8002a84:	b4b0      	push	{r4, r5, r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
	register uint32_t i, j;

	for(i = 0; i < (time_us / 10); i++)
 8002a8c:	2400      	movs	r4, #0
 8002a8e:	e006      	b.n	8002a9e <Delay_us+0x1a>
	{
		for(j = 0; j < 0x4D; j++)
 8002a90:	2500      	movs	r5, #0
 8002a92:	e001      	b.n	8002a98 <Delay_us+0x14>
		{
			asm volatile ("NOP");
 8002a94:	bf00      	nop
		for(j = 0; j < 0x4D; j++)
 8002a96:	3501      	adds	r5, #1
 8002a98:	2d4c      	cmp	r5, #76	; 0x4c
 8002a9a:	d9fb      	bls.n	8002a94 <Delay_us+0x10>
	for(i = 0; i < (time_us / 10); i++)
 8002a9c:	3401      	adds	r4, #1
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a05      	ldr	r2, [pc, #20]	; (8002ab8 <Delay_us+0x34>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	08db      	lsrs	r3, r3, #3
 8002aa8:	429c      	cmp	r4, r3
 8002aaa:	d3f1      	bcc.n	8002a90 <Delay_us+0xc>
		}
	}
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bcb0      	pop	{r4, r5, r7}
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	cccccccd 	.word	0xcccccccd

08002abc <Delay_ms>:


void Delay_ms(uint32_t time_ms)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
	Delay_us(time_ms * 1000);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002aca:	fb02 f303 	mul.w	r3, r2, r3
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff ffd8 	bl	8002a84 <Delay_us>
}
 8002ad4:	bf00      	nop
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <TIM6_IRQHandler>:

#include "main.h"


void TIM6_IRQHandler(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
	TIM_IRQHandling(&TIM6Handle);
 8002ae0:	4802      	ldr	r0, [pc, #8]	; (8002aec <TIM6_IRQHandler+0x10>)
 8002ae2:	f7ff f8f1 	bl	8001cc8 <TIM_IRQHandling>
}
 8002ae6:	bf00      	nop
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	200002cc 	.word	0x200002cc

08002af0 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
	EXTI_IRQHandling(BLDC1Handle.Init.GPIO_Pins_Hall);
 8002af4:	4b03      	ldr	r3, [pc, #12]	; (8002b04 <EXTI9_5_IRQHandler+0x14>)
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fe fceb 	bl	80014d4 <EXTI_IRQHandling>
}
 8002afe:	bf00      	nop
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	20000208 	.word	0x20000208

08002b08 <EXTI0_IRQHandler>:


void EXTI0_IRQHandler(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
//	EXTI->PR |= GPIO_PIN_0;
//
//	GPIO_TogglePin(GPIOA, GPIO_PIN_1);
}
 8002b0c:	bf00      	nop
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr

08002b14 <DMA1_Channel7_IRQHandler>:


void DMA1_Channel7_IRQHandler(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
	if( IS_IT_HT() )
 8002b18:	4b16      	ldr	r3, [pc, #88]	; (8002b74 <DMA1_Channel7_IRQHandler+0x60>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d008      	beq.n	8002b36 <DMA1_Channel7_IRQHandler+0x22>
	{
		DMA1->IFCR |= (1 << 26);
 8002b24:	4b13      	ldr	r3, [pc, #76]	; (8002b74 <DMA1_Channel7_IRQHandler+0x60>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	4a12      	ldr	r2, [pc, #72]	; (8002b74 <DMA1_Channel7_IRQHandler+0x60>)
 8002b2a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b2e:	6053      	str	r3, [r2, #4]
		DMA1_HT_Complete_Callback();
 8002b30:	f000 fd58 	bl	80035e4 <DMA1_HT_Complete_Callback>
	else if( IS_IT_TE() )
	{
		DMA1->IFCR |= (1 << 27);
		DMA1_TE_Error_Callback();
	}
}
 8002b34:	e01c      	b.n	8002b70 <DMA1_Channel7_IRQHandler+0x5c>
	else if( IS_IT_TC() )
 8002b36:	4b0f      	ldr	r3, [pc, #60]	; (8002b74 <DMA1_Channel7_IRQHandler+0x60>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d008      	beq.n	8002b54 <DMA1_Channel7_IRQHandler+0x40>
		DMA1->IFCR |= (1 << 25);
 8002b42:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <DMA1_Channel7_IRQHandler+0x60>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	4a0b      	ldr	r2, [pc, #44]	; (8002b74 <DMA1_Channel7_IRQHandler+0x60>)
 8002b48:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b4c:	6053      	str	r3, [r2, #4]
		DMA1_FT_Complete_Callback();
 8002b4e:	f000 fd4f 	bl	80035f0 <DMA1_FT_Complete_Callback>
}
 8002b52:	e00d      	b.n	8002b70 <DMA1_Channel7_IRQHandler+0x5c>
	else if( IS_IT_TE() )
 8002b54:	4b07      	ldr	r3, [pc, #28]	; (8002b74 <DMA1_Channel7_IRQHandler+0x60>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d007      	beq.n	8002b70 <DMA1_Channel7_IRQHandler+0x5c>
		DMA1->IFCR |= (1 << 27);
 8002b60:	4b04      	ldr	r3, [pc, #16]	; (8002b74 <DMA1_Channel7_IRQHandler+0x60>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	4a03      	ldr	r2, [pc, #12]	; (8002b74 <DMA1_Channel7_IRQHandler+0x60>)
 8002b66:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002b6a:	6053      	str	r3, [r2, #4]
		DMA1_TE_Error_Callback();
 8002b6c:	f000 fd46 	bl	80035fc <DMA1_TE_Error_Callback>
}
 8002b70:	bf00      	nop
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40020000 	.word	0x40020000

08002b78 <main>:

#include "main.h"


int main(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
	// 1. System Clock configuration to 72MHz
	SystemClock_Config(SYSCLK_FREQ_72MHZ);
 8002b7e:	2048      	movs	r0, #72	; 0x48
 8002b80:	f7ff fe46 	bl	8002810 <SystemClock_Config>

	Delay_ms(3000);
 8002b84:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002b88:	f7ff ff98 	bl	8002abc <Delay_ms>

	// 2. Clear All members of Handle structures to 0
	MemsetHandleStructure();
 8002b8c:	f000 fd3c 	bl	8003608 <MemsetHandleStructure>

	// 3. Initialize peripherals
	Button_Init();				// Initialize peripherals related to Button
 8002b90:	f000 fb58 	bl	8003244 <Button_Init>
	BLDC1_Init();				// Initialize peripherals related to BLDC motor
 8002b94:	f000 fb70 	bl	8003278 <BLDC1_Init>
	TIM6_Init();				// Initialize TIM6 to generate interrupt of 1ms period
 8002b98:	f000 fbe2 	bl	8003360 <TIM6_Init>
	UART2_Init();
 8002b9c:	f000 fbbc 	bl	8003318 <UART2_Init>
	DMA1_Init();
 8002ba0:	f000 fc10 	bl	80033c4 <DMA1_Init>
	Delay_ms(10);
 8002ba4:	200a      	movs	r0, #10
 8002ba6:	f7ff ff89 	bl	8002abc <Delay_ms>

	// 4. Start PWM for UB, VB, WB
	StartTimerPwm(&BLDC1Handle);
 8002baa:	488a      	ldr	r0, [pc, #552]	; (8002dd4 <main+0x25c>)
 8002bac:	f000 fd4c 	bl	8003648 <StartTimerPwm>
	Delay_ms(10);
 8002bb0:	200a      	movs	r0, #10
 8002bb2:	f7ff ff83 	bl	8002abc <Delay_ms>

	// 5. Disable All PWM channels
	DisableTimerPwmChannel(&BLDC1Handle);
 8002bb6:	4887      	ldr	r0, [pc, #540]	; (8002dd4 <main+0x25c>)
 8002bb8:	f000 fd60 	bl	800367c <DisableTimerPwmChannel>
	Delay_ms(10);
 8002bbc:	200a      	movs	r0, #10
 8002bbe:	f7ff ff7d 	bl	8002abc <Delay_ms>

	// 6. Set Desired PWM duty to 80%
	BLDC_SET_ROTATION_DIRECTION(&BLDC1Handle, CW);
 8002bc2:	4b84      	ldr	r3, [pc, #528]	; (8002dd4 <main+0x25c>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	BLDC_SET_REFERENCE_DUTY(90);
 8002bca:	4b83      	ldr	r3, [pc, #524]	; (8002dd8 <main+0x260>)
 8002bcc:	225a      	movs	r2, #90	; 0x5a
 8002bce:	701a      	strb	r2, [r3, #0]


	SET_BIT(USART2->CR3, USART_CR3_DMAT);
 8002bd0:	4b82      	ldr	r3, [pc, #520]	; (8002ddc <main+0x264>)
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	4a81      	ldr	r2, [pc, #516]	; (8002ddc <main+0x264>)
 8002bd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bda:	6153      	str	r3, [r2, #20]

	while(1)
	{
		// 1. Check the START/STOP Button is pressed
		if(ButtonFlag == FLAG_SET)
 8002bdc:	4b80      	ldr	r3, [pc, #512]	; (8002de0 <main+0x268>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d1fb      	bne.n	8002bdc <main+0x64>
		{
			if(BLDC1Handle.MotorState == STOP)
 8002be4:	4b7b      	ldr	r3, [pc, #492]	; (8002dd4 <main+0x25c>)
 8002be6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	f040 80c1 	bne.w	8002d72 <main+0x1fa>
			{
				// 1. Change MotorState from STOP to START
				BLDC1Handle.MotorState = START;
 8002bf0:	4b78      	ldr	r3, [pc, #480]	; (8002dd4 <main+0x25c>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				// 2. Enable EXTI of Hall sensor
				ENABLE_HALLSENSOR_EXTI();
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	2108      	movs	r1, #8
 8002bfc:	2017      	movs	r0, #23
 8002bfe:	f7ff fd9f 	bl	8002740 <NVIC_IRQConfig>

				// 3. Drive motor to trigger EXTI
				SetPwmDuty(&BLDC1Handle, 10);
 8002c02:	210a      	movs	r1, #10
 8002c04:	4873      	ldr	r0, [pc, #460]	; (8002dd4 <main+0x25c>)
 8002c06:	f000 fd60 	bl	80036ca <SetPwmDuty>

				// 4. Charge Bootstrap Capacitor for 10ms before Drive BLDC motor
				BLDC_BootstrapCap_Charge(&BLDC1Handle);
 8002c0a:	4872      	ldr	r0, [pc, #456]	; (8002dd4 <main+0x25c>)
 8002c0c:	f7ff fbaa 	bl	8002364 <BLDC_BootstrapCap_Charge>

				// 5. Detect current HallPhase location
				BLDC1Handle.HallPhase = (READ_BIT(GPIOC->IDR, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8)) >> 6U;
 8002c10:	4b74      	ldr	r3, [pc, #464]	; (8002de4 <main+0x26c>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	099b      	lsrs	r3, r3, #6
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	f003 0307 	and.w	r3, r3, #7
 8002c1c:	b29a      	uxth	r2, r3
 8002c1e:	4b6d      	ldr	r3, [pc, #436]	; (8002dd4 <main+0x25c>)
 8002c20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

				BLDC_FIND_OLD_HALLPHASE(&BLDC1Handle);
 8002c24:	4b6b      	ldr	r3, [pc, #428]	; (8002dd4 <main+0x25c>)
 8002c26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	2b05      	cmp	r3, #5
 8002c2e:	f200 8086 	bhi.w	8002d3e <main+0x1c6>
 8002c32:	a201      	add	r2, pc, #4	; (adr r2, 8002c38 <main+0xc0>)
 8002c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c38:	08002d19 	.word	0x08002d19
 8002c3c:	08002c79 	.word	0x08002c79
 8002c40:	08002c51 	.word	0x08002c51
 8002c44:	08002cc9 	.word	0x08002cc9
 8002c48:	08002cf1 	.word	0x08002cf1
 8002c4c:	08002ca1 	.word	0x08002ca1
 8002c50:	4b60      	ldr	r3, [pc, #384]	; (8002dd4 <main+0x25c>)
 8002c52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d104      	bne.n	8002c64 <main+0xec>
 8002c5a:	4b5e      	ldr	r3, [pc, #376]	; (8002dd4 <main+0x25c>)
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002c62:	e06c      	b.n	8002d3e <main+0x1c6>
 8002c64:	4b5b      	ldr	r3, [pc, #364]	; (8002dd4 <main+0x25c>)
 8002c66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d167      	bne.n	8002d3e <main+0x1c6>
 8002c6e:	4b59      	ldr	r3, [pc, #356]	; (8002dd4 <main+0x25c>)
 8002c70:	2201      	movs	r2, #1
 8002c72:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002c76:	e062      	b.n	8002d3e <main+0x1c6>
 8002c78:	4b56      	ldr	r3, [pc, #344]	; (8002dd4 <main+0x25c>)
 8002c7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d104      	bne.n	8002c8c <main+0x114>
 8002c82:	4b54      	ldr	r3, [pc, #336]	; (8002dd4 <main+0x25c>)
 8002c84:	2206      	movs	r2, #6
 8002c86:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002c8a:	e058      	b.n	8002d3e <main+0x1c6>
 8002c8c:	4b51      	ldr	r3, [pc, #324]	; (8002dd4 <main+0x25c>)
 8002c8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d153      	bne.n	8002d3e <main+0x1c6>
 8002c96:	4b4f      	ldr	r3, [pc, #316]	; (8002dd4 <main+0x25c>)
 8002c98:	2203      	movs	r2, #3
 8002c9a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002c9e:	e04e      	b.n	8002d3e <main+0x1c6>
 8002ca0:	4b4c      	ldr	r3, [pc, #304]	; (8002dd4 <main+0x25c>)
 8002ca2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d104      	bne.n	8002cb4 <main+0x13c>
 8002caa:	4b4a      	ldr	r3, [pc, #296]	; (8002dd4 <main+0x25c>)
 8002cac:	2204      	movs	r2, #4
 8002cae:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002cb2:	e044      	b.n	8002d3e <main+0x1c6>
 8002cb4:	4b47      	ldr	r3, [pc, #284]	; (8002dd4 <main+0x25c>)
 8002cb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d13f      	bne.n	8002d3e <main+0x1c6>
 8002cbe:	4b45      	ldr	r3, [pc, #276]	; (8002dd4 <main+0x25c>)
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002cc6:	e03a      	b.n	8002d3e <main+0x1c6>
 8002cc8:	4b42      	ldr	r3, [pc, #264]	; (8002dd4 <main+0x25c>)
 8002cca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d104      	bne.n	8002cdc <main+0x164>
 8002cd2:	4b40      	ldr	r3, [pc, #256]	; (8002dd4 <main+0x25c>)
 8002cd4:	2205      	movs	r2, #5
 8002cd6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002cda:	e030      	b.n	8002d3e <main+0x1c6>
 8002cdc:	4b3d      	ldr	r3, [pc, #244]	; (8002dd4 <main+0x25c>)
 8002cde:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d12b      	bne.n	8002d3e <main+0x1c6>
 8002ce6:	4b3b      	ldr	r3, [pc, #236]	; (8002dd4 <main+0x25c>)
 8002ce8:	2206      	movs	r2, #6
 8002cea:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002cee:	e026      	b.n	8002d3e <main+0x1c6>
 8002cf0:	4b38      	ldr	r3, [pc, #224]	; (8002dd4 <main+0x25c>)
 8002cf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d104      	bne.n	8002d04 <main+0x18c>
 8002cfa:	4b36      	ldr	r3, [pc, #216]	; (8002dd4 <main+0x25c>)
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002d02:	e01c      	b.n	8002d3e <main+0x1c6>
 8002d04:	4b33      	ldr	r3, [pc, #204]	; (8002dd4 <main+0x25c>)
 8002d06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d117      	bne.n	8002d3e <main+0x1c6>
 8002d0e:	4b31      	ldr	r3, [pc, #196]	; (8002dd4 <main+0x25c>)
 8002d10:	2204      	movs	r2, #4
 8002d12:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002d16:	e012      	b.n	8002d3e <main+0x1c6>
 8002d18:	4b2e      	ldr	r3, [pc, #184]	; (8002dd4 <main+0x25c>)
 8002d1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d104      	bne.n	8002d2c <main+0x1b4>
 8002d22:	4b2c      	ldr	r3, [pc, #176]	; (8002dd4 <main+0x25c>)
 8002d24:	2203      	movs	r2, #3
 8002d26:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002d2a:	e008      	b.n	8002d3e <main+0x1c6>
 8002d2c:	4b29      	ldr	r3, [pc, #164]	; (8002dd4 <main+0x25c>)
 8002d2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d103      	bne.n	8002d3e <main+0x1c6>
 8002d36:	4b27      	ldr	r3, [pc, #156]	; (8002dd4 <main+0x25c>)
 8002d38:	2205      	movs	r2, #5
 8002d3a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8002d3e:	bf00      	nop

				// 6. Drive BLDC motor according to HallPhase location
				BLDC_Drive(&BLDC1Handle);
 8002d40:	4824      	ldr	r0, [pc, #144]	; (8002dd4 <main+0x25c>)
 8002d42:	f7ff f961 	bl	8002008 <BLDC_Drive>

				// 7. Increase PWM duty cycle from 5[%] to DutyRef[%]
				for(int duty = 10; duty <= DutyRef; duty += 5)
 8002d46:	230a      	movs	r3, #10
 8002d48:	607b      	str	r3, [r7, #4]
 8002d4a:	e00b      	b.n	8002d64 <main+0x1ec>
				{
					SetPwmDuty(&BLDC1Handle, duty);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4820      	ldr	r0, [pc, #128]	; (8002dd4 <main+0x25c>)
 8002d52:	f000 fcba 	bl	80036ca <SetPwmDuty>
					Delay_ms(300);
 8002d56:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002d5a:	f7ff feaf 	bl	8002abc <Delay_ms>
				for(int duty = 10; duty <= DutyRef; duty += 5)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3305      	adds	r3, #5
 8002d62:	607b      	str	r3, [r7, #4]
 8002d64:	4b1c      	ldr	r3, [pc, #112]	; (8002dd8 <main+0x260>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	461a      	mov	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	dded      	ble.n	8002d4c <main+0x1d4>
 8002d70:	e02c      	b.n	8002dcc <main+0x254>
				}
			}

			else if(BLDC1Handle.MotorState == START)
 8002d72:	4b18      	ldr	r3, [pc, #96]	; (8002dd4 <main+0x25c>)
 8002d74:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d127      	bne.n	8002dcc <main+0x254>
			{
				// 1. Change MotorState from START to STOP
				BLDC1Handle.MotorState = STOP;
 8002d7c:	4b15      	ldr	r3, [pc, #84]	; (8002dd4 <main+0x25c>)
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				// 2. Decrease PWM duty cycle from DutyRef[%] to 0[%]
				for(int duty = DutyRef; duty >= 0; duty -= 5)
 8002d84:	4b14      	ldr	r3, [pc, #80]	; (8002dd8 <main+0x260>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	603b      	str	r3, [r7, #0]
 8002d8a:	e00b      	b.n	8002da4 <main+0x22c>
				{
					SetPwmDuty(&BLDC1Handle, duty);
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	4619      	mov	r1, r3
 8002d90:	4810      	ldr	r0, [pc, #64]	; (8002dd4 <main+0x25c>)
 8002d92:	f000 fc9a 	bl	80036ca <SetPwmDuty>
					Delay_ms(300);
 8002d96:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002d9a:	f7ff fe8f 	bl	8002abc <Delay_ms>
				for(int duty = DutyRef; duty >= 0; duty -= 5)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	3b05      	subs	r3, #5
 8002da2:	603b      	str	r3, [r7, #0]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	daf0      	bge.n	8002d8c <main+0x214>
				}

				// 3. Wait until the BLDC motor stops
				Delay_ms(100);
 8002daa:	2064      	movs	r0, #100	; 0x64
 8002dac:	f7ff fe86 	bl	8002abc <Delay_ms>

				// 4. Disable EXTI of Hall sensor
				DISABLE_HALLSENSOR_EXTI();
 8002db0:	2200      	movs	r2, #0
 8002db2:	2108      	movs	r1, #8
 8002db4:	2017      	movs	r0, #23
 8002db6:	f7ff fcc3 	bl	8002740 <NVIC_IRQConfig>

				// 5. Clear GPIO pin of Top side(UT, VT, WT)
				GPIO_WritePin(BLDC1Handle.Init.GPIOx_Top, BLDC1Handle.Init.GPIO_Pins_Top, GPIO_PIN_RESET);
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <main+0x25c>)
 8002dbc:	6858      	ldr	r0, [r3, #4]
 8002dbe:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <main+0x25c>)
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	f7fe fb4c 	bl	8001464 <GPIO_WritePin>
			}

			ButtonFlag = FLAG_RESET;
 8002dcc:	4b04      	ldr	r3, [pc, #16]	; (8002de0 <main+0x268>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	701a      	strb	r2, [r3, #0]
		if(ButtonFlag == FLAG_SET)
 8002dd2:	e703      	b.n	8002bdc <main+0x64>
 8002dd4:	20000208 	.word	0x20000208
 8002dd8:	200001ec 	.word	0x200001ec
 8002ddc:	40004400 	.word	0x40004400
 8002de0:	200001f4 	.word	0x200001f4
 8002de4:	40011000 	.word	0x40011000

08002de8 <USART_MspInit>:

#include "main.h"


void USART_MspInit(USART_TypeDef *USARTx)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b088      	sub	sp, #32
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
	// 1. Configure GPIO for USART
	GPIO_HandleTypeDef GPIOHandle;

	memset(&GPIOHandle, 0, sizeof(GPIOHandle));
 8002df0:	f107 030c 	add.w	r3, r7, #12
 8002df4:	2214      	movs	r2, #20
 8002df6:	2100      	movs	r1, #0
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f000 fcd7 	bl	80037ac <memset>

	if(USARTx == USART1)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a26      	ldr	r2, [pc, #152]	; (8002e9c <USART_MspInit+0xb4>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d120      	bne.n	8002e48 <USART_MspInit+0x60>
	{
		// USART1 Tx
		GPIOHandle.Instance = GPIOA;
 8002e06:	4b26      	ldr	r3, [pc, #152]	; (8002ea0 <USART_MspInit+0xb8>)
 8002e08:	60fb      	str	r3, [r7, #12]
		GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	617b      	str	r3, [r7, #20]
		GPIOHandle.Init.Pin = GPIO_PIN_9;
 8002e0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e12:	613b      	str	r3, [r7, #16]
		GPIOHandle.Init.Pull = GPIO_PULLUP;
 8002e14:	2301      	movs	r3, #1
 8002e16:	61bb      	str	r3, [r7, #24]
		GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	61fb      	str	r3, [r7, #28]

		GPIO_Init(GPIOHandle.Instance, &GPIOHandle.Init);
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	f107 030c 	add.w	r3, r7, #12
 8002e22:	3304      	adds	r3, #4
 8002e24:	4619      	mov	r1, r3
 8002e26:	4610      	mov	r0, r2
 8002e28:	f7fe f8dc 	bl	8000fe4 <GPIO_Init>

		// USART1 Rx
		GPIOHandle.Init.Mode = GPIO_MODE_INPUT;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]
		GPIOHandle.Init.Pin = GPIO_PIN_10;
 8002e30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e34:	613b      	str	r3, [r7, #16]

		GPIO_Init(GPIOHandle.Instance, &GPIOHandle.Init);
 8002e36:	68fa      	ldr	r2, [r7, #12]
 8002e38:	f107 030c 	add.w	r3, r7, #12
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4610      	mov	r0, r2
 8002e42:	f7fe f8cf 	bl	8000fe4 <GPIO_Init>
 8002e46:	e021      	b.n	8002e8c <USART_MspInit+0xa4>
	}
	else if(USARTx == USART2)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a16      	ldr	r2, [pc, #88]	; (8002ea4 <USART_MspInit+0xbc>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d11d      	bne.n	8002e8c <USART_MspInit+0xa4>
	{
		// USART2 Tx
		GPIOHandle.Instance = GPIOA;
 8002e50:	4b13      	ldr	r3, [pc, #76]	; (8002ea0 <USART_MspInit+0xb8>)
 8002e52:	60fb      	str	r3, [r7, #12]
		GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8002e54:	2302      	movs	r3, #2
 8002e56:	617b      	str	r3, [r7, #20]
		GPIOHandle.Init.Pin = GPIO_PIN_2;
 8002e58:	2304      	movs	r3, #4
 8002e5a:	613b      	str	r3, [r7, #16]
		GPIOHandle.Init.Pull = GPIO_PULLUP;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	61bb      	str	r3, [r7, #24]
		GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e60:	2303      	movs	r3, #3
 8002e62:	61fb      	str	r3, [r7, #28]

		GPIO_Init(GPIOHandle.Instance, &GPIOHandle.Init);
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	f107 030c 	add.w	r3, r7, #12
 8002e6a:	3304      	adds	r3, #4
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	4610      	mov	r0, r2
 8002e70:	f7fe f8b8 	bl	8000fe4 <GPIO_Init>

		// USART2 Rx
		GPIOHandle.Init.Mode = GPIO_MODE_INPUT;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
		GPIOHandle.Init.Pin = GPIO_PIN_3;
 8002e78:	2308      	movs	r3, #8
 8002e7a:	613b      	str	r3, [r7, #16]

		GPIO_Init(GPIOHandle.Instance, &GPIOHandle.Init);
 8002e7c:	68fa      	ldr	r2, [r7, #12]
 8002e7e:	f107 030c 	add.w	r3, r7, #12
 8002e82:	3304      	adds	r3, #4
 8002e84:	4619      	mov	r1, r3
 8002e86:	4610      	mov	r0, r2
 8002e88:	f7fe f8ac 	bl	8000fe4 <GPIO_Init>
	}

	// 2. Configure CLOCK for USART
	USART_PeripheralClockControl(USARTx, ENABLE);
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f7fe ffa2 	bl	8001dd8 <USART_PeripheralClockControl>
}
 8002e94:	bf00      	nop
 8002e96:	3720      	adds	r7, #32
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	40013800 	.word	0x40013800
 8002ea0:	40010800 	.word	0x40010800
 8002ea4:	40004400 	.word	0x40004400

08002ea8 <TIM_Base_MspInit>:


void TIM_Base_MspInit(TIM_TypeDef *TIMx)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
	if(TIMx == TIM6)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a08      	ldr	r2, [pc, #32]	; (8002ed4 <TIM_Base_MspInit+0x2c>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d108      	bne.n	8002eca <TIM_Base_MspInit+0x22>
	{
		// 1. Configure GPIO for TIM
		// TIM6 is used for just time base generation so that GPIO config is not needed

		// 2. Configure CLOCK for TIM
		TIM_PeripheralClockControl(TIMx, ENABLE);
 8002eb8:	2101      	movs	r1, #1
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7fe fdea 	bl	8001a94 <TIM_PeripheralClockControl>

		// 3. Configure NVIC for TIM
		NVIC_IRQConfig(IRQ_NO_TIM6, NVIC_PRIOR_15, ENABLE);
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	210f      	movs	r1, #15
 8002ec4:	2036      	movs	r0, #54	; 0x36
 8002ec6:	f7ff fc3b 	bl	8002740 <NVIC_IRQConfig>
	}

}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	40001000 	.word	0x40001000

08002ed8 <TIM_PWM_MspInit>:


void TIM_PWM_MspInit(TIM_HandleTypeDef *pTIMHandle)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
	// 1. Configure the GPIO for TIM
	GPIO_HandleTypeDef TIMx_GPIOHandle;

	if(pTIMHandle->Instance == TIM1)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a32      	ldr	r2, [pc, #200]	; (8002fb0 <TIM_PWM_MspInit+0xd8>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d119      	bne.n	8002f1e <TIM_PWM_MspInit+0x46>
	{
		memset(&TIMx_GPIOHandle, 0, sizeof(TIMx_GPIOHandle));
 8002eea:	f107 030c 	add.w	r3, r7, #12
 8002eee:	2214      	movs	r2, #20
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f000 fc5a 	bl	80037ac <memset>

		TIMx_GPIOHandle.Instance = GPIOA;
 8002ef8:	4b2e      	ldr	r3, [pc, #184]	; (8002fb4 <TIM_PWM_MspInit+0xdc>)
 8002efa:	60fb      	str	r3, [r7, #12]
		TIMx_GPIOHandle.Init.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 8002efc:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002f00:	613b      	str	r3, [r7, #16]
		TIMx_GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8002f02:	2302      	movs	r3, #2
 8002f04:	617b      	str	r3, [r7, #20]
		TIMx_GPIOHandle.Init.Pull = GPIO_NOPULL;
 8002f06:	2300      	movs	r3, #0
 8002f08:	61bb      	str	r3, [r7, #24]
		TIMx_GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	61fb      	str	r3, [r7, #28]
		GPIO_Init(TIMx_GPIOHandle.Instance, &TIMx_GPIOHandle.Init);
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	f107 030c 	add.w	r3, r7, #12
 8002f14:	3304      	adds	r3, #4
 8002f16:	4619      	mov	r1, r3
 8002f18:	4610      	mov	r0, r2
 8002f1a:	f7fe f863 	bl	8000fe4 <GPIO_Init>
	}

	if(pTIMHandle->Instance == TIM3)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a25      	ldr	r2, [pc, #148]	; (8002fb8 <TIM_PWM_MspInit+0xe0>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d119      	bne.n	8002f5c <TIM_PWM_MspInit+0x84>
	{
		memset(&TIMx_GPIOHandle, 0, sizeof(TIMx_GPIOHandle));
 8002f28:	f107 030c 	add.w	r3, r7, #12
 8002f2c:	2214      	movs	r2, #20
 8002f2e:	2100      	movs	r1, #0
 8002f30:	4618      	mov	r0, r3
 8002f32:	f000 fc3b 	bl	80037ac <memset>

		TIMx_GPIOHandle.Instance = GPIOC;
 8002f36:	4b21      	ldr	r3, [pc, #132]	; (8002fbc <TIM_PWM_MspInit+0xe4>)
 8002f38:	60fb      	str	r3, [r7, #12]
		TIMx_GPIOHandle.Init.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8;
 8002f3a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002f3e:	613b      	str	r3, [r7, #16]
		TIMx_GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8002f40:	2302      	movs	r3, #2
 8002f42:	617b      	str	r3, [r7, #20]
		TIMx_GPIOHandle.Init.Pull = GPIO_NOPULL;
 8002f44:	2300      	movs	r3, #0
 8002f46:	61bb      	str	r3, [r7, #24]
		TIMx_GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	61fb      	str	r3, [r7, #28]
		GPIO_Init(TIMx_GPIOHandle.Instance, &TIMx_GPIOHandle.Init);
 8002f4c:	68fa      	ldr	r2, [r7, #12]
 8002f4e:	f107 030c 	add.w	r3, r7, #12
 8002f52:	3304      	adds	r3, #4
 8002f54:	4619      	mov	r1, r3
 8002f56:	4610      	mov	r0, r2
 8002f58:	f7fe f844 	bl	8000fe4 <GPIO_Init>
	}

	if(pTIMHandle->Instance == TIM4)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a17      	ldr	r2, [pc, #92]	; (8002fc0 <TIM_PWM_MspInit+0xe8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d119      	bne.n	8002f9a <TIM_PWM_MspInit+0xc2>
	{
		memset(&TIMx_GPIOHandle, 0, sizeof(TIMx_GPIOHandle));
 8002f66:	f107 030c 	add.w	r3, r7, #12
 8002f6a:	2214      	movs	r2, #20
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 fc1c 	bl	80037ac <memset>

		TIMx_GPIOHandle.Instance = GPIOB;
 8002f74:	4b13      	ldr	r3, [pc, #76]	; (8002fc4 <TIM_PWM_MspInit+0xec>)
 8002f76:	60fb      	str	r3, [r7, #12]
		TIMx_GPIOHandle.Init.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8;
 8002f78:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002f7c:	613b      	str	r3, [r7, #16]
		TIMx_GPIOHandle.Init.Mode = GPIO_MODE_AF_PP;
 8002f7e:	2302      	movs	r3, #2
 8002f80:	617b      	str	r3, [r7, #20]
		TIMx_GPIOHandle.Init.Pull = GPIO_NOPULL;
 8002f82:	2300      	movs	r3, #0
 8002f84:	61bb      	str	r3, [r7, #24]
		TIMx_GPIOHandle.Init.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002f86:	2301      	movs	r3, #1
 8002f88:	61fb      	str	r3, [r7, #28]
		GPIO_Init(TIMx_GPIOHandle.Instance, &TIMx_GPIOHandle.Init);
 8002f8a:	68fa      	ldr	r2, [r7, #12]
 8002f8c:	f107 030c 	add.w	r3, r7, #12
 8002f90:	3304      	adds	r3, #4
 8002f92:	4619      	mov	r1, r3
 8002f94:	4610      	mov	r0, r2
 8002f96:	f7fe f825 	bl	8000fe4 <GPIO_Init>
	}

	// 2. Configure CLOCK for TIM
	TIM_PeripheralClockControl(pTIMHandle->Instance, ENABLE);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7fe fd77 	bl	8001a94 <TIM_PeripheralClockControl>
}
 8002fa6:	bf00      	nop
 8002fa8:	3720      	adds	r7, #32
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	40012c00 	.word	0x40012c00
 8002fb4:	40010800 	.word	0x40010800
 8002fb8:	40000400 	.word	0x40000400
 8002fbc:	40011000 	.word	0x40011000
 8002fc0:	40000800 	.word	0x40000800
 8002fc4:	40010c00 	.word	0x40010c00

08002fc8 <BLDC_MspInit>:


void BLDC_MspInit(BLDC_HandleTypeDef *pBLDCHandle)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08e      	sub	sp, #56	; 0x38
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIOInit;

	memset(&GPIOInit, 0, sizeof(GPIOInit));
 8002fd0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002fd4:	2210      	movs	r2, #16
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f000 fbe7 	bl	80037ac <memset>

	if(pBLDCHandle->Instance == BLDC1)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	f040 80f1 	bne.w	80031ca <BLDC_MspInit+0x202>
	{
	/************************************************************************
	 *			Low level init GPIO of UT/VT/WT, UB/VB/WB, HA/HB/HC			*
	 ***********************************************************************/

		BLDC1Handle.Init.GPIOx_Top = GPIOB;
 8002fe8:	4b7a      	ldr	r3, [pc, #488]	; (80031d4 <BLDC_MspInit+0x20c>)
 8002fea:	4a7b      	ldr	r2, [pc, #492]	; (80031d8 <BLDC_MspInit+0x210>)
 8002fec:	605a      	str	r2, [r3, #4]
		BLDC1Handle.Init.GPIO_Pin_UT = GPIO_PIN_0;
 8002fee:	4b79      	ldr	r3, [pc, #484]	; (80031d4 <BLDC_MspInit+0x20c>)
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	61da      	str	r2, [r3, #28]
		BLDC1Handle.Init.GPIO_Pin_VT = GPIO_PIN_1;
 8002ff4:	4b77      	ldr	r3, [pc, #476]	; (80031d4 <BLDC_MspInit+0x20c>)
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	621a      	str	r2, [r3, #32]
		BLDC1Handle.Init.GPIO_Pin_WT = GPIO_PIN_2;
 8002ffa:	4b76      	ldr	r3, [pc, #472]	; (80031d4 <BLDC_MspInit+0x20c>)
 8002ffc:	2204      	movs	r2, #4
 8002ffe:	625a      	str	r2, [r3, #36]	; 0x24
		BLDC1Handle.Init.GPIO_Pins_Top = BLDC1Handle.Init.GPIO_Pin_UT | BLDC1Handle.Init.GPIO_Pin_VT | BLDC1Handle.Init.GPIO_Pin_WT;
 8003000:	4b74      	ldr	r3, [pc, #464]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003002:	69da      	ldr	r2, [r3, #28]
 8003004:	4b73      	ldr	r3, [pc, #460]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	431a      	orrs	r2, r3
 800300a:	4b72      	ldr	r3, [pc, #456]	; (80031d4 <BLDC_MspInit+0x20c>)
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300e:	4313      	orrs	r3, r2
 8003010:	4a70      	ldr	r2, [pc, #448]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003012:	6113      	str	r3, [r2, #16]

		BLDC1Handle.Init.GPIOx_Bottom = GPIOB;
 8003014:	4b6f      	ldr	r3, [pc, #444]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003016:	4a70      	ldr	r2, [pc, #448]	; (80031d8 <BLDC_MspInit+0x210>)
 8003018:	609a      	str	r2, [r3, #8]
		BLDC1Handle.Init.GPIO_Pin_UB = GPIO_PIN_6;
 800301a:	4b6e      	ldr	r3, [pc, #440]	; (80031d4 <BLDC_MspInit+0x20c>)
 800301c:	2240      	movs	r2, #64	; 0x40
 800301e:	629a      	str	r2, [r3, #40]	; 0x28
		BLDC1Handle.Init.GPIO_Pin_VB = GPIO_PIN_7;
 8003020:	4b6c      	ldr	r3, [pc, #432]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003022:	2280      	movs	r2, #128	; 0x80
 8003024:	62da      	str	r2, [r3, #44]	; 0x2c
		BLDC1Handle.Init.GPIO_Pin_WB = GPIO_PIN_8;
 8003026:	4b6b      	ldr	r3, [pc, #428]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003028:	f44f 7280 	mov.w	r2, #256	; 0x100
 800302c:	631a      	str	r2, [r3, #48]	; 0x30
		BLDC1Handle.Init.GPIO_Pins_Bottom = BLDC1Handle.Init.GPIO_Pin_UB | BLDC1Handle.Init.GPIO_Pin_VB | BLDC1Handle.Init.GPIO_Pin_WB;
 800302e:	4b69      	ldr	r3, [pc, #420]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003030:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003032:	4b68      	ldr	r3, [pc, #416]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003036:	431a      	orrs	r2, r3
 8003038:	4b66      	ldr	r3, [pc, #408]	; (80031d4 <BLDC_MspInit+0x20c>)
 800303a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303c:	4313      	orrs	r3, r2
 800303e:	4a65      	ldr	r2, [pc, #404]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003040:	6153      	str	r3, [r2, #20]

		BLDC1Handle.Init.GPIOx_Hall = GPIOC;
 8003042:	4b64      	ldr	r3, [pc, #400]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003044:	4a65      	ldr	r2, [pc, #404]	; (80031dc <BLDC_MspInit+0x214>)
 8003046:	60da      	str	r2, [r3, #12]
		BLDC1Handle.Init.GPIO_Pin_HA = GPIO_PIN_6;
 8003048:	4b62      	ldr	r3, [pc, #392]	; (80031d4 <BLDC_MspInit+0x20c>)
 800304a:	2240      	movs	r2, #64	; 0x40
 800304c:	635a      	str	r2, [r3, #52]	; 0x34
		BLDC1Handle.Init.GPIO_Pin_HB = GPIO_PIN_7;
 800304e:	4b61      	ldr	r3, [pc, #388]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003050:	2280      	movs	r2, #128	; 0x80
 8003052:	639a      	str	r2, [r3, #56]	; 0x38
		BLDC1Handle.Init.GPIO_Pin_HC = GPIO_PIN_8;
 8003054:	4b5f      	ldr	r3, [pc, #380]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003056:	f44f 7280 	mov.w	r2, #256	; 0x100
 800305a:	63da      	str	r2, [r3, #60]	; 0x3c
		BLDC1Handle.Init.GPIO_Pins_Hall = BLDC1Handle.Init.GPIO_Pin_HA | BLDC1Handle.Init.GPIO_Pin_HB | BLDC1Handle.Init.GPIO_Pin_HC;
 800305c:	4b5d      	ldr	r3, [pc, #372]	; (80031d4 <BLDC_MspInit+0x20c>)
 800305e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003060:	4b5c      	ldr	r3, [pc, #368]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003064:	431a      	orrs	r2, r3
 8003066:	4b5b      	ldr	r3, [pc, #364]	; (80031d4 <BLDC_MspInit+0x20c>)
 8003068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800306a:	4313      	orrs	r3, r2
 800306c:	4a59      	ldr	r2, [pc, #356]	; (80031d4 <BLDC_MspInit+0x20c>)
 800306e:	6193      	str	r3, [r2, #24]


		// 1. Initialize GPIO for UT, VT, WT to GPIO Output mode
		GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Top;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	691b      	ldr	r3, [r3, #16]
 8003074:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIOInit.Mode = GPIO_MODE_OUTPUT_PP;
 8003076:	2301      	movs	r3, #1
 8003078:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIOInit.Pull = GPIO_NOPULL;
 800307a:	2300      	movs	r3, #0
 800307c:	633b      	str	r3, [r7, #48]	; 0x30
		GPIOInit.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800307e:	2301      	movs	r3, #1
 8003080:	637b      	str	r3, [r7, #52]	; 0x34
		GPIO_Init(pBLDCHandle->Init.GPIOx_Top, &GPIOInit);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800308a:	4611      	mov	r1, r2
 800308c:	4618      	mov	r0, r3
 800308e:	f7fd ffa9 	bl	8000fe4 <GPIO_Init>
		Delay_ms(10);
 8003092:	200a      	movs	r0, #10
 8003094:	f7ff fd12 	bl	8002abc <Delay_ms>

		GPIO_WritePin(pBLDCHandle->Init.GPIOx_Top, pBLDCHandle->Init.GPIO_Pins_Top, GPIO_PIN_RESET);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6858      	ldr	r0, [r3, #4]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	2200      	movs	r2, #0
 80030a4:	4619      	mov	r1, r3
 80030a6:	f7fe f9dd 	bl	8001464 <GPIO_WritePin>


		// 2. Initialize GPIO for UB, VB, WB to GPIO Output mode
		GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Bottom;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIOInit.Mode = GPIO_MODE_OUTPUT_PP;
 80030b0:	2301      	movs	r3, #1
 80030b2:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIOInit.Pull = GPIO_NOPULL;
 80030b4:	2300      	movs	r3, #0
 80030b6:	633b      	str	r3, [r7, #48]	; 0x30
		GPIOInit.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80030b8:	2301      	movs	r3, #1
 80030ba:	637b      	str	r3, [r7, #52]	; 0x34
		GPIO_Init(pBLDCHandle->Init.GPIOx_Bottom, &GPIOInit);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030c4:	4611      	mov	r1, r2
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fd ff8c 	bl	8000fe4 <GPIO_Init>
		Delay_ms(10);
 80030cc:	200a      	movs	r0, #10
 80030ce:	f7ff fcf5 	bl	8002abc <Delay_ms>

		GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_RESET);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6898      	ldr	r0, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	b29b      	uxth	r3, r3
 80030dc:	2200      	movs	r2, #0
 80030de:	4619      	mov	r1, r3
 80030e0:	f7fe f9c0 	bl	8001464 <GPIO_WritePin>


		// 3. Charge Bootstrap Capacitor for 10ms
		Delay_ms(10);
 80030e4:	200a      	movs	r0, #10
 80030e6:	f7ff fce9 	bl	8002abc <Delay_ms>
		GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_SET);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6898      	ldr	r0, [r3, #8]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	2201      	movs	r2, #1
 80030f6:	4619      	mov	r1, r3
 80030f8:	f7fe f9b4 	bl	8001464 <GPIO_WritePin>
		Delay_ms(10);
 80030fc:	200a      	movs	r0, #10
 80030fe:	f7ff fcdd 	bl	8002abc <Delay_ms>
		GPIO_WritePin(pBLDCHandle->Init.GPIOx_Bottom, pBLDCHandle->Init.GPIO_Pins_Bottom, GPIO_PIN_RESET);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6898      	ldr	r0, [r3, #8]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	b29b      	uxth	r3, r3
 800310c:	2200      	movs	r2, #0
 800310e:	4619      	mov	r1, r3
 8003110:	f7fe f9a8 	bl	8001464 <GPIO_WritePin>
	/********************************************************************
	 *			Low level init EXTI for Hall Sensor interrupt			*
	 ********************************************************************/

		// 1. Configure GPIO of EXTI
		memset(&GPIOInit, 0, sizeof(GPIOInit));
 8003114:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003118:	2210      	movs	r2, #16
 800311a:	2100      	movs	r1, #0
 800311c:	4618      	mov	r0, r3
 800311e:	f000 fb45 	bl	80037ac <memset>

		GPIOInit.Pin = pBLDCHandle->Init.GPIO_Pins_Hall;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIOInit.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003128:	4b2d      	ldr	r3, [pc, #180]	; (80031e0 <BLDC_MspInit+0x218>)
 800312a:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIOInit.Pull = GPIO_NOPULL;
 800312c:	2300      	movs	r3, #0
 800312e:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_Init(pBLDCHandle->Init.GPIOx_Hall, &GPIOInit);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003138:	4611      	mov	r1, r2
 800313a:	4618      	mov	r0, r3
 800313c:	f7fd ff52 	bl	8000fe4 <GPIO_Init>

	/********************************************************************
	 *				Low level init TIM to generate PWM signals			*
	 ********************************************************************/

		pBLDCHandle->Init.TIM_Handle = &TIM4Handle;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4a28      	ldr	r2, [pc, #160]	; (80031e4 <BLDC_MspInit+0x21c>)
 8003144:	641a      	str	r2, [r3, #64]	; 0x40
		pBLDCHandle->Init.TIM_Handle->Instance = TIM4;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	4a27      	ldr	r2, [pc, #156]	; (80031e8 <BLDC_MspInit+0x220>)
 800314c:	601a      	str	r2, [r3, #0]
		pBLDCHandle->Init.TIM_Handle->Init.CounterMode = TIM_COUNTERMODE_UP;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003152:	2200      	movs	r2, #0
 8003154:	609a      	str	r2, [r3, #8]
		pBLDCHandle->Init.TIM_Handle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	2200      	movs	r2, #0
 800315c:	611a      	str	r2, [r3, #16]
		pBLDCHandle->Init.TIM_Handle->Init.Prescaler = (36-1);		//   72MHz / 36 = 2MHz
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003162:	2223      	movs	r2, #35	; 0x23
 8003164:	605a      	str	r2, [r3, #4]
		pBLDCHandle->Init.TIM_Handle->Init.Period = (100-1);		//   2MHz / 100 = 20kHz
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	2263      	movs	r2, #99	; 0x63
 800316c:	60da      	str	r2, [r3, #12]
		TIM_PWM_Init(pBLDCHandle->Init.TIM_Handle);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003172:	4618      	mov	r0, r3
 8003174:	f7fe fb5d 	bl	8001832 <TIM_PWM_Init>

		TIM_OC_InitTypeDef TIM4_PWMConfig;

		memset(&TIM4_PWMConfig, 0, sizeof(TIM4_PWMConfig));
 8003178:	f107 030c 	add.w	r3, r7, #12
 800317c:	221c      	movs	r2, #28
 800317e:	2100      	movs	r1, #0
 8003180:	4618      	mov	r0, r3
 8003182:	f000 fb13 	bl	80037ac <memset>

		TIM4_PWMConfig.OCMode = TIM_OCMODE_PWM1;
 8003186:	2360      	movs	r3, #96	; 0x60
 8003188:	60fb      	str	r3, [r7, #12]
		TIM4_PWMConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]

		TIM4_PWMConfig.Pulse = 0;	// Initially, 0% duty
 800318e:	2300      	movs	r3, #0
 8003190:	613b      	str	r3, [r7, #16]
		TIM_PWM_ConfigChannel(pBLDCHandle->Init.TIM_Handle, &TIM4_PWMConfig, TIM_CHANNEL_1);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	f107 010c 	add.w	r1, r7, #12
 800319a:	2200      	movs	r2, #0
 800319c:	4618      	mov	r0, r3
 800319e:	f7fe fb95 	bl	80018cc <TIM_PWM_ConfigChannel>

		TIM4_PWMConfig.Pulse = 0;	// Initially, 0% duty
 80031a2:	2300      	movs	r3, #0
 80031a4:	613b      	str	r3, [r7, #16]
		TIM_PWM_ConfigChannel(pBLDCHandle->Init.TIM_Handle, &TIM4_PWMConfig, TIM_CHANNEL_2);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031aa:	f107 010c 	add.w	r1, r7, #12
 80031ae:	2204      	movs	r2, #4
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7fe fb8b 	bl	80018cc <TIM_PWM_ConfigChannel>

		TIM4_PWMConfig.Pulse = 0;	// Initially, 0% duty
 80031b6:	2300      	movs	r3, #0
 80031b8:	613b      	str	r3, [r7, #16]
		TIM_PWM_ConfigChannel(pBLDCHandle->Init.TIM_Handle, &TIM4_PWMConfig, TIM_CHANNEL_3);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	f107 010c 	add.w	r1, r7, #12
 80031c2:	2208      	movs	r2, #8
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7fe fb81 	bl	80018cc <TIM_PWM_ConfigChannel>
	}
}
 80031ca:	bf00      	nop
 80031cc:	3738      	adds	r7, #56	; 0x38
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	20000208 	.word	0x20000208
 80031d8:	40010c00 	.word	0x40010c00
 80031dc:	40011000 	.word	0x40011000
 80031e0:	10310000 	.word	0x10310000
 80031e4:	20000278 	.word	0x20000278
 80031e8:	40000800 	.word	0x40000800

080031ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80031f4:	4b11      	ldr	r3, [pc, #68]	; (800323c <_sbrk+0x50>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d102      	bne.n	8003202 <_sbrk+0x16>
		heap_end = &end;
 80031fc:	4b0f      	ldr	r3, [pc, #60]	; (800323c <_sbrk+0x50>)
 80031fe:	4a10      	ldr	r2, [pc, #64]	; (8003240 <_sbrk+0x54>)
 8003200:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003202:	4b0e      	ldr	r3, [pc, #56]	; (800323c <_sbrk+0x50>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003208:	4b0c      	ldr	r3, [pc, #48]	; (800323c <_sbrk+0x50>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4413      	add	r3, r2
 8003210:	466a      	mov	r2, sp
 8003212:	4293      	cmp	r3, r2
 8003214:	d907      	bls.n	8003226 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003216:	f000 fa9f 	bl	8003758 <__errno>
 800321a:	4602      	mov	r2, r0
 800321c:	230c      	movs	r3, #12
 800321e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003220:	f04f 33ff 	mov.w	r3, #4294967295
 8003224:	e006      	b.n	8003234 <_sbrk+0x48>
	}

	heap_end += incr;
 8003226:	4b05      	ldr	r3, [pc, #20]	; (800323c <_sbrk+0x50>)
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4413      	add	r3, r2
 800322e:	4a03      	ldr	r2, [pc, #12]	; (800323c <_sbrk+0x50>)
 8003230:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003232:	68fb      	ldr	r3, [r7, #12]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	200001f0 	.word	0x200001f0
 8003240:	200002f0 	.word	0x200002f0

08003244 <Button_Init>:
/********************************************************************************************************************
 *												Initialization Function												*
 ********************************************************************************************************************/

void Button_Init(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIOInit;

	memset(&GPIOInit, 0, sizeof(GPIOInit));
 800324a:	463b      	mov	r3, r7
 800324c:	2210      	movs	r2, #16
 800324e:	2100      	movs	r1, #0
 8003250:	4618      	mov	r0, r3
 8003252:	f000 faab 	bl	80037ac <memset>

	// 1. Initialize GPIO for START/STOP Button
	GPIOInit.Pin = GPIO_PIN_7;
 8003256:	2380      	movs	r3, #128	; 0x80
 8003258:	603b      	str	r3, [r7, #0]
	GPIOInit.Mode = GPIO_MODE_INPUT;
 800325a:	2300      	movs	r3, #0
 800325c:	607b      	str	r3, [r7, #4]
	GPIOInit.Pull = GPIO_PULLUP;
 800325e:	2301      	movs	r3, #1
 8003260:	60bb      	str	r3, [r7, #8]
	GPIO_Init(GPIOA, &GPIOInit);
 8003262:	463b      	mov	r3, r7
 8003264:	4619      	mov	r1, r3
 8003266:	4803      	ldr	r0, [pc, #12]	; (8003274 <Button_Init+0x30>)
 8003268:	f7fd febc 	bl	8000fe4 <GPIO_Init>
}
 800326c:	bf00      	nop
 800326e:	3710      	adds	r7, #16
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40010800 	.word	0x40010800

08003278 <BLDC1_Init>:


void BLDC1_Init(void)
{
 8003278:	b598      	push	{r3, r4, r7, lr}
 800327a:	af00      	add	r7, sp, #0
	BLDC1Handle.Instance = BLDC1;
 800327c:	4b23      	ldr	r3, [pc, #140]	; (800330c <BLDC1_Init+0x94>)
 800327e:	2201      	movs	r2, #1
 8003280:	701a      	strb	r2, [r3, #0]
	BLDC1Handle.MotorPoleNum = 8;
 8003282:	4b22      	ldr	r3, [pc, #136]	; (800330c <BLDC1_Init+0x94>)
 8003284:	2208      	movs	r2, #8
 8003286:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	BLDC1Handle.MotorGearRatio = 4;
 800328a:	4b20      	ldr	r3, [pc, #128]	; (800330c <BLDC1_Init+0x94>)
 800328c:	2204      	movs	r2, #4
 800328e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	BLDC1Handle.MotorResolution = (double)360/6/(BLDC1Handle.MotorPoleNum/2)/4;
 8003292:	4b1e      	ldr	r3, [pc, #120]	; (800330c <BLDC1_Init+0x94>)
 8003294:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003298:	085b      	lsrs	r3, r3, #1
 800329a:	b2db      	uxtb	r3, r3
 800329c:	4618      	mov	r0, r3
 800329e:	f7fd f8c1 	bl	8000424 <__aeabi_i2d>
 80032a2:	4603      	mov	r3, r0
 80032a4:	460c      	mov	r4, r1
 80032a6:	461a      	mov	r2, r3
 80032a8:	4623      	mov	r3, r4
 80032aa:	f04f 0000 	mov.w	r0, #0
 80032ae:	4918      	ldr	r1, [pc, #96]	; (8003310 <BLDC1_Init+0x98>)
 80032b0:	f7fd fa4c 	bl	800074c <__aeabi_ddiv>
 80032b4:	4603      	mov	r3, r0
 80032b6:	460c      	mov	r4, r1
 80032b8:	4618      	mov	r0, r3
 80032ba:	4621      	mov	r1, r4
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	4b14      	ldr	r3, [pc, #80]	; (8003314 <BLDC1_Init+0x9c>)
 80032c2:	f7fd fa43 	bl	800074c <__aeabi_ddiv>
 80032c6:	4603      	mov	r3, r0
 80032c8:	460c      	mov	r4, r1
 80032ca:	4a10      	ldr	r2, [pc, #64]	; (800330c <BLDC1_Init+0x94>)
 80032cc:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	BLDC1Handle.MotorState = STOP;
 80032d0:	4b0e      	ldr	r3, [pc, #56]	; (800330c <BLDC1_Init+0x94>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	BLDC1Handle.HallCount = 0;
 80032d8:	4b0c      	ldr	r3, [pc, #48]	; (800330c <BLDC1_Init+0x94>)
 80032da:	2200      	movs	r2, #0
 80032dc:	659a      	str	r2, [r3, #88]	; 0x58
	BLDC1Handle.OldHallCount = 0;
 80032de:	4b0b      	ldr	r3, [pc, #44]	; (800330c <BLDC1_Init+0x94>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	65da      	str	r2, [r3, #92]	; 0x5c
	BLDC1Handle.Position = (double)0;
 80032e4:	4a09      	ldr	r2, [pc, #36]	; (800330c <BLDC1_Init+0x94>)
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	f04f 0400 	mov.w	r4, #0
 80032ee:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	BLDC1Handle.Speed = (double)0;
 80032f2:	4a06      	ldr	r2, [pc, #24]	; (800330c <BLDC1_Init+0x94>)
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	f04f 0400 	mov.w	r4, #0
 80032fc:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	BLDC_Init(&BLDC1Handle);
 8003300:	4802      	ldr	r0, [pc, #8]	; (800330c <BLDC1_Init+0x94>)
 8003302:	f7fe fe75 	bl	8001ff0 <BLDC_Init>
}
 8003306:	bf00      	nop
 8003308:	bd98      	pop	{r3, r4, r7, pc}
 800330a:	bf00      	nop
 800330c:	20000208 	.word	0x20000208
 8003310:	404e0000 	.word	0x404e0000
 8003314:	40100000 	.word	0x40100000

08003318 <UART2_Init>:


void UART2_Init(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
	UART2Handle.Instance = USART2;
 800331c:	4b0e      	ldr	r3, [pc, #56]	; (8003358 <UART2_Init+0x40>)
 800331e:	4a0f      	ldr	r2, [pc, #60]	; (800335c <UART2_Init+0x44>)
 8003320:	601a      	str	r2, [r3, #0]
	UART2Handle.Init.Mode = UART_MODE_TX;
 8003322:	4b0d      	ldr	r3, [pc, #52]	; (8003358 <UART2_Init+0x40>)
 8003324:	2208      	movs	r2, #8
 8003326:	615a      	str	r2, [r3, #20]
	UART2Handle.Init.OverSampling = UART_OVERSAMPLING_16;
 8003328:	4b0b      	ldr	r3, [pc, #44]	; (8003358 <UART2_Init+0x40>)
 800332a:	2200      	movs	r2, #0
 800332c:	61da      	str	r2, [r3, #28]
	UART2Handle.Init.BaudRate = USART_STD_BAUD_115200;
 800332e:	4b0a      	ldr	r3, [pc, #40]	; (8003358 <UART2_Init+0x40>)
 8003330:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003334:	605a      	str	r2, [r3, #4]
	UART2Handle.Init.Parity = UART_PARITY_NONE;
 8003336:	4b08      	ldr	r3, [pc, #32]	; (8003358 <UART2_Init+0x40>)
 8003338:	2200      	movs	r2, #0
 800333a:	611a      	str	r2, [r3, #16]
	UART2Handle.Init.StopBits = UART_STOPBITS_1;
 800333c:	4b06      	ldr	r3, [pc, #24]	; (8003358 <UART2_Init+0x40>)
 800333e:	2200      	movs	r2, #0
 8003340:	60da      	str	r2, [r3, #12]
	UART2Handle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003342:	4b05      	ldr	r3, [pc, #20]	; (8003358 <UART2_Init+0x40>)
 8003344:	2200      	movs	r2, #0
 8003346:	619a      	str	r2, [r3, #24]
	UART2Handle.Init.WordLength = UART_WORDLENGTH_8B;
 8003348:	4b03      	ldr	r3, [pc, #12]	; (8003358 <UART2_Init+0x40>)
 800334a:	2200      	movs	r2, #0
 800334c:	609a      	str	r2, [r3, #8]

	USART_Init(&UART2Handle);
 800334e:	4802      	ldr	r0, [pc, #8]	; (8003358 <UART2_Init+0x40>)
 8003350:	f7fe fce0 	bl	8001d14 <USART_Init>
}
 8003354:	bf00      	nop
 8003356:	bd80      	pop	{r7, pc}
 8003358:	20000298 	.word	0x20000298
 800335c:	40004400 	.word	0x40004400

08003360 <TIM6_Init>:


void TIM6_Init(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
	// Init TIM6 Base
	TIM6Handle.Instance = TIM6;
 8003364:	4b15      	ldr	r3, [pc, #84]	; (80033bc <TIM6_Init+0x5c>)
 8003366:	4a16      	ldr	r2, [pc, #88]	; (80033c0 <TIM6_Init+0x60>)
 8003368:	601a      	str	r2, [r3, #0]
	TIM6Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 800336a:	4b14      	ldr	r3, [pc, #80]	; (80033bc <TIM6_Init+0x5c>)
 800336c:	2200      	movs	r2, #0
 800336e:	609a      	str	r2, [r3, #8]
	TIM6Handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003370:	4b12      	ldr	r3, [pc, #72]	; (80033bc <TIM6_Init+0x5c>)
 8003372:	2200      	movs	r2, #0
 8003374:	611a      	str	r2, [r3, #16]
	TIM6Handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003376:	4b11      	ldr	r3, [pc, #68]	; (80033bc <TIM6_Init+0x5c>)
 8003378:	2280      	movs	r2, #128	; 0x80
 800337a:	619a      	str	r2, [r3, #24]
	TIM6Handle.Init.Prescaler = (7200-1);	// 72MHz / 7200 = 10kHz
 800337c:	4b0f      	ldr	r3, [pc, #60]	; (80033bc <TIM6_Init+0x5c>)
 800337e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003382:	605a      	str	r2, [r3, #4]
	TIM6Handle.Init.Period = (500-1);	// 10kHz / 500 = 20Hz
 8003384:	4b0d      	ldr	r3, [pc, #52]	; (80033bc <TIM6_Init+0x5c>)
 8003386:	f240 12f3 	movw	r2, #499	; 0x1f3
 800338a:	60da      	str	r2, [r3, #12]
	TIM6Handle.Init.RepetitionCounter = 0;
 800338c:	4b0b      	ldr	r3, [pc, #44]	; (80033bc <TIM6_Init+0x5c>)
 800338e:	2200      	movs	r2, #0
 8003390:	615a      	str	r2, [r3, #20]
	TIM_Base_Init(&TIM6Handle);
 8003392:	480a      	ldr	r0, [pc, #40]	; (80033bc <TIM6_Init+0x5c>)
 8003394:	f7fe fa34 	bl	8001800 <TIM_Base_Init>

	// Enable TIM6 interrupt for Update Event
	TIM_ENABLE_IT(&TIM6Handle, TIM_IT_UPDATE);
 8003398:	4b08      	ldr	r3, [pc, #32]	; (80033bc <TIM6_Init+0x5c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68da      	ldr	r2, [r3, #12]
 800339e:	4b07      	ldr	r3, [pc, #28]	; (80033bc <TIM6_Init+0x5c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f042 0201 	orr.w	r2, r2, #1
 80033a6:	60da      	str	r2, [r3, #12]

	// Enable TIM6 Counter
	TIM_ENABLE_COUNTER(&TIM6Handle);
 80033a8:	4b04      	ldr	r3, [pc, #16]	; (80033bc <TIM6_Init+0x5c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	4b03      	ldr	r3, [pc, #12]	; (80033bc <TIM6_Init+0x5c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0201 	orr.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]
}
 80033b8:	bf00      	nop
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	200002cc 	.word	0x200002cc
 80033c0:	40001000 	.word	0x40001000

080033c4 <DMA1_Init>:


void DMA1_Init(void)
{
 80033c4:	b598      	push	{r3, r4, r7, lr}
 80033c6:	af00      	add	r7, sp, #0
	// 1. Enable the peripheral clock for the DMA2
	RCC_DMA1_CLK_ENABLE();
 80033c8:	4b19      	ldr	r3, [pc, #100]	; (8003430 <DMA1_Init+0x6c>)
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	4a18      	ldr	r2, [pc, #96]	; (8003430 <DMA1_Init+0x6c>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6153      	str	r3, [r2, #20]
	// 2. Identify the stream which is suitable for the peripheral (USART2_TX : Channel 7 of DMA1)

	// 3. Identify the channel number on which uart2 peripheral sends DMA request (USART2_TX : Channel 7 of DMA1)

	// 4. Program the source address
	DMA1_Channel7->CMAR = (uint32_t)MotorSpeedStr;
 80033d4:	4b17      	ldr	r3, [pc, #92]	; (8003434 <DMA1_Init+0x70>)
 80033d6:	4a18      	ldr	r2, [pc, #96]	; (8003438 <DMA1_Init+0x74>)
 80033d8:	60da      	str	r2, [r3, #12]

	// 5. Program the destination address
	DMA1_Channel7->CPAR = (uint32_t)&USART2->DR;
 80033da:	4b16      	ldr	r3, [pc, #88]	; (8003434 <DMA1_Init+0x70>)
 80033dc:	4a17      	ldr	r2, [pc, #92]	; (800343c <DMA1_Init+0x78>)
 80033de:	609a      	str	r2, [r3, #8]

	// 6. Program number of data items to send
	DMA1_Channel7->CNDTR = strlen((char*)MotorSpeedStr);;
 80033e0:	4c14      	ldr	r4, [pc, #80]	; (8003434 <DMA1_Init+0x70>)
 80033e2:	4815      	ldr	r0, [pc, #84]	; (8003438 <DMA1_Init+0x74>)
 80033e4:	f7fc fec4 	bl	8000170 <strlen>
 80033e8:	4603      	mov	r3, r0
 80033ea:	6063      	str	r3, [r4, #4]

	// 7. The direction of data transfer(M2P or P2M or M2M)
	DMA1_Channel7->CCR |= (0x1 << 4);
 80033ec:	4b11      	ldr	r3, [pc, #68]	; (8003434 <DMA1_Init+0x70>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a10      	ldr	r2, [pc, #64]	; (8003434 <DMA1_Init+0x70>)
 80033f2:	f043 0310 	orr.w	r3, r3, #16
 80033f6:	6013      	str	r3, [r2, #0]

	// 8. Program the source and destination data width('Byte to Byte' or 'Half word to Half word' or 'Word to Word')
	DMA1_Channel7->CCR &= ~((0x3 << 8) | (0x3 << 10));
 80033f8:	4b0e      	ldr	r3, [pc, #56]	; (8003434 <DMA1_Init+0x70>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a0d      	ldr	r2, [pc, #52]	; (8003434 <DMA1_Init+0x70>)
 80033fe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003402:	6013      	str	r3, [r2, #0]

	// 9. Enable memory increment mode
	DMA1_Channel7->CCR |= (0x1 << 7);
 8003404:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <DMA1_Init+0x70>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a0a      	ldr	r2, [pc, #40]	; (8003434 <DMA1_Init+0x70>)
 800340a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800340e:	6013      	str	r3, [r2, #0]
	// 11. Enable the circular mode if required

	// 12. Single transfer or burst transfer

	// 13. Configure the stream priority
	DMA1_Channel7->CCR &= ~(0x3 << 12);
 8003410:	4b08      	ldr	r3, [pc, #32]	; (8003434 <DMA1_Init+0x70>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a07      	ldr	r2, [pc, #28]	; (8003434 <DMA1_Init+0x70>)
 8003416:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800341a:	6013      	str	r3, [r2, #0]

	// 14. Enable the stream
	ENABLE_DMA1_CHANNEL7();
 800341c:	4b05      	ldr	r3, [pc, #20]	; (8003434 <DMA1_Init+0x70>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a04      	ldr	r2, [pc, #16]	; (8003434 <DMA1_Init+0x70>)
 8003422:	f043 0301 	orr.w	r3, r3, #1
 8003426:	6013      	str	r3, [r2, #0]

	DMA1_Interrupt_Configuration();
 8003428:	f000 f80a 	bl	8003440 <DMA1_Interrupt_Configuration>
}
 800342c:	bf00      	nop
 800342e:	bd98      	pop	{r3, r4, r7, pc}
 8003430:	40021000 	.word	0x40021000
 8003434:	40020080 	.word	0x40020080
 8003438:	200001f8 	.word	0x200001f8
 800343c:	40004404 	.word	0x40004404

08003440 <DMA1_Interrupt_Configuration>:


void DMA1_Interrupt_Configuration(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
	// 1. Enable Half-transfer interrupt
	//DMA1_Channel7->CCR |= (0x1 << 2);

	// 2. Enable Transfer complete interrupt
	DMA1_Channel7->CCR |= (0x1 << 1);
 8003444:	4b09      	ldr	r3, [pc, #36]	; (800346c <DMA1_Interrupt_Configuration+0x2c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a08      	ldr	r2, [pc, #32]	; (800346c <DMA1_Interrupt_Configuration+0x2c>)
 800344a:	f043 0302 	orr.w	r3, r3, #2
 800344e:	6013      	str	r3, [r2, #0]

	// 3. Enable Transfer error interrupt
	DMA1_Channel7->CCR |= (0x1 << 3);
 8003450:	4b06      	ldr	r3, [pc, #24]	; (800346c <DMA1_Interrupt_Configuration+0x2c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a05      	ldr	r2, [pc, #20]	; (800346c <DMA1_Interrupt_Configuration+0x2c>)
 8003456:	f043 0308 	orr.w	r3, r3, #8
 800345a:	6013      	str	r3, [r2, #0]

	NVIC_IRQConfig(IRQ_NO_DMA1_CHANNEL7, NVIC_PRIOR_15, ENABLE);
 800345c:	2201      	movs	r2, #1
 800345e:	210f      	movs	r1, #15
 8003460:	2011      	movs	r0, #17
 8003462:	f7ff f96d 	bl	8002740 <NVIC_IRQConfig>
}
 8003466:	bf00      	nop
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40020080 	.word	0x40020080

08003470 <TIM_PeriodElapsedCallback>:
/********************************************************************************************************************
 *												  Callback Function													*
 ********************************************************************************************************************/

void TIM_PeriodElapsedCallback(TIM_HandleTypeDef *pTIMHandle)
{
 8003470:	b590      	push	{r4, r7, lr}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
	/* This Callback function is executed every 10ms by TIM6 */

	if(pTIMHandle->Instance == TIM6)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a42      	ldr	r2, [pc, #264]	; (8003588 <TIM_PeriodElapsedCallback+0x118>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d179      	bne.n	8003576 <TIM_PeriodElapsedCallback+0x106>
	{
		// 1. Check the Button is pressed
		if(ButtonFlag == FLAG_RESET)
 8003482:	4b42      	ldr	r3, [pc, #264]	; (800358c <TIM_PeriodElapsedCallback+0x11c>)
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10b      	bne.n	80034a2 <TIM_PeriodElapsedCallback+0x32>
		{
			uint8_t buttonState;

			buttonState = READ_BIT(GPIOA->IDR, GPIO_PIN_7);
 800348a:	4b41      	ldr	r3, [pc, #260]	; (8003590 <TIM_PeriodElapsedCallback+0x120>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	b2db      	uxtb	r3, r3
 8003490:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003494:	73fb      	strb	r3, [r7, #15]

			if(buttonState == BUTTON_PRESSED)
 8003496:	7bfb      	ldrb	r3, [r7, #15]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d102      	bne.n	80034a2 <TIM_PeriodElapsedCallback+0x32>
			{
				ButtonFlag = FLAG_SET;
 800349c:	4b3b      	ldr	r3, [pc, #236]	; (800358c <TIM_PeriodElapsedCallback+0x11c>)
 800349e:	2201      	movs	r2, #1
 80034a0:	701a      	strb	r2, [r3, #0]
		}

		// 2. Calculate the Speed of BLDC Motor
		uint16_t motorSpeed;

		BLDC_Get_Speed(&BLDC1Handle, 0.05);
 80034a2:	a337      	add	r3, pc, #220	; (adr r3, 8003580 <TIM_PeriodElapsedCallback+0x110>)
 80034a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a8:	483a      	ldr	r0, [pc, #232]	; (8003594 <TIM_PeriodElapsedCallback+0x124>)
 80034aa:	f7fe fe45 	bl	8002138 <BLDC_Get_Speed>
		motorSpeed = (uint16_t)BLDC1Handle.Speed;
 80034ae:	4b39      	ldr	r3, [pc, #228]	; (8003594 <TIM_PeriodElapsedCallback+0x124>)
 80034b0:	f103 0468 	add.w	r4, r3, #104	; 0x68
 80034b4:	e9d4 3400 	ldrd	r3, r4, [r4]
 80034b8:	4618      	mov	r0, r3
 80034ba:	4621      	mov	r1, r4
 80034bc:	f7fd faf4 	bl	8000aa8 <__aeabi_d2uiz>
 80034c0:	4603      	mov	r3, r0
 80034c2:	81bb      	strh	r3, [r7, #12]

		MotorSpeedStr[0] = (motorSpeed / 1000) + 48;
 80034c4:	89bb      	ldrh	r3, [r7, #12]
 80034c6:	4a34      	ldr	r2, [pc, #208]	; (8003598 <TIM_PeriodElapsedCallback+0x128>)
 80034c8:	fba2 2303 	umull	r2, r3, r2, r3
 80034cc:	099b      	lsrs	r3, r3, #6
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	3330      	adds	r3, #48	; 0x30
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	4b31      	ldr	r3, [pc, #196]	; (800359c <TIM_PeriodElapsedCallback+0x12c>)
 80034d8:	701a      	strb	r2, [r3, #0]
		MotorSpeedStr[1] = ((motorSpeed % 1000) / 100) + 48;
 80034da:	89bb      	ldrh	r3, [r7, #12]
 80034dc:	4a2e      	ldr	r2, [pc, #184]	; (8003598 <TIM_PeriodElapsedCallback+0x128>)
 80034de:	fba2 1203 	umull	r1, r2, r2, r3
 80034e2:	0992      	lsrs	r2, r2, #6
 80034e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80034e8:	fb01 f202 	mul.w	r2, r1, r2
 80034ec:	1a9b      	subs	r3, r3, r2
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	4a2b      	ldr	r2, [pc, #172]	; (80035a0 <TIM_PeriodElapsedCallback+0x130>)
 80034f2:	fba2 2303 	umull	r2, r3, r2, r3
 80034f6:	095b      	lsrs	r3, r3, #5
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	3330      	adds	r3, #48	; 0x30
 80034fe:	b2da      	uxtb	r2, r3
 8003500:	4b26      	ldr	r3, [pc, #152]	; (800359c <TIM_PeriodElapsedCallback+0x12c>)
 8003502:	705a      	strb	r2, [r3, #1]
		MotorSpeedStr[2] = ((motorSpeed % 100) / 10) + 48;
 8003504:	89bb      	ldrh	r3, [r7, #12]
 8003506:	4a26      	ldr	r2, [pc, #152]	; (80035a0 <TIM_PeriodElapsedCallback+0x130>)
 8003508:	fba2 1203 	umull	r1, r2, r2, r3
 800350c:	0952      	lsrs	r2, r2, #5
 800350e:	2164      	movs	r1, #100	; 0x64
 8003510:	fb01 f202 	mul.w	r2, r1, r2
 8003514:	1a9b      	subs	r3, r3, r2
 8003516:	b29b      	uxth	r3, r3
 8003518:	4a22      	ldr	r2, [pc, #136]	; (80035a4 <TIM_PeriodElapsedCallback+0x134>)
 800351a:	fba2 2303 	umull	r2, r3, r2, r3
 800351e:	08db      	lsrs	r3, r3, #3
 8003520:	b29b      	uxth	r3, r3
 8003522:	b2db      	uxtb	r3, r3
 8003524:	3330      	adds	r3, #48	; 0x30
 8003526:	b2da      	uxtb	r2, r3
 8003528:	4b1c      	ldr	r3, [pc, #112]	; (800359c <TIM_PeriodElapsedCallback+0x12c>)
 800352a:	709a      	strb	r2, [r3, #2]
		MotorSpeedStr[3] = (motorSpeed % 10) + 48;
 800352c:	89ba      	ldrh	r2, [r7, #12]
 800352e:	4b1d      	ldr	r3, [pc, #116]	; (80035a4 <TIM_PeriodElapsedCallback+0x134>)
 8003530:	fba3 1302 	umull	r1, r3, r3, r2
 8003534:	08d9      	lsrs	r1, r3, #3
 8003536:	460b      	mov	r3, r1
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	440b      	add	r3, r1
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	b29b      	uxth	r3, r3
 8003542:	b2db      	uxtb	r3, r3
 8003544:	3330      	adds	r3, #48	; 0x30
 8003546:	b2da      	uxtb	r2, r3
 8003548:	4b14      	ldr	r3, [pc, #80]	; (800359c <TIM_PeriodElapsedCallback+0x12c>)
 800354a:	70da      	strb	r2, [r3, #3]
		MotorSpeedStr[4] = '\n';
 800354c:	4b13      	ldr	r3, [pc, #76]	; (800359c <TIM_PeriodElapsedCallback+0x12c>)
 800354e:	220a      	movs	r2, #10
 8003550:	711a      	strb	r2, [r3, #4]


		DISABLE_DMA1_CHANNEL7();
 8003552:	4b15      	ldr	r3, [pc, #84]	; (80035a8 <TIM_PeriodElapsedCallback+0x138>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a14      	ldr	r2, [pc, #80]	; (80035a8 <TIM_PeriodElapsedCallback+0x138>)
 8003558:	f023 0301 	bic.w	r3, r3, #1
 800355c:	6013      	str	r3, [r2, #0]
		DMA1_Channel7->CNDTR = strlen((char*)MotorSpeedStr);
 800355e:	4c12      	ldr	r4, [pc, #72]	; (80035a8 <TIM_PeriodElapsedCallback+0x138>)
 8003560:	480e      	ldr	r0, [pc, #56]	; (800359c <TIM_PeriodElapsedCallback+0x12c>)
 8003562:	f7fc fe05 	bl	8000170 <strlen>
 8003566:	4603      	mov	r3, r0
 8003568:	6063      	str	r3, [r4, #4]
		ENABLE_DMA1_CHANNEL7();
 800356a:	4b0f      	ldr	r3, [pc, #60]	; (80035a8 <TIM_PeriodElapsedCallback+0x138>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a0e      	ldr	r2, [pc, #56]	; (80035a8 <TIM_PeriodElapsedCallback+0x138>)
 8003570:	f043 0301 	orr.w	r3, r3, #1
 8003574:	6013      	str	r3, [r2, #0]
	}
}
 8003576:	bf00      	nop
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	bd90      	pop	{r4, r7, pc}
 800357e:	bf00      	nop
 8003580:	9999999a 	.word	0x9999999a
 8003584:	3fa99999 	.word	0x3fa99999
 8003588:	40001000 	.word	0x40001000
 800358c:	200001f4 	.word	0x200001f4
 8003590:	40010800 	.word	0x40010800
 8003594:	20000208 	.word	0x20000208
 8003598:	10624dd3 	.word	0x10624dd3
 800359c:	200001f8 	.word	0x200001f8
 80035a0:	51eb851f 	.word	0x51eb851f
 80035a4:	cccccccd 	.word	0xcccccccd
 80035a8:	40020080 	.word	0x40020080

080035ac <EXTI_Callback>:


void EXTI_Callback(uint32_t GPIO_Pin)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
	// 1. Detect current HallPhase location
	BLDC1Handle.HallPhase = (READ_BIT(GPIOC->IDR, BLDC1Handle.Init.GPIO_Pins_Hall)) >> 6U;
 80035b4:	4b09      	ldr	r3, [pc, #36]	; (80035dc <EXTI_Callback+0x30>)
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	4b09      	ldr	r3, [pc, #36]	; (80035e0 <EXTI_Callback+0x34>)
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	4013      	ands	r3, r2
 80035be:	099b      	lsrs	r3, r3, #6
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <EXTI_Callback+0x34>)
 80035c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

	// 2. Get current position value
	BLDC_Get_Position(&BLDC1Handle);
 80035c8:	4805      	ldr	r0, [pc, #20]	; (80035e0 <EXTI_Callback+0x34>)
 80035ca:	f7fe fe03 	bl	80021d4 <BLDC_Get_Position>

	// 3. Drive BLDC motor according to HallPhase location
	BLDC_Drive(&BLDC1Handle);
 80035ce:	4804      	ldr	r0, [pc, #16]	; (80035e0 <EXTI_Callback+0x34>)
 80035d0:	f7fe fd1a 	bl	8002008 <BLDC_Drive>


	UNUSED(GPIO_Pin);
}
 80035d4:	bf00      	nop
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40011000 	.word	0x40011000
 80035e0:	20000208 	.word	0x20000208

080035e4 <DMA1_HT_Complete_Callback>:


void DMA1_HT_Complete_Callback(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0


}
 80035e8:	bf00      	nop
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr

080035f0 <DMA1_FT_Complete_Callback>:


void DMA1_FT_Complete_Callback(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
//	uint16_t length = strlen((char*)MotorSpeedStr);
//	DISABLE_DMA1_CHANNEL7();
//	DMA1_Channel7->CNDTR = length;
//	ENABLE_DMA1_CHANNEL7();
}
 80035f4:	bf00      	nop
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bc80      	pop	{r7}
 80035fa:	4770      	bx	lr

080035fc <DMA1_TE_Error_Callback>:


void DMA1_TE_Error_Callback(void)
{
 80035fc:	b480      	push	{r7}
 80035fe:	af00      	add	r7, sp, #0

}
 8003600:	bf00      	nop
 8003602:	46bd      	mov	sp, r7
 8003604:	bc80      	pop	{r7}
 8003606:	4770      	bx	lr

08003608 <MemsetHandleStructure>:
/********************************************************************************************************************
 *							Group of functions which belong to main function for increasing Readability				*
 ********************************************************************************************************************/

void MemsetHandleStructure(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
	memset(&TIM6Handle, 0, sizeof(TIM6Handle));
 800360c:	2220      	movs	r2, #32
 800360e:	2100      	movs	r1, #0
 8003610:	4809      	ldr	r0, [pc, #36]	; (8003638 <MemsetHandleStructure+0x30>)
 8003612:	f000 f8cb 	bl	80037ac <memset>
	memset(&TIM4Handle, 0, sizeof(TIM4Handle));
 8003616:	2220      	movs	r2, #32
 8003618:	2100      	movs	r1, #0
 800361a:	4808      	ldr	r0, [pc, #32]	; (800363c <MemsetHandleStructure+0x34>)
 800361c:	f000 f8c6 	bl	80037ac <memset>
	memset(&BLDC1Handle, 0, sizeof(BLDC1Handle));
 8003620:	2270      	movs	r2, #112	; 0x70
 8003622:	2100      	movs	r1, #0
 8003624:	4806      	ldr	r0, [pc, #24]	; (8003640 <MemsetHandleStructure+0x38>)
 8003626:	f000 f8c1 	bl	80037ac <memset>
	memset(&UART2Handle, 0, sizeof(UART2Handle));
 800362a:	2234      	movs	r2, #52	; 0x34
 800362c:	2100      	movs	r1, #0
 800362e:	4805      	ldr	r0, [pc, #20]	; (8003644 <MemsetHandleStructure+0x3c>)
 8003630:	f000 f8bc 	bl	80037ac <memset>
}
 8003634:	bf00      	nop
 8003636:	bd80      	pop	{r7, pc}
 8003638:	200002cc 	.word	0x200002cc
 800363c:	20000278 	.word	0x20000278
 8003640:	20000208 	.word	0x20000208
 8003644:	20000298 	.word	0x20000298

08003648 <StartTimerPwm>:


void StartTimerPwm(BLDC_HandleTypeDef *pBLDCHandle)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
	TIM_PWM_Start(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);			// Start PWM for UB
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003654:	2100      	movs	r1, #0
 8003656:	4618      	mov	r0, r3
 8003658:	f7fe faec 	bl	8001c34 <TIM_PWM_Start>
	TIM_PWM_Start(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);			// Start PWM for VB
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003660:	2104      	movs	r1, #4
 8003662:	4618      	mov	r0, r3
 8003664:	f7fe fae6 	bl	8001c34 <TIM_PWM_Start>
	TIM_PWM_Start(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);			// Start PWM for WB
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366c:	2108      	movs	r1, #8
 800366e:	4618      	mov	r0, r3
 8003670:	f7fe fae0 	bl	8001c34 <TIM_PWM_Start>
}
 8003674:	bf00      	nop
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <DisableTimerPwmChannel>:
	TIM_ENABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
}


void DisableTimerPwmChannel(BLDC_HandleTypeDef *pBLDCHandle)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6a1a      	ldr	r2, [r3, #32]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0201 	bic.w	r2, r2, #1
 8003696:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6a1a      	ldr	r2, [r3, #32]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 0210 	bic.w	r2, r2, #16
 80036aa:	621a      	str	r2, [r3, #32]
	TIM_DISABLE_CHANNEL(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	6a1a      	ldr	r2, [r3, #32]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036be:	621a      	str	r2, [r3, #32]
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bc80      	pop	{r7}
 80036c8:	4770      	bx	lr

080036ca <SetPwmDuty>:


void SetPwmDuty(BLDC_HandleTypeDef *pBLDCHandle, uint32_t duty)
{
 80036ca:	b480      	push	{r7}
 80036cc:	b083      	sub	sp, #12
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
 80036d2:	6039      	str	r1, [r7, #0]
	TIM_SET_COMPARE(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_1, (uint16_t)duty);
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_SET_COMPARE(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_2, (uint16_t)duty);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	639a      	str	r2, [r3, #56]	; 0x38
	TIM_SET_COMPARE(pBLDCHandle->Init.TIM_Handle, TIM_CHANNEL_3, (uint16_t)duty);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	b29a      	uxth	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bc80      	pop	{r7}
 8003700:	4770      	bx	lr
	...

08003704 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003704:	480d      	ldr	r0, [pc, #52]	; (800373c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003706:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003708:	480d      	ldr	r0, [pc, #52]	; (8003740 <LoopForever+0x6>)
  ldr r1, =_edata
 800370a:	490e      	ldr	r1, [pc, #56]	; (8003744 <LoopForever+0xa>)
  ldr r2, =_sidata
 800370c:	4a0e      	ldr	r2, [pc, #56]	; (8003748 <LoopForever+0xe>)
  movs r3, #0
 800370e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003710:	e002      	b.n	8003718 <LoopCopyDataInit>

08003712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003716:	3304      	adds	r3, #4

08003718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800371a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800371c:	d3f9      	bcc.n	8003712 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800371e:	4a0b      	ldr	r2, [pc, #44]	; (800374c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003720:	4c0b      	ldr	r4, [pc, #44]	; (8003750 <LoopForever+0x16>)
  movs r3, #0
 8003722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003724:	e001      	b.n	800372a <LoopFillZerobss>

08003726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003728:	3204      	adds	r2, #4

0800372a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800372a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800372c:	d3fb      	bcc.n	8003726 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800372e:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8003732:	f000 f817 	bl	8003764 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003736:	f7ff fa1f 	bl	8002b78 <main>

0800373a <LoopForever>:

LoopForever:
    b LoopForever
 800373a:	e7fe      	b.n	800373a <LoopForever>
  ldr   r0, =_estack
 800373c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8003740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003744:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8003748:	08005450 	.word	0x08005450
  ldr r2, =_sbss
 800374c:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8003750:	200002f0 	.word	0x200002f0

08003754 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003754:	e7fe      	b.n	8003754 <ADC1_2_IRQHandler>
	...

08003758 <__errno>:
 8003758:	4b01      	ldr	r3, [pc, #4]	; (8003760 <__errno+0x8>)
 800375a:	6818      	ldr	r0, [r3, #0]
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	20000000 	.word	0x20000000

08003764 <__libc_init_array>:
 8003764:	b570      	push	{r4, r5, r6, lr}
 8003766:	2500      	movs	r5, #0
 8003768:	4e0c      	ldr	r6, [pc, #48]	; (800379c <__libc_init_array+0x38>)
 800376a:	4c0d      	ldr	r4, [pc, #52]	; (80037a0 <__libc_init_array+0x3c>)
 800376c:	1ba4      	subs	r4, r4, r6
 800376e:	10a4      	asrs	r4, r4, #2
 8003770:	42a5      	cmp	r5, r4
 8003772:	d109      	bne.n	8003788 <__libc_init_array+0x24>
 8003774:	f001 fd3c 	bl	80051f0 <_init>
 8003778:	2500      	movs	r5, #0
 800377a:	4e0a      	ldr	r6, [pc, #40]	; (80037a4 <__libc_init_array+0x40>)
 800377c:	4c0a      	ldr	r4, [pc, #40]	; (80037a8 <__libc_init_array+0x44>)
 800377e:	1ba4      	subs	r4, r4, r6
 8003780:	10a4      	asrs	r4, r4, #2
 8003782:	42a5      	cmp	r5, r4
 8003784:	d105      	bne.n	8003792 <__libc_init_array+0x2e>
 8003786:	bd70      	pop	{r4, r5, r6, pc}
 8003788:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800378c:	4798      	blx	r3
 800378e:	3501      	adds	r5, #1
 8003790:	e7ee      	b.n	8003770 <__libc_init_array+0xc>
 8003792:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003796:	4798      	blx	r3
 8003798:	3501      	adds	r5, #1
 800379a:	e7f2      	b.n	8003782 <__libc_init_array+0x1e>
 800379c:	08005448 	.word	0x08005448
 80037a0:	08005448 	.word	0x08005448
 80037a4:	08005448 	.word	0x08005448
 80037a8:	0800544c 	.word	0x0800544c

080037ac <memset>:
 80037ac:	4603      	mov	r3, r0
 80037ae:	4402      	add	r2, r0
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d100      	bne.n	80037b6 <memset+0xa>
 80037b4:	4770      	bx	lr
 80037b6:	f803 1b01 	strb.w	r1, [r3], #1
 80037ba:	e7f9      	b.n	80037b0 <memset+0x4>

080037bc <__cvt>:
 80037bc:	2b00      	cmp	r3, #0
 80037be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037c2:	461e      	mov	r6, r3
 80037c4:	bfbb      	ittet	lt
 80037c6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80037ca:	461e      	movlt	r6, r3
 80037cc:	2300      	movge	r3, #0
 80037ce:	232d      	movlt	r3, #45	; 0x2d
 80037d0:	b088      	sub	sp, #32
 80037d2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80037d4:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80037d8:	f027 0720 	bic.w	r7, r7, #32
 80037dc:	2f46      	cmp	r7, #70	; 0x46
 80037de:	4614      	mov	r4, r2
 80037e0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80037e2:	700b      	strb	r3, [r1, #0]
 80037e4:	d004      	beq.n	80037f0 <__cvt+0x34>
 80037e6:	2f45      	cmp	r7, #69	; 0x45
 80037e8:	d100      	bne.n	80037ec <__cvt+0x30>
 80037ea:	3501      	adds	r5, #1
 80037ec:	2302      	movs	r3, #2
 80037ee:	e000      	b.n	80037f2 <__cvt+0x36>
 80037f0:	2303      	movs	r3, #3
 80037f2:	aa07      	add	r2, sp, #28
 80037f4:	9204      	str	r2, [sp, #16]
 80037f6:	aa06      	add	r2, sp, #24
 80037f8:	e9cd a202 	strd	sl, r2, [sp, #8]
 80037fc:	e9cd 3500 	strd	r3, r5, [sp]
 8003800:	4622      	mov	r2, r4
 8003802:	4633      	mov	r3, r6
 8003804:	f000 fba8 	bl	8003f58 <_dtoa_r>
 8003808:	2f47      	cmp	r7, #71	; 0x47
 800380a:	4680      	mov	r8, r0
 800380c:	d102      	bne.n	8003814 <__cvt+0x58>
 800380e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003810:	07db      	lsls	r3, r3, #31
 8003812:	d526      	bpl.n	8003862 <__cvt+0xa6>
 8003814:	2f46      	cmp	r7, #70	; 0x46
 8003816:	eb08 0905 	add.w	r9, r8, r5
 800381a:	d111      	bne.n	8003840 <__cvt+0x84>
 800381c:	f898 3000 	ldrb.w	r3, [r8]
 8003820:	2b30      	cmp	r3, #48	; 0x30
 8003822:	d10a      	bne.n	800383a <__cvt+0x7e>
 8003824:	2200      	movs	r2, #0
 8003826:	2300      	movs	r3, #0
 8003828:	4620      	mov	r0, r4
 800382a:	4631      	mov	r1, r6
 800382c:	f7fd f8cc 	bl	80009c8 <__aeabi_dcmpeq>
 8003830:	b918      	cbnz	r0, 800383a <__cvt+0x7e>
 8003832:	f1c5 0501 	rsb	r5, r5, #1
 8003836:	f8ca 5000 	str.w	r5, [sl]
 800383a:	f8da 3000 	ldr.w	r3, [sl]
 800383e:	4499      	add	r9, r3
 8003840:	2200      	movs	r2, #0
 8003842:	2300      	movs	r3, #0
 8003844:	4620      	mov	r0, r4
 8003846:	4631      	mov	r1, r6
 8003848:	f7fd f8be 	bl	80009c8 <__aeabi_dcmpeq>
 800384c:	b938      	cbnz	r0, 800385e <__cvt+0xa2>
 800384e:	2230      	movs	r2, #48	; 0x30
 8003850:	9b07      	ldr	r3, [sp, #28]
 8003852:	454b      	cmp	r3, r9
 8003854:	d205      	bcs.n	8003862 <__cvt+0xa6>
 8003856:	1c59      	adds	r1, r3, #1
 8003858:	9107      	str	r1, [sp, #28]
 800385a:	701a      	strb	r2, [r3, #0]
 800385c:	e7f8      	b.n	8003850 <__cvt+0x94>
 800385e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003862:	4640      	mov	r0, r8
 8003864:	9b07      	ldr	r3, [sp, #28]
 8003866:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003868:	eba3 0308 	sub.w	r3, r3, r8
 800386c:	6013      	str	r3, [r2, #0]
 800386e:	b008      	add	sp, #32
 8003870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003874 <__exponent>:
 8003874:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003876:	2900      	cmp	r1, #0
 8003878:	bfb4      	ite	lt
 800387a:	232d      	movlt	r3, #45	; 0x2d
 800387c:	232b      	movge	r3, #43	; 0x2b
 800387e:	4604      	mov	r4, r0
 8003880:	bfb8      	it	lt
 8003882:	4249      	neglt	r1, r1
 8003884:	2909      	cmp	r1, #9
 8003886:	f804 2b02 	strb.w	r2, [r4], #2
 800388a:	7043      	strb	r3, [r0, #1]
 800388c:	dd21      	ble.n	80038d2 <__exponent+0x5e>
 800388e:	f10d 0307 	add.w	r3, sp, #7
 8003892:	461f      	mov	r7, r3
 8003894:	260a      	movs	r6, #10
 8003896:	fb91 f5f6 	sdiv	r5, r1, r6
 800389a:	fb06 1115 	mls	r1, r6, r5, r1
 800389e:	2d09      	cmp	r5, #9
 80038a0:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80038a4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80038a8:	f103 32ff 	add.w	r2, r3, #4294967295
 80038ac:	4629      	mov	r1, r5
 80038ae:	dc09      	bgt.n	80038c4 <__exponent+0x50>
 80038b0:	3130      	adds	r1, #48	; 0x30
 80038b2:	3b02      	subs	r3, #2
 80038b4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80038b8:	42bb      	cmp	r3, r7
 80038ba:	4622      	mov	r2, r4
 80038bc:	d304      	bcc.n	80038c8 <__exponent+0x54>
 80038be:	1a10      	subs	r0, r2, r0
 80038c0:	b003      	add	sp, #12
 80038c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038c4:	4613      	mov	r3, r2
 80038c6:	e7e6      	b.n	8003896 <__exponent+0x22>
 80038c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80038cc:	f804 2b01 	strb.w	r2, [r4], #1
 80038d0:	e7f2      	b.n	80038b8 <__exponent+0x44>
 80038d2:	2330      	movs	r3, #48	; 0x30
 80038d4:	4419      	add	r1, r3
 80038d6:	7083      	strb	r3, [r0, #2]
 80038d8:	1d02      	adds	r2, r0, #4
 80038da:	70c1      	strb	r1, [r0, #3]
 80038dc:	e7ef      	b.n	80038be <__exponent+0x4a>
	...

080038e0 <_printf_float>:
 80038e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038e4:	b091      	sub	sp, #68	; 0x44
 80038e6:	460c      	mov	r4, r1
 80038e8:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80038ea:	4693      	mov	fp, r2
 80038ec:	461e      	mov	r6, r3
 80038ee:	4605      	mov	r5, r0
 80038f0:	f001 f8e6 	bl	8004ac0 <_localeconv_r>
 80038f4:	6803      	ldr	r3, [r0, #0]
 80038f6:	4618      	mov	r0, r3
 80038f8:	9309      	str	r3, [sp, #36]	; 0x24
 80038fa:	f7fc fc39 	bl	8000170 <strlen>
 80038fe:	2300      	movs	r3, #0
 8003900:	930e      	str	r3, [sp, #56]	; 0x38
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	900a      	str	r0, [sp, #40]	; 0x28
 8003906:	3307      	adds	r3, #7
 8003908:	f023 0307 	bic.w	r3, r3, #7
 800390c:	f103 0208 	add.w	r2, r3, #8
 8003910:	f894 8018 	ldrb.w	r8, [r4, #24]
 8003914:	f8d4 a000 	ldr.w	sl, [r4]
 8003918:	603a      	str	r2, [r7, #0]
 800391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003922:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8003926:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800392a:	930b      	str	r3, [sp, #44]	; 0x2c
 800392c:	f04f 32ff 	mov.w	r2, #4294967295
 8003930:	4ba6      	ldr	r3, [pc, #664]	; (8003bcc <_printf_float+0x2ec>)
 8003932:	4638      	mov	r0, r7
 8003934:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003936:	f7fd f879 	bl	8000a2c <__aeabi_dcmpun>
 800393a:	bb68      	cbnz	r0, 8003998 <_printf_float+0xb8>
 800393c:	f04f 32ff 	mov.w	r2, #4294967295
 8003940:	4ba2      	ldr	r3, [pc, #648]	; (8003bcc <_printf_float+0x2ec>)
 8003942:	4638      	mov	r0, r7
 8003944:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003946:	f7fd f853 	bl	80009f0 <__aeabi_dcmple>
 800394a:	bb28      	cbnz	r0, 8003998 <_printf_float+0xb8>
 800394c:	2200      	movs	r2, #0
 800394e:	2300      	movs	r3, #0
 8003950:	4638      	mov	r0, r7
 8003952:	4649      	mov	r1, r9
 8003954:	f7fd f842 	bl	80009dc <__aeabi_dcmplt>
 8003958:	b110      	cbz	r0, 8003960 <_printf_float+0x80>
 800395a:	232d      	movs	r3, #45	; 0x2d
 800395c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003960:	4f9b      	ldr	r7, [pc, #620]	; (8003bd0 <_printf_float+0x2f0>)
 8003962:	4b9c      	ldr	r3, [pc, #624]	; (8003bd4 <_printf_float+0x2f4>)
 8003964:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003968:	bf98      	it	ls
 800396a:	461f      	movls	r7, r3
 800396c:	2303      	movs	r3, #3
 800396e:	f04f 0900 	mov.w	r9, #0
 8003972:	6123      	str	r3, [r4, #16]
 8003974:	f02a 0304 	bic.w	r3, sl, #4
 8003978:	6023      	str	r3, [r4, #0]
 800397a:	9600      	str	r6, [sp, #0]
 800397c:	465b      	mov	r3, fp
 800397e:	aa0f      	add	r2, sp, #60	; 0x3c
 8003980:	4621      	mov	r1, r4
 8003982:	4628      	mov	r0, r5
 8003984:	f000 f9e2 	bl	8003d4c <_printf_common>
 8003988:	3001      	adds	r0, #1
 800398a:	f040 8090 	bne.w	8003aae <_printf_float+0x1ce>
 800398e:	f04f 30ff 	mov.w	r0, #4294967295
 8003992:	b011      	add	sp, #68	; 0x44
 8003994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003998:	463a      	mov	r2, r7
 800399a:	464b      	mov	r3, r9
 800399c:	4638      	mov	r0, r7
 800399e:	4649      	mov	r1, r9
 80039a0:	f7fd f844 	bl	8000a2c <__aeabi_dcmpun>
 80039a4:	b110      	cbz	r0, 80039ac <_printf_float+0xcc>
 80039a6:	4f8c      	ldr	r7, [pc, #560]	; (8003bd8 <_printf_float+0x2f8>)
 80039a8:	4b8c      	ldr	r3, [pc, #560]	; (8003bdc <_printf_float+0x2fc>)
 80039aa:	e7db      	b.n	8003964 <_printf_float+0x84>
 80039ac:	6863      	ldr	r3, [r4, #4]
 80039ae:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80039b2:	1c59      	adds	r1, r3, #1
 80039b4:	a80d      	add	r0, sp, #52	; 0x34
 80039b6:	a90e      	add	r1, sp, #56	; 0x38
 80039b8:	d140      	bne.n	8003a3c <_printf_float+0x15c>
 80039ba:	2306      	movs	r3, #6
 80039bc:	6063      	str	r3, [r4, #4]
 80039be:	f04f 0c00 	mov.w	ip, #0
 80039c2:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80039c6:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80039ca:	6863      	ldr	r3, [r4, #4]
 80039cc:	6022      	str	r2, [r4, #0]
 80039ce:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	463a      	mov	r2, r7
 80039d6:	464b      	mov	r3, r9
 80039d8:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80039dc:	4628      	mov	r0, r5
 80039de:	f7ff feed 	bl	80037bc <__cvt>
 80039e2:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80039e6:	2b47      	cmp	r3, #71	; 0x47
 80039e8:	4607      	mov	r7, r0
 80039ea:	d109      	bne.n	8003a00 <_printf_float+0x120>
 80039ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80039ee:	1cd8      	adds	r0, r3, #3
 80039f0:	db02      	blt.n	80039f8 <_printf_float+0x118>
 80039f2:	6862      	ldr	r2, [r4, #4]
 80039f4:	4293      	cmp	r3, r2
 80039f6:	dd47      	ble.n	8003a88 <_printf_float+0x1a8>
 80039f8:	f1a8 0802 	sub.w	r8, r8, #2
 80039fc:	fa5f f888 	uxtb.w	r8, r8
 8003a00:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003a04:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003a06:	d824      	bhi.n	8003a52 <_printf_float+0x172>
 8003a08:	3901      	subs	r1, #1
 8003a0a:	4642      	mov	r2, r8
 8003a0c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003a10:	910d      	str	r1, [sp, #52]	; 0x34
 8003a12:	f7ff ff2f 	bl	8003874 <__exponent>
 8003a16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a18:	4681      	mov	r9, r0
 8003a1a:	1813      	adds	r3, r2, r0
 8003a1c:	2a01      	cmp	r2, #1
 8003a1e:	6123      	str	r3, [r4, #16]
 8003a20:	dc02      	bgt.n	8003a28 <_printf_float+0x148>
 8003a22:	6822      	ldr	r2, [r4, #0]
 8003a24:	07d1      	lsls	r1, r2, #31
 8003a26:	d501      	bpl.n	8003a2c <_printf_float+0x14c>
 8003a28:	3301      	adds	r3, #1
 8003a2a:	6123      	str	r3, [r4, #16]
 8003a2c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0a2      	beq.n	800397a <_printf_float+0x9a>
 8003a34:	232d      	movs	r3, #45	; 0x2d
 8003a36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a3a:	e79e      	b.n	800397a <_printf_float+0x9a>
 8003a3c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8003a40:	f000 816e 	beq.w	8003d20 <_printf_float+0x440>
 8003a44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a48:	d1b9      	bne.n	80039be <_printf_float+0xde>
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1b7      	bne.n	80039be <_printf_float+0xde>
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e7b4      	b.n	80039bc <_printf_float+0xdc>
 8003a52:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8003a56:	d119      	bne.n	8003a8c <_printf_float+0x1ac>
 8003a58:	2900      	cmp	r1, #0
 8003a5a:	6863      	ldr	r3, [r4, #4]
 8003a5c:	dd0c      	ble.n	8003a78 <_printf_float+0x198>
 8003a5e:	6121      	str	r1, [r4, #16]
 8003a60:	b913      	cbnz	r3, 8003a68 <_printf_float+0x188>
 8003a62:	6822      	ldr	r2, [r4, #0]
 8003a64:	07d2      	lsls	r2, r2, #31
 8003a66:	d502      	bpl.n	8003a6e <_printf_float+0x18e>
 8003a68:	3301      	adds	r3, #1
 8003a6a:	440b      	add	r3, r1
 8003a6c:	6123      	str	r3, [r4, #16]
 8003a6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a70:	f04f 0900 	mov.w	r9, #0
 8003a74:	65a3      	str	r3, [r4, #88]	; 0x58
 8003a76:	e7d9      	b.n	8003a2c <_printf_float+0x14c>
 8003a78:	b913      	cbnz	r3, 8003a80 <_printf_float+0x1a0>
 8003a7a:	6822      	ldr	r2, [r4, #0]
 8003a7c:	07d0      	lsls	r0, r2, #31
 8003a7e:	d501      	bpl.n	8003a84 <_printf_float+0x1a4>
 8003a80:	3302      	adds	r3, #2
 8003a82:	e7f3      	b.n	8003a6c <_printf_float+0x18c>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e7f1      	b.n	8003a6c <_printf_float+0x18c>
 8003a88:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003a8c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003a90:	4293      	cmp	r3, r2
 8003a92:	db05      	blt.n	8003aa0 <_printf_float+0x1c0>
 8003a94:	6822      	ldr	r2, [r4, #0]
 8003a96:	6123      	str	r3, [r4, #16]
 8003a98:	07d1      	lsls	r1, r2, #31
 8003a9a:	d5e8      	bpl.n	8003a6e <_printf_float+0x18e>
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	e7e5      	b.n	8003a6c <_printf_float+0x18c>
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bfcc      	ite	gt
 8003aa4:	2301      	movgt	r3, #1
 8003aa6:	f1c3 0302 	rsble	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	e7de      	b.n	8003a6c <_printf_float+0x18c>
 8003aae:	6823      	ldr	r3, [r4, #0]
 8003ab0:	055a      	lsls	r2, r3, #21
 8003ab2:	d407      	bmi.n	8003ac4 <_printf_float+0x1e4>
 8003ab4:	6923      	ldr	r3, [r4, #16]
 8003ab6:	463a      	mov	r2, r7
 8003ab8:	4659      	mov	r1, fp
 8003aba:	4628      	mov	r0, r5
 8003abc:	47b0      	blx	r6
 8003abe:	3001      	adds	r0, #1
 8003ac0:	d129      	bne.n	8003b16 <_printf_float+0x236>
 8003ac2:	e764      	b.n	800398e <_printf_float+0xae>
 8003ac4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003ac8:	f240 80d7 	bls.w	8003c7a <_printf_float+0x39a>
 8003acc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	f7fc ff78 	bl	80009c8 <__aeabi_dcmpeq>
 8003ad8:	b388      	cbz	r0, 8003b3e <_printf_float+0x25e>
 8003ada:	2301      	movs	r3, #1
 8003adc:	4a40      	ldr	r2, [pc, #256]	; (8003be0 <_printf_float+0x300>)
 8003ade:	4659      	mov	r1, fp
 8003ae0:	4628      	mov	r0, r5
 8003ae2:	47b0      	blx	r6
 8003ae4:	3001      	adds	r0, #1
 8003ae6:	f43f af52 	beq.w	800398e <_printf_float+0xae>
 8003aea:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003aee:	429a      	cmp	r2, r3
 8003af0:	db02      	blt.n	8003af8 <_printf_float+0x218>
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	07d8      	lsls	r0, r3, #31
 8003af6:	d50e      	bpl.n	8003b16 <_printf_float+0x236>
 8003af8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003afc:	4659      	mov	r1, fp
 8003afe:	4628      	mov	r0, r5
 8003b00:	47b0      	blx	r6
 8003b02:	3001      	adds	r0, #1
 8003b04:	f43f af43 	beq.w	800398e <_printf_float+0xae>
 8003b08:	2700      	movs	r7, #0
 8003b0a:	f104 081a 	add.w	r8, r4, #26
 8003b0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b10:	3b01      	subs	r3, #1
 8003b12:	42bb      	cmp	r3, r7
 8003b14:	dc09      	bgt.n	8003b2a <_printf_float+0x24a>
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	079f      	lsls	r7, r3, #30
 8003b1a:	f100 80fd 	bmi.w	8003d18 <_printf_float+0x438>
 8003b1e:	68e0      	ldr	r0, [r4, #12]
 8003b20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b22:	4298      	cmp	r0, r3
 8003b24:	bfb8      	it	lt
 8003b26:	4618      	movlt	r0, r3
 8003b28:	e733      	b.n	8003992 <_printf_float+0xb2>
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	4642      	mov	r2, r8
 8003b2e:	4659      	mov	r1, fp
 8003b30:	4628      	mov	r0, r5
 8003b32:	47b0      	blx	r6
 8003b34:	3001      	adds	r0, #1
 8003b36:	f43f af2a 	beq.w	800398e <_printf_float+0xae>
 8003b3a:	3701      	adds	r7, #1
 8003b3c:	e7e7      	b.n	8003b0e <_printf_float+0x22e>
 8003b3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	dc2b      	bgt.n	8003b9c <_printf_float+0x2bc>
 8003b44:	2301      	movs	r3, #1
 8003b46:	4a26      	ldr	r2, [pc, #152]	; (8003be0 <_printf_float+0x300>)
 8003b48:	4659      	mov	r1, fp
 8003b4a:	4628      	mov	r0, r5
 8003b4c:	47b0      	blx	r6
 8003b4e:	3001      	adds	r0, #1
 8003b50:	f43f af1d 	beq.w	800398e <_printf_float+0xae>
 8003b54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b56:	b923      	cbnz	r3, 8003b62 <_printf_float+0x282>
 8003b58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b5a:	b913      	cbnz	r3, 8003b62 <_printf_float+0x282>
 8003b5c:	6823      	ldr	r3, [r4, #0]
 8003b5e:	07d9      	lsls	r1, r3, #31
 8003b60:	d5d9      	bpl.n	8003b16 <_printf_float+0x236>
 8003b62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b66:	4659      	mov	r1, fp
 8003b68:	4628      	mov	r0, r5
 8003b6a:	47b0      	blx	r6
 8003b6c:	3001      	adds	r0, #1
 8003b6e:	f43f af0e 	beq.w	800398e <_printf_float+0xae>
 8003b72:	f04f 0800 	mov.w	r8, #0
 8003b76:	f104 091a 	add.w	r9, r4, #26
 8003b7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b7c:	425b      	negs	r3, r3
 8003b7e:	4543      	cmp	r3, r8
 8003b80:	dc01      	bgt.n	8003b86 <_printf_float+0x2a6>
 8003b82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b84:	e797      	b.n	8003ab6 <_printf_float+0x1d6>
 8003b86:	2301      	movs	r3, #1
 8003b88:	464a      	mov	r2, r9
 8003b8a:	4659      	mov	r1, fp
 8003b8c:	4628      	mov	r0, r5
 8003b8e:	47b0      	blx	r6
 8003b90:	3001      	adds	r0, #1
 8003b92:	f43f aefc 	beq.w	800398e <_printf_float+0xae>
 8003b96:	f108 0801 	add.w	r8, r8, #1
 8003b9a:	e7ee      	b.n	8003b7a <_printf_float+0x29a>
 8003b9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003b9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	bfa8      	it	ge
 8003ba4:	461a      	movge	r2, r3
 8003ba6:	2a00      	cmp	r2, #0
 8003ba8:	4690      	mov	r8, r2
 8003baa:	dd07      	ble.n	8003bbc <_printf_float+0x2dc>
 8003bac:	4613      	mov	r3, r2
 8003bae:	4659      	mov	r1, fp
 8003bb0:	463a      	mov	r2, r7
 8003bb2:	4628      	mov	r0, r5
 8003bb4:	47b0      	blx	r6
 8003bb6:	3001      	adds	r0, #1
 8003bb8:	f43f aee9 	beq.w	800398e <_printf_float+0xae>
 8003bbc:	f104 031a 	add.w	r3, r4, #26
 8003bc0:	f04f 0a00 	mov.w	sl, #0
 8003bc4:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003bc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bca:	e015      	b.n	8003bf8 <_printf_float+0x318>
 8003bcc:	7fefffff 	.word	0x7fefffff
 8003bd0:	08005220 	.word	0x08005220
 8003bd4:	0800521c 	.word	0x0800521c
 8003bd8:	08005228 	.word	0x08005228
 8003bdc:	08005224 	.word	0x08005224
 8003be0:	0800522c 	.word	0x0800522c
 8003be4:	2301      	movs	r3, #1
 8003be6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003be8:	4659      	mov	r1, fp
 8003bea:	4628      	mov	r0, r5
 8003bec:	47b0      	blx	r6
 8003bee:	3001      	adds	r0, #1
 8003bf0:	f43f aecd 	beq.w	800398e <_printf_float+0xae>
 8003bf4:	f10a 0a01 	add.w	sl, sl, #1
 8003bf8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8003bfc:	eba9 0308 	sub.w	r3, r9, r8
 8003c00:	4553      	cmp	r3, sl
 8003c02:	dcef      	bgt.n	8003be4 <_printf_float+0x304>
 8003c04:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	444f      	add	r7, r9
 8003c0c:	db14      	blt.n	8003c38 <_printf_float+0x358>
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	07da      	lsls	r2, r3, #31
 8003c12:	d411      	bmi.n	8003c38 <_printf_float+0x358>
 8003c14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c16:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c18:	eba3 0209 	sub.w	r2, r3, r9
 8003c1c:	eba3 0901 	sub.w	r9, r3, r1
 8003c20:	4591      	cmp	r9, r2
 8003c22:	bfa8      	it	ge
 8003c24:	4691      	movge	r9, r2
 8003c26:	f1b9 0f00 	cmp.w	r9, #0
 8003c2a:	dc0d      	bgt.n	8003c48 <_printf_float+0x368>
 8003c2c:	2700      	movs	r7, #0
 8003c2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c32:	f104 081a 	add.w	r8, r4, #26
 8003c36:	e018      	b.n	8003c6a <_printf_float+0x38a>
 8003c38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c3c:	4659      	mov	r1, fp
 8003c3e:	4628      	mov	r0, r5
 8003c40:	47b0      	blx	r6
 8003c42:	3001      	adds	r0, #1
 8003c44:	d1e6      	bne.n	8003c14 <_printf_float+0x334>
 8003c46:	e6a2      	b.n	800398e <_printf_float+0xae>
 8003c48:	464b      	mov	r3, r9
 8003c4a:	463a      	mov	r2, r7
 8003c4c:	4659      	mov	r1, fp
 8003c4e:	4628      	mov	r0, r5
 8003c50:	47b0      	blx	r6
 8003c52:	3001      	adds	r0, #1
 8003c54:	d1ea      	bne.n	8003c2c <_printf_float+0x34c>
 8003c56:	e69a      	b.n	800398e <_printf_float+0xae>
 8003c58:	2301      	movs	r3, #1
 8003c5a:	4642      	mov	r2, r8
 8003c5c:	4659      	mov	r1, fp
 8003c5e:	4628      	mov	r0, r5
 8003c60:	47b0      	blx	r6
 8003c62:	3001      	adds	r0, #1
 8003c64:	f43f ae93 	beq.w	800398e <_printf_float+0xae>
 8003c68:	3701      	adds	r7, #1
 8003c6a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c6e:	1a9b      	subs	r3, r3, r2
 8003c70:	eba3 0309 	sub.w	r3, r3, r9
 8003c74:	42bb      	cmp	r3, r7
 8003c76:	dcef      	bgt.n	8003c58 <_printf_float+0x378>
 8003c78:	e74d      	b.n	8003b16 <_printf_float+0x236>
 8003c7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c7c:	2a01      	cmp	r2, #1
 8003c7e:	dc01      	bgt.n	8003c84 <_printf_float+0x3a4>
 8003c80:	07db      	lsls	r3, r3, #31
 8003c82:	d538      	bpl.n	8003cf6 <_printf_float+0x416>
 8003c84:	2301      	movs	r3, #1
 8003c86:	463a      	mov	r2, r7
 8003c88:	4659      	mov	r1, fp
 8003c8a:	4628      	mov	r0, r5
 8003c8c:	47b0      	blx	r6
 8003c8e:	3001      	adds	r0, #1
 8003c90:	f43f ae7d 	beq.w	800398e <_printf_float+0xae>
 8003c94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c98:	4659      	mov	r1, fp
 8003c9a:	4628      	mov	r0, r5
 8003c9c:	47b0      	blx	r6
 8003c9e:	3001      	adds	r0, #1
 8003ca0:	f107 0701 	add.w	r7, r7, #1
 8003ca4:	f43f ae73 	beq.w	800398e <_printf_float+0xae>
 8003ca8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003cac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f103 38ff 	add.w	r8, r3, #4294967295
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f7fc fe87 	bl	80009c8 <__aeabi_dcmpeq>
 8003cba:	b9c0      	cbnz	r0, 8003cee <_printf_float+0x40e>
 8003cbc:	4643      	mov	r3, r8
 8003cbe:	463a      	mov	r2, r7
 8003cc0:	4659      	mov	r1, fp
 8003cc2:	4628      	mov	r0, r5
 8003cc4:	47b0      	blx	r6
 8003cc6:	3001      	adds	r0, #1
 8003cc8:	d10d      	bne.n	8003ce6 <_printf_float+0x406>
 8003cca:	e660      	b.n	800398e <_printf_float+0xae>
 8003ccc:	2301      	movs	r3, #1
 8003cce:	4642      	mov	r2, r8
 8003cd0:	4659      	mov	r1, fp
 8003cd2:	4628      	mov	r0, r5
 8003cd4:	47b0      	blx	r6
 8003cd6:	3001      	adds	r0, #1
 8003cd8:	f43f ae59 	beq.w	800398e <_printf_float+0xae>
 8003cdc:	3701      	adds	r7, #1
 8003cde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	42bb      	cmp	r3, r7
 8003ce4:	dcf2      	bgt.n	8003ccc <_printf_float+0x3ec>
 8003ce6:	464b      	mov	r3, r9
 8003ce8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003cec:	e6e4      	b.n	8003ab8 <_printf_float+0x1d8>
 8003cee:	2700      	movs	r7, #0
 8003cf0:	f104 081a 	add.w	r8, r4, #26
 8003cf4:	e7f3      	b.n	8003cde <_printf_float+0x3fe>
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e7e1      	b.n	8003cbe <_printf_float+0x3de>
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	4642      	mov	r2, r8
 8003cfe:	4659      	mov	r1, fp
 8003d00:	4628      	mov	r0, r5
 8003d02:	47b0      	blx	r6
 8003d04:	3001      	adds	r0, #1
 8003d06:	f43f ae42 	beq.w	800398e <_printf_float+0xae>
 8003d0a:	3701      	adds	r7, #1
 8003d0c:	68e3      	ldr	r3, [r4, #12]
 8003d0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003d10:	1a9b      	subs	r3, r3, r2
 8003d12:	42bb      	cmp	r3, r7
 8003d14:	dcf1      	bgt.n	8003cfa <_printf_float+0x41a>
 8003d16:	e702      	b.n	8003b1e <_printf_float+0x23e>
 8003d18:	2700      	movs	r7, #0
 8003d1a:	f104 0819 	add.w	r8, r4, #25
 8003d1e:	e7f5      	b.n	8003d0c <_printf_float+0x42c>
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f43f ae94 	beq.w	8003a4e <_printf_float+0x16e>
 8003d26:	f04f 0c00 	mov.w	ip, #0
 8003d2a:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8003d2e:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8003d32:	6022      	str	r2, [r4, #0]
 8003d34:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8003d38:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8003d3c:	9300      	str	r3, [sp, #0]
 8003d3e:	463a      	mov	r2, r7
 8003d40:	464b      	mov	r3, r9
 8003d42:	4628      	mov	r0, r5
 8003d44:	f7ff fd3a 	bl	80037bc <__cvt>
 8003d48:	4607      	mov	r7, r0
 8003d4a:	e64f      	b.n	80039ec <_printf_float+0x10c>

08003d4c <_printf_common>:
 8003d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d50:	4691      	mov	r9, r2
 8003d52:	461f      	mov	r7, r3
 8003d54:	688a      	ldr	r2, [r1, #8]
 8003d56:	690b      	ldr	r3, [r1, #16]
 8003d58:	4606      	mov	r6, r0
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	bfb8      	it	lt
 8003d5e:	4613      	movlt	r3, r2
 8003d60:	f8c9 3000 	str.w	r3, [r9]
 8003d64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d68:	460c      	mov	r4, r1
 8003d6a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d6e:	b112      	cbz	r2, 8003d76 <_printf_common+0x2a>
 8003d70:	3301      	adds	r3, #1
 8003d72:	f8c9 3000 	str.w	r3, [r9]
 8003d76:	6823      	ldr	r3, [r4, #0]
 8003d78:	0699      	lsls	r1, r3, #26
 8003d7a:	bf42      	ittt	mi
 8003d7c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003d80:	3302      	addmi	r3, #2
 8003d82:	f8c9 3000 	strmi.w	r3, [r9]
 8003d86:	6825      	ldr	r5, [r4, #0]
 8003d88:	f015 0506 	ands.w	r5, r5, #6
 8003d8c:	d107      	bne.n	8003d9e <_printf_common+0x52>
 8003d8e:	f104 0a19 	add.w	sl, r4, #25
 8003d92:	68e3      	ldr	r3, [r4, #12]
 8003d94:	f8d9 2000 	ldr.w	r2, [r9]
 8003d98:	1a9b      	subs	r3, r3, r2
 8003d9a:	42ab      	cmp	r3, r5
 8003d9c:	dc29      	bgt.n	8003df2 <_printf_common+0xa6>
 8003d9e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003da2:	6822      	ldr	r2, [r4, #0]
 8003da4:	3300      	adds	r3, #0
 8003da6:	bf18      	it	ne
 8003da8:	2301      	movne	r3, #1
 8003daa:	0692      	lsls	r2, r2, #26
 8003dac:	d42e      	bmi.n	8003e0c <_printf_common+0xc0>
 8003dae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003db2:	4639      	mov	r1, r7
 8003db4:	4630      	mov	r0, r6
 8003db6:	47c0      	blx	r8
 8003db8:	3001      	adds	r0, #1
 8003dba:	d021      	beq.n	8003e00 <_printf_common+0xb4>
 8003dbc:	6823      	ldr	r3, [r4, #0]
 8003dbe:	68e5      	ldr	r5, [r4, #12]
 8003dc0:	f003 0306 	and.w	r3, r3, #6
 8003dc4:	2b04      	cmp	r3, #4
 8003dc6:	bf18      	it	ne
 8003dc8:	2500      	movne	r5, #0
 8003dca:	f8d9 2000 	ldr.w	r2, [r9]
 8003dce:	f04f 0900 	mov.w	r9, #0
 8003dd2:	bf08      	it	eq
 8003dd4:	1aad      	subeq	r5, r5, r2
 8003dd6:	68a3      	ldr	r3, [r4, #8]
 8003dd8:	6922      	ldr	r2, [r4, #16]
 8003dda:	bf08      	it	eq
 8003ddc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003de0:	4293      	cmp	r3, r2
 8003de2:	bfc4      	itt	gt
 8003de4:	1a9b      	subgt	r3, r3, r2
 8003de6:	18ed      	addgt	r5, r5, r3
 8003de8:	341a      	adds	r4, #26
 8003dea:	454d      	cmp	r5, r9
 8003dec:	d11a      	bne.n	8003e24 <_printf_common+0xd8>
 8003dee:	2000      	movs	r0, #0
 8003df0:	e008      	b.n	8003e04 <_printf_common+0xb8>
 8003df2:	2301      	movs	r3, #1
 8003df4:	4652      	mov	r2, sl
 8003df6:	4639      	mov	r1, r7
 8003df8:	4630      	mov	r0, r6
 8003dfa:	47c0      	blx	r8
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	d103      	bne.n	8003e08 <_printf_common+0xbc>
 8003e00:	f04f 30ff 	mov.w	r0, #4294967295
 8003e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e08:	3501      	adds	r5, #1
 8003e0a:	e7c2      	b.n	8003d92 <_printf_common+0x46>
 8003e0c:	2030      	movs	r0, #48	; 0x30
 8003e0e:	18e1      	adds	r1, r4, r3
 8003e10:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e14:	1c5a      	adds	r2, r3, #1
 8003e16:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e1a:	4422      	add	r2, r4
 8003e1c:	3302      	adds	r3, #2
 8003e1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e22:	e7c4      	b.n	8003dae <_printf_common+0x62>
 8003e24:	2301      	movs	r3, #1
 8003e26:	4622      	mov	r2, r4
 8003e28:	4639      	mov	r1, r7
 8003e2a:	4630      	mov	r0, r6
 8003e2c:	47c0      	blx	r8
 8003e2e:	3001      	adds	r0, #1
 8003e30:	d0e6      	beq.n	8003e00 <_printf_common+0xb4>
 8003e32:	f109 0901 	add.w	r9, r9, #1
 8003e36:	e7d8      	b.n	8003dea <_printf_common+0x9e>

08003e38 <quorem>:
 8003e38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e3c:	6903      	ldr	r3, [r0, #16]
 8003e3e:	690c      	ldr	r4, [r1, #16]
 8003e40:	4680      	mov	r8, r0
 8003e42:	42a3      	cmp	r3, r4
 8003e44:	f2c0 8084 	blt.w	8003f50 <quorem+0x118>
 8003e48:	3c01      	subs	r4, #1
 8003e4a:	f101 0714 	add.w	r7, r1, #20
 8003e4e:	f100 0614 	add.w	r6, r0, #20
 8003e52:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003e56:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003e5a:	3501      	adds	r5, #1
 8003e5c:	fbb0 f5f5 	udiv	r5, r0, r5
 8003e60:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003e64:	eb06 030c 	add.w	r3, r6, ip
 8003e68:	eb07 090c 	add.w	r9, r7, ip
 8003e6c:	9301      	str	r3, [sp, #4]
 8003e6e:	b39d      	cbz	r5, 8003ed8 <quorem+0xa0>
 8003e70:	f04f 0a00 	mov.w	sl, #0
 8003e74:	4638      	mov	r0, r7
 8003e76:	46b6      	mov	lr, r6
 8003e78:	46d3      	mov	fp, sl
 8003e7a:	f850 2b04 	ldr.w	r2, [r0], #4
 8003e7e:	b293      	uxth	r3, r2
 8003e80:	fb05 a303 	mla	r3, r5, r3, sl
 8003e84:	0c12      	lsrs	r2, r2, #16
 8003e86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003e8a:	fb05 a202 	mla	r2, r5, r2, sl
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	ebab 0303 	sub.w	r3, fp, r3
 8003e94:	f8de b000 	ldr.w	fp, [lr]
 8003e98:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003e9c:	fa1f fb8b 	uxth.w	fp, fp
 8003ea0:	445b      	add	r3, fp
 8003ea2:	fa1f fb82 	uxth.w	fp, r2
 8003ea6:	f8de 2000 	ldr.w	r2, [lr]
 8003eaa:	4581      	cmp	r9, r0
 8003eac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003eb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003eba:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003ebe:	f84e 3b04 	str.w	r3, [lr], #4
 8003ec2:	d2da      	bcs.n	8003e7a <quorem+0x42>
 8003ec4:	f856 300c 	ldr.w	r3, [r6, ip]
 8003ec8:	b933      	cbnz	r3, 8003ed8 <quorem+0xa0>
 8003eca:	9b01      	ldr	r3, [sp, #4]
 8003ecc:	3b04      	subs	r3, #4
 8003ece:	429e      	cmp	r6, r3
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	d331      	bcc.n	8003f38 <quorem+0x100>
 8003ed4:	f8c8 4010 	str.w	r4, [r8, #16]
 8003ed8:	4640      	mov	r0, r8
 8003eda:	f001 f827 	bl	8004f2c <__mcmp>
 8003ede:	2800      	cmp	r0, #0
 8003ee0:	db26      	blt.n	8003f30 <quorem+0xf8>
 8003ee2:	4630      	mov	r0, r6
 8003ee4:	f04f 0c00 	mov.w	ip, #0
 8003ee8:	3501      	adds	r5, #1
 8003eea:	f857 1b04 	ldr.w	r1, [r7], #4
 8003eee:	f8d0 e000 	ldr.w	lr, [r0]
 8003ef2:	b28b      	uxth	r3, r1
 8003ef4:	ebac 0303 	sub.w	r3, ip, r3
 8003ef8:	fa1f f28e 	uxth.w	r2, lr
 8003efc:	4413      	add	r3, r2
 8003efe:	0c0a      	lsrs	r2, r1, #16
 8003f00:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003f04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f0e:	45b9      	cmp	r9, r7
 8003f10:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003f14:	f840 3b04 	str.w	r3, [r0], #4
 8003f18:	d2e7      	bcs.n	8003eea <quorem+0xb2>
 8003f1a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003f1e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003f22:	b92a      	cbnz	r2, 8003f30 <quorem+0xf8>
 8003f24:	3b04      	subs	r3, #4
 8003f26:	429e      	cmp	r6, r3
 8003f28:	461a      	mov	r2, r3
 8003f2a:	d30b      	bcc.n	8003f44 <quorem+0x10c>
 8003f2c:	f8c8 4010 	str.w	r4, [r8, #16]
 8003f30:	4628      	mov	r0, r5
 8003f32:	b003      	add	sp, #12
 8003f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f38:	6812      	ldr	r2, [r2, #0]
 8003f3a:	3b04      	subs	r3, #4
 8003f3c:	2a00      	cmp	r2, #0
 8003f3e:	d1c9      	bne.n	8003ed4 <quorem+0x9c>
 8003f40:	3c01      	subs	r4, #1
 8003f42:	e7c4      	b.n	8003ece <quorem+0x96>
 8003f44:	6812      	ldr	r2, [r2, #0]
 8003f46:	3b04      	subs	r3, #4
 8003f48:	2a00      	cmp	r2, #0
 8003f4a:	d1ef      	bne.n	8003f2c <quorem+0xf4>
 8003f4c:	3c01      	subs	r4, #1
 8003f4e:	e7ea      	b.n	8003f26 <quorem+0xee>
 8003f50:	2000      	movs	r0, #0
 8003f52:	e7ee      	b.n	8003f32 <quorem+0xfa>
 8003f54:	0000      	movs	r0, r0
	...

08003f58 <_dtoa_r>:
 8003f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f5c:	4616      	mov	r6, r2
 8003f5e:	461f      	mov	r7, r3
 8003f60:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003f62:	b095      	sub	sp, #84	; 0x54
 8003f64:	4604      	mov	r4, r0
 8003f66:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8003f6a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8003f6e:	b93d      	cbnz	r5, 8003f80 <_dtoa_r+0x28>
 8003f70:	2010      	movs	r0, #16
 8003f72:	f000 fdb3 	bl	8004adc <malloc>
 8003f76:	6260      	str	r0, [r4, #36]	; 0x24
 8003f78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003f7c:	6005      	str	r5, [r0, #0]
 8003f7e:	60c5      	str	r5, [r0, #12]
 8003f80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f82:	6819      	ldr	r1, [r3, #0]
 8003f84:	b151      	cbz	r1, 8003f9c <_dtoa_r+0x44>
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	2301      	movs	r3, #1
 8003f8a:	4093      	lsls	r3, r2
 8003f8c:	604a      	str	r2, [r1, #4]
 8003f8e:	608b      	str	r3, [r1, #8]
 8003f90:	4620      	mov	r0, r4
 8003f92:	f000 fdea 	bl	8004b6a <_Bfree>
 8003f96:	2200      	movs	r2, #0
 8003f98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	1e3b      	subs	r3, r7, #0
 8003f9e:	bfaf      	iteee	ge
 8003fa0:	2300      	movge	r3, #0
 8003fa2:	2201      	movlt	r2, #1
 8003fa4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003fa8:	9303      	strlt	r3, [sp, #12]
 8003faa:	bfac      	ite	ge
 8003fac:	f8c8 3000 	strge.w	r3, [r8]
 8003fb0:	f8c8 2000 	strlt.w	r2, [r8]
 8003fb4:	4bae      	ldr	r3, [pc, #696]	; (8004270 <_dtoa_r+0x318>)
 8003fb6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003fba:	ea33 0308 	bics.w	r3, r3, r8
 8003fbe:	d11b      	bne.n	8003ff8 <_dtoa_r+0xa0>
 8003fc0:	f242 730f 	movw	r3, #9999	; 0x270f
 8003fc4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003fc6:	6013      	str	r3, [r2, #0]
 8003fc8:	9b02      	ldr	r3, [sp, #8]
 8003fca:	b923      	cbnz	r3, 8003fd6 <_dtoa_r+0x7e>
 8003fcc:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003fd0:	2800      	cmp	r0, #0
 8003fd2:	f000 8545 	beq.w	8004a60 <_dtoa_r+0xb08>
 8003fd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003fd8:	b953      	cbnz	r3, 8003ff0 <_dtoa_r+0x98>
 8003fda:	4ba6      	ldr	r3, [pc, #664]	; (8004274 <_dtoa_r+0x31c>)
 8003fdc:	e021      	b.n	8004022 <_dtoa_r+0xca>
 8003fde:	4ba6      	ldr	r3, [pc, #664]	; (8004278 <_dtoa_r+0x320>)
 8003fe0:	9306      	str	r3, [sp, #24]
 8003fe2:	3308      	adds	r3, #8
 8003fe4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003fe6:	6013      	str	r3, [r2, #0]
 8003fe8:	9806      	ldr	r0, [sp, #24]
 8003fea:	b015      	add	sp, #84	; 0x54
 8003fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ff0:	4ba0      	ldr	r3, [pc, #640]	; (8004274 <_dtoa_r+0x31c>)
 8003ff2:	9306      	str	r3, [sp, #24]
 8003ff4:	3303      	adds	r3, #3
 8003ff6:	e7f5      	b.n	8003fe4 <_dtoa_r+0x8c>
 8003ff8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	2300      	movs	r3, #0
 8004000:	4630      	mov	r0, r6
 8004002:	4639      	mov	r1, r7
 8004004:	f7fc fce0 	bl	80009c8 <__aeabi_dcmpeq>
 8004008:	4682      	mov	sl, r0
 800400a:	b160      	cbz	r0, 8004026 <_dtoa_r+0xce>
 800400c:	2301      	movs	r3, #1
 800400e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004010:	6013      	str	r3, [r2, #0]
 8004012:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004014:	2b00      	cmp	r3, #0
 8004016:	f000 8520 	beq.w	8004a5a <_dtoa_r+0xb02>
 800401a:	4b98      	ldr	r3, [pc, #608]	; (800427c <_dtoa_r+0x324>)
 800401c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800401e:	6013      	str	r3, [r2, #0]
 8004020:	3b01      	subs	r3, #1
 8004022:	9306      	str	r3, [sp, #24]
 8004024:	e7e0      	b.n	8003fe8 <_dtoa_r+0x90>
 8004026:	ab12      	add	r3, sp, #72	; 0x48
 8004028:	9301      	str	r3, [sp, #4]
 800402a:	ab13      	add	r3, sp, #76	; 0x4c
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	4632      	mov	r2, r6
 8004030:	463b      	mov	r3, r7
 8004032:	4620      	mov	r0, r4
 8004034:	f000 fff2 	bl	800501c <__d2b>
 8004038:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800403c:	4683      	mov	fp, r0
 800403e:	2d00      	cmp	r5, #0
 8004040:	d07d      	beq.n	800413e <_dtoa_r+0x1e6>
 8004042:	46b0      	mov	r8, r6
 8004044:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004048:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800404c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8004050:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004054:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8004058:	2200      	movs	r2, #0
 800405a:	4b89      	ldr	r3, [pc, #548]	; (8004280 <_dtoa_r+0x328>)
 800405c:	4640      	mov	r0, r8
 800405e:	4649      	mov	r1, r9
 8004060:	f7fc f892 	bl	8000188 <__aeabi_dsub>
 8004064:	a37c      	add	r3, pc, #496	; (adr r3, 8004258 <_dtoa_r+0x300>)
 8004066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406a:	f7fc fa45 	bl	80004f8 <__aeabi_dmul>
 800406e:	a37c      	add	r3, pc, #496	; (adr r3, 8004260 <_dtoa_r+0x308>)
 8004070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004074:	f7fc f88a 	bl	800018c <__adddf3>
 8004078:	4606      	mov	r6, r0
 800407a:	4628      	mov	r0, r5
 800407c:	460f      	mov	r7, r1
 800407e:	f7fc f9d1 	bl	8000424 <__aeabi_i2d>
 8004082:	a379      	add	r3, pc, #484	; (adr r3, 8004268 <_dtoa_r+0x310>)
 8004084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004088:	f7fc fa36 	bl	80004f8 <__aeabi_dmul>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4630      	mov	r0, r6
 8004092:	4639      	mov	r1, r7
 8004094:	f7fc f87a 	bl	800018c <__adddf3>
 8004098:	4606      	mov	r6, r0
 800409a:	460f      	mov	r7, r1
 800409c:	f7fc fcdc 	bl	8000a58 <__aeabi_d2iz>
 80040a0:	2200      	movs	r2, #0
 80040a2:	4682      	mov	sl, r0
 80040a4:	2300      	movs	r3, #0
 80040a6:	4630      	mov	r0, r6
 80040a8:	4639      	mov	r1, r7
 80040aa:	f7fc fc97 	bl	80009dc <__aeabi_dcmplt>
 80040ae:	b148      	cbz	r0, 80040c4 <_dtoa_r+0x16c>
 80040b0:	4650      	mov	r0, sl
 80040b2:	f7fc f9b7 	bl	8000424 <__aeabi_i2d>
 80040b6:	4632      	mov	r2, r6
 80040b8:	463b      	mov	r3, r7
 80040ba:	f7fc fc85 	bl	80009c8 <__aeabi_dcmpeq>
 80040be:	b908      	cbnz	r0, 80040c4 <_dtoa_r+0x16c>
 80040c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80040c4:	f1ba 0f16 	cmp.w	sl, #22
 80040c8:	d85a      	bhi.n	8004180 <_dtoa_r+0x228>
 80040ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80040ce:	496d      	ldr	r1, [pc, #436]	; (8004284 <_dtoa_r+0x32c>)
 80040d0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80040d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040d8:	f7fc fc9e 	bl	8000a18 <__aeabi_dcmpgt>
 80040dc:	2800      	cmp	r0, #0
 80040de:	d051      	beq.n	8004184 <_dtoa_r+0x22c>
 80040e0:	2300      	movs	r3, #0
 80040e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80040e6:	930d      	str	r3, [sp, #52]	; 0x34
 80040e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80040ea:	1b5d      	subs	r5, r3, r5
 80040ec:	1e6b      	subs	r3, r5, #1
 80040ee:	9307      	str	r3, [sp, #28]
 80040f0:	bf43      	ittte	mi
 80040f2:	2300      	movmi	r3, #0
 80040f4:	f1c5 0901 	rsbmi	r9, r5, #1
 80040f8:	9307      	strmi	r3, [sp, #28]
 80040fa:	f04f 0900 	movpl.w	r9, #0
 80040fe:	f1ba 0f00 	cmp.w	sl, #0
 8004102:	db41      	blt.n	8004188 <_dtoa_r+0x230>
 8004104:	9b07      	ldr	r3, [sp, #28]
 8004106:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800410a:	4453      	add	r3, sl
 800410c:	9307      	str	r3, [sp, #28]
 800410e:	2300      	movs	r3, #0
 8004110:	9308      	str	r3, [sp, #32]
 8004112:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004114:	2b09      	cmp	r3, #9
 8004116:	f200 808f 	bhi.w	8004238 <_dtoa_r+0x2e0>
 800411a:	2b05      	cmp	r3, #5
 800411c:	bfc4      	itt	gt
 800411e:	3b04      	subgt	r3, #4
 8004120:	931e      	strgt	r3, [sp, #120]	; 0x78
 8004122:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004124:	bfc8      	it	gt
 8004126:	2500      	movgt	r5, #0
 8004128:	f1a3 0302 	sub.w	r3, r3, #2
 800412c:	bfd8      	it	le
 800412e:	2501      	movle	r5, #1
 8004130:	2b03      	cmp	r3, #3
 8004132:	f200 808d 	bhi.w	8004250 <_dtoa_r+0x2f8>
 8004136:	e8df f003 	tbb	[pc, r3]
 800413a:	7d7b      	.short	0x7d7b
 800413c:	6f2f      	.short	0x6f2f
 800413e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8004142:	441d      	add	r5, r3
 8004144:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004148:	2820      	cmp	r0, #32
 800414a:	dd13      	ble.n	8004174 <_dtoa_r+0x21c>
 800414c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004150:	9b02      	ldr	r3, [sp, #8]
 8004152:	fa08 f800 	lsl.w	r8, r8, r0
 8004156:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800415a:	fa23 f000 	lsr.w	r0, r3, r0
 800415e:	ea48 0000 	orr.w	r0, r8, r0
 8004162:	f7fc f94f 	bl	8000404 <__aeabi_ui2d>
 8004166:	2301      	movs	r3, #1
 8004168:	4680      	mov	r8, r0
 800416a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800416e:	3d01      	subs	r5, #1
 8004170:	9310      	str	r3, [sp, #64]	; 0x40
 8004172:	e771      	b.n	8004058 <_dtoa_r+0x100>
 8004174:	9b02      	ldr	r3, [sp, #8]
 8004176:	f1c0 0020 	rsb	r0, r0, #32
 800417a:	fa03 f000 	lsl.w	r0, r3, r0
 800417e:	e7f0      	b.n	8004162 <_dtoa_r+0x20a>
 8004180:	2301      	movs	r3, #1
 8004182:	e7b0      	b.n	80040e6 <_dtoa_r+0x18e>
 8004184:	900d      	str	r0, [sp, #52]	; 0x34
 8004186:	e7af      	b.n	80040e8 <_dtoa_r+0x190>
 8004188:	f1ca 0300 	rsb	r3, sl, #0
 800418c:	9308      	str	r3, [sp, #32]
 800418e:	2300      	movs	r3, #0
 8004190:	eba9 090a 	sub.w	r9, r9, sl
 8004194:	930c      	str	r3, [sp, #48]	; 0x30
 8004196:	e7bc      	b.n	8004112 <_dtoa_r+0x1ba>
 8004198:	2301      	movs	r3, #1
 800419a:	9309      	str	r3, [sp, #36]	; 0x24
 800419c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800419e:	2b00      	cmp	r3, #0
 80041a0:	dd74      	ble.n	800428c <_dtoa_r+0x334>
 80041a2:	4698      	mov	r8, r3
 80041a4:	9304      	str	r3, [sp, #16]
 80041a6:	2200      	movs	r2, #0
 80041a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80041aa:	6072      	str	r2, [r6, #4]
 80041ac:	2204      	movs	r2, #4
 80041ae:	f102 0014 	add.w	r0, r2, #20
 80041b2:	4298      	cmp	r0, r3
 80041b4:	6871      	ldr	r1, [r6, #4]
 80041b6:	d96e      	bls.n	8004296 <_dtoa_r+0x33e>
 80041b8:	4620      	mov	r0, r4
 80041ba:	f000 fca2 	bl	8004b02 <_Balloc>
 80041be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041c0:	6030      	str	r0, [r6, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f1b8 0f0e 	cmp.w	r8, #14
 80041c8:	9306      	str	r3, [sp, #24]
 80041ca:	f200 80ed 	bhi.w	80043a8 <_dtoa_r+0x450>
 80041ce:	2d00      	cmp	r5, #0
 80041d0:	f000 80ea 	beq.w	80043a8 <_dtoa_r+0x450>
 80041d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80041d8:	f1ba 0f00 	cmp.w	sl, #0
 80041dc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80041e0:	dd77      	ble.n	80042d2 <_dtoa_r+0x37a>
 80041e2:	4a28      	ldr	r2, [pc, #160]	; (8004284 <_dtoa_r+0x32c>)
 80041e4:	f00a 030f 	and.w	r3, sl, #15
 80041e8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80041ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80041f0:	06f0      	lsls	r0, r6, #27
 80041f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80041fa:	d568      	bpl.n	80042ce <_dtoa_r+0x376>
 80041fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004200:	4b21      	ldr	r3, [pc, #132]	; (8004288 <_dtoa_r+0x330>)
 8004202:	2503      	movs	r5, #3
 8004204:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004208:	f7fc faa0 	bl	800074c <__aeabi_ddiv>
 800420c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004210:	f006 060f 	and.w	r6, r6, #15
 8004214:	4f1c      	ldr	r7, [pc, #112]	; (8004288 <_dtoa_r+0x330>)
 8004216:	e04f      	b.n	80042b8 <_dtoa_r+0x360>
 8004218:	2301      	movs	r3, #1
 800421a:	9309      	str	r3, [sp, #36]	; 0x24
 800421c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800421e:	4453      	add	r3, sl
 8004220:	f103 0801 	add.w	r8, r3, #1
 8004224:	9304      	str	r3, [sp, #16]
 8004226:	4643      	mov	r3, r8
 8004228:	2b01      	cmp	r3, #1
 800422a:	bfb8      	it	lt
 800422c:	2301      	movlt	r3, #1
 800422e:	e7ba      	b.n	80041a6 <_dtoa_r+0x24e>
 8004230:	2300      	movs	r3, #0
 8004232:	e7b2      	b.n	800419a <_dtoa_r+0x242>
 8004234:	2300      	movs	r3, #0
 8004236:	e7f0      	b.n	800421a <_dtoa_r+0x2c2>
 8004238:	2501      	movs	r5, #1
 800423a:	2300      	movs	r3, #0
 800423c:	9509      	str	r5, [sp, #36]	; 0x24
 800423e:	931e      	str	r3, [sp, #120]	; 0x78
 8004240:	f04f 33ff 	mov.w	r3, #4294967295
 8004244:	2200      	movs	r2, #0
 8004246:	9304      	str	r3, [sp, #16]
 8004248:	4698      	mov	r8, r3
 800424a:	2312      	movs	r3, #18
 800424c:	921f      	str	r2, [sp, #124]	; 0x7c
 800424e:	e7aa      	b.n	80041a6 <_dtoa_r+0x24e>
 8004250:	2301      	movs	r3, #1
 8004252:	9309      	str	r3, [sp, #36]	; 0x24
 8004254:	e7f4      	b.n	8004240 <_dtoa_r+0x2e8>
 8004256:	bf00      	nop
 8004258:	636f4361 	.word	0x636f4361
 800425c:	3fd287a7 	.word	0x3fd287a7
 8004260:	8b60c8b3 	.word	0x8b60c8b3
 8004264:	3fc68a28 	.word	0x3fc68a28
 8004268:	509f79fb 	.word	0x509f79fb
 800426c:	3fd34413 	.word	0x3fd34413
 8004270:	7ff00000 	.word	0x7ff00000
 8004274:	08005237 	.word	0x08005237
 8004278:	0800522e 	.word	0x0800522e
 800427c:	0800522d 	.word	0x0800522d
 8004280:	3ff80000 	.word	0x3ff80000
 8004284:	08005268 	.word	0x08005268
 8004288:	08005240 	.word	0x08005240
 800428c:	2301      	movs	r3, #1
 800428e:	9304      	str	r3, [sp, #16]
 8004290:	4698      	mov	r8, r3
 8004292:	461a      	mov	r2, r3
 8004294:	e7da      	b.n	800424c <_dtoa_r+0x2f4>
 8004296:	3101      	adds	r1, #1
 8004298:	6071      	str	r1, [r6, #4]
 800429a:	0052      	lsls	r2, r2, #1
 800429c:	e787      	b.n	80041ae <_dtoa_r+0x256>
 800429e:	07f1      	lsls	r1, r6, #31
 80042a0:	d508      	bpl.n	80042b4 <_dtoa_r+0x35c>
 80042a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80042a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042aa:	f7fc f925 	bl	80004f8 <__aeabi_dmul>
 80042ae:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80042b2:	3501      	adds	r5, #1
 80042b4:	1076      	asrs	r6, r6, #1
 80042b6:	3708      	adds	r7, #8
 80042b8:	2e00      	cmp	r6, #0
 80042ba:	d1f0      	bne.n	800429e <_dtoa_r+0x346>
 80042bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80042c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80042c4:	f7fc fa42 	bl	800074c <__aeabi_ddiv>
 80042c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042cc:	e01b      	b.n	8004306 <_dtoa_r+0x3ae>
 80042ce:	2502      	movs	r5, #2
 80042d0:	e7a0      	b.n	8004214 <_dtoa_r+0x2bc>
 80042d2:	f000 80a4 	beq.w	800441e <_dtoa_r+0x4c6>
 80042d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80042da:	f1ca 0600 	rsb	r6, sl, #0
 80042de:	4ba0      	ldr	r3, [pc, #640]	; (8004560 <_dtoa_r+0x608>)
 80042e0:	f006 020f 	and.w	r2, r6, #15
 80042e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80042e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ec:	f7fc f904 	bl	80004f8 <__aeabi_dmul>
 80042f0:	2502      	movs	r5, #2
 80042f2:	2300      	movs	r3, #0
 80042f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042f8:	4f9a      	ldr	r7, [pc, #616]	; (8004564 <_dtoa_r+0x60c>)
 80042fa:	1136      	asrs	r6, r6, #4
 80042fc:	2e00      	cmp	r6, #0
 80042fe:	f040 8083 	bne.w	8004408 <_dtoa_r+0x4b0>
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1e0      	bne.n	80042c8 <_dtoa_r+0x370>
 8004306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 808a 	beq.w	8004422 <_dtoa_r+0x4ca>
 800430e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004312:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004316:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800431a:	2200      	movs	r2, #0
 800431c:	4b92      	ldr	r3, [pc, #584]	; (8004568 <_dtoa_r+0x610>)
 800431e:	f7fc fb5d 	bl	80009dc <__aeabi_dcmplt>
 8004322:	2800      	cmp	r0, #0
 8004324:	d07d      	beq.n	8004422 <_dtoa_r+0x4ca>
 8004326:	f1b8 0f00 	cmp.w	r8, #0
 800432a:	d07a      	beq.n	8004422 <_dtoa_r+0x4ca>
 800432c:	9b04      	ldr	r3, [sp, #16]
 800432e:	2b00      	cmp	r3, #0
 8004330:	dd36      	ble.n	80043a0 <_dtoa_r+0x448>
 8004332:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004336:	2200      	movs	r2, #0
 8004338:	4b8c      	ldr	r3, [pc, #560]	; (800456c <_dtoa_r+0x614>)
 800433a:	f7fc f8dd 	bl	80004f8 <__aeabi_dmul>
 800433e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004342:	9e04      	ldr	r6, [sp, #16]
 8004344:	f10a 37ff 	add.w	r7, sl, #4294967295
 8004348:	3501      	adds	r5, #1
 800434a:	4628      	mov	r0, r5
 800434c:	f7fc f86a 	bl	8000424 <__aeabi_i2d>
 8004350:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004354:	f7fc f8d0 	bl	80004f8 <__aeabi_dmul>
 8004358:	2200      	movs	r2, #0
 800435a:	4b85      	ldr	r3, [pc, #532]	; (8004570 <_dtoa_r+0x618>)
 800435c:	f7fb ff16 	bl	800018c <__adddf3>
 8004360:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8004364:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004368:	950b      	str	r5, [sp, #44]	; 0x2c
 800436a:	2e00      	cmp	r6, #0
 800436c:	d15c      	bne.n	8004428 <_dtoa_r+0x4d0>
 800436e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004372:	2200      	movs	r2, #0
 8004374:	4b7f      	ldr	r3, [pc, #508]	; (8004574 <_dtoa_r+0x61c>)
 8004376:	f7fb ff07 	bl	8000188 <__aeabi_dsub>
 800437a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800437c:	462b      	mov	r3, r5
 800437e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004382:	f7fc fb49 	bl	8000a18 <__aeabi_dcmpgt>
 8004386:	2800      	cmp	r0, #0
 8004388:	f040 8281 	bne.w	800488e <_dtoa_r+0x936>
 800438c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004392:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004396:	f7fc fb21 	bl	80009dc <__aeabi_dcmplt>
 800439a:	2800      	cmp	r0, #0
 800439c:	f040 8275 	bne.w	800488a <_dtoa_r+0x932>
 80043a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80043a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80043a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f2c0 814b 	blt.w	8004646 <_dtoa_r+0x6ee>
 80043b0:	f1ba 0f0e 	cmp.w	sl, #14
 80043b4:	f300 8147 	bgt.w	8004646 <_dtoa_r+0x6ee>
 80043b8:	4b69      	ldr	r3, [pc, #420]	; (8004560 <_dtoa_r+0x608>)
 80043ba:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80043be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80043c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f280 80d7 	bge.w	800457c <_dtoa_r+0x624>
 80043ce:	f1b8 0f00 	cmp.w	r8, #0
 80043d2:	f300 80d3 	bgt.w	800457c <_dtoa_r+0x624>
 80043d6:	f040 8257 	bne.w	8004888 <_dtoa_r+0x930>
 80043da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80043de:	2200      	movs	r2, #0
 80043e0:	4b64      	ldr	r3, [pc, #400]	; (8004574 <_dtoa_r+0x61c>)
 80043e2:	f7fc f889 	bl	80004f8 <__aeabi_dmul>
 80043e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80043ea:	f7fc fb0b 	bl	8000a04 <__aeabi_dcmpge>
 80043ee:	4646      	mov	r6, r8
 80043f0:	4647      	mov	r7, r8
 80043f2:	2800      	cmp	r0, #0
 80043f4:	f040 822d 	bne.w	8004852 <_dtoa_r+0x8fa>
 80043f8:	9b06      	ldr	r3, [sp, #24]
 80043fa:	9a06      	ldr	r2, [sp, #24]
 80043fc:	1c5d      	adds	r5, r3, #1
 80043fe:	2331      	movs	r3, #49	; 0x31
 8004400:	f10a 0a01 	add.w	sl, sl, #1
 8004404:	7013      	strb	r3, [r2, #0]
 8004406:	e228      	b.n	800485a <_dtoa_r+0x902>
 8004408:	07f2      	lsls	r2, r6, #31
 800440a:	d505      	bpl.n	8004418 <_dtoa_r+0x4c0>
 800440c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004410:	f7fc f872 	bl	80004f8 <__aeabi_dmul>
 8004414:	2301      	movs	r3, #1
 8004416:	3501      	adds	r5, #1
 8004418:	1076      	asrs	r6, r6, #1
 800441a:	3708      	adds	r7, #8
 800441c:	e76e      	b.n	80042fc <_dtoa_r+0x3a4>
 800441e:	2502      	movs	r5, #2
 8004420:	e771      	b.n	8004306 <_dtoa_r+0x3ae>
 8004422:	4657      	mov	r7, sl
 8004424:	4646      	mov	r6, r8
 8004426:	e790      	b.n	800434a <_dtoa_r+0x3f2>
 8004428:	4b4d      	ldr	r3, [pc, #308]	; (8004560 <_dtoa_r+0x608>)
 800442a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800442e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8004432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004434:	2b00      	cmp	r3, #0
 8004436:	d048      	beq.n	80044ca <_dtoa_r+0x572>
 8004438:	4602      	mov	r2, r0
 800443a:	460b      	mov	r3, r1
 800443c:	2000      	movs	r0, #0
 800443e:	494e      	ldr	r1, [pc, #312]	; (8004578 <_dtoa_r+0x620>)
 8004440:	f7fc f984 	bl	800074c <__aeabi_ddiv>
 8004444:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004448:	f7fb fe9e 	bl	8000188 <__aeabi_dsub>
 800444c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004450:	9d06      	ldr	r5, [sp, #24]
 8004452:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004456:	f7fc faff 	bl	8000a58 <__aeabi_d2iz>
 800445a:	9011      	str	r0, [sp, #68]	; 0x44
 800445c:	f7fb ffe2 	bl	8000424 <__aeabi_i2d>
 8004460:	4602      	mov	r2, r0
 8004462:	460b      	mov	r3, r1
 8004464:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004468:	f7fb fe8e 	bl	8000188 <__aeabi_dsub>
 800446c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800446e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004472:	3330      	adds	r3, #48	; 0x30
 8004474:	f805 3b01 	strb.w	r3, [r5], #1
 8004478:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800447c:	f7fc faae 	bl	80009dc <__aeabi_dcmplt>
 8004480:	2800      	cmp	r0, #0
 8004482:	d163      	bne.n	800454c <_dtoa_r+0x5f4>
 8004484:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004488:	2000      	movs	r0, #0
 800448a:	4937      	ldr	r1, [pc, #220]	; (8004568 <_dtoa_r+0x610>)
 800448c:	f7fb fe7c 	bl	8000188 <__aeabi_dsub>
 8004490:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004494:	f7fc faa2 	bl	80009dc <__aeabi_dcmplt>
 8004498:	2800      	cmp	r0, #0
 800449a:	f040 80b5 	bne.w	8004608 <_dtoa_r+0x6b0>
 800449e:	9b06      	ldr	r3, [sp, #24]
 80044a0:	1aeb      	subs	r3, r5, r3
 80044a2:	429e      	cmp	r6, r3
 80044a4:	f77f af7c 	ble.w	80043a0 <_dtoa_r+0x448>
 80044a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80044ac:	2200      	movs	r2, #0
 80044ae:	4b2f      	ldr	r3, [pc, #188]	; (800456c <_dtoa_r+0x614>)
 80044b0:	f7fc f822 	bl	80004f8 <__aeabi_dmul>
 80044b4:	2200      	movs	r2, #0
 80044b6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80044ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044be:	4b2b      	ldr	r3, [pc, #172]	; (800456c <_dtoa_r+0x614>)
 80044c0:	f7fc f81a 	bl	80004f8 <__aeabi_dmul>
 80044c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044c8:	e7c3      	b.n	8004452 <_dtoa_r+0x4fa>
 80044ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80044ce:	f7fc f813 	bl	80004f8 <__aeabi_dmul>
 80044d2:	9b06      	ldr	r3, [sp, #24]
 80044d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80044d8:	199d      	adds	r5, r3, r6
 80044da:	461e      	mov	r6, r3
 80044dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044e0:	f7fc faba 	bl	8000a58 <__aeabi_d2iz>
 80044e4:	9011      	str	r0, [sp, #68]	; 0x44
 80044e6:	f7fb ff9d 	bl	8000424 <__aeabi_i2d>
 80044ea:	4602      	mov	r2, r0
 80044ec:	460b      	mov	r3, r1
 80044ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044f2:	f7fb fe49 	bl	8000188 <__aeabi_dsub>
 80044f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80044f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044fc:	3330      	adds	r3, #48	; 0x30
 80044fe:	f806 3b01 	strb.w	r3, [r6], #1
 8004502:	42ae      	cmp	r6, r5
 8004504:	f04f 0200 	mov.w	r2, #0
 8004508:	d124      	bne.n	8004554 <_dtoa_r+0x5fc>
 800450a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800450e:	4b1a      	ldr	r3, [pc, #104]	; (8004578 <_dtoa_r+0x620>)
 8004510:	f7fb fe3c 	bl	800018c <__adddf3>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800451c:	f7fc fa7c 	bl	8000a18 <__aeabi_dcmpgt>
 8004520:	2800      	cmp	r0, #0
 8004522:	d171      	bne.n	8004608 <_dtoa_r+0x6b0>
 8004524:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004528:	2000      	movs	r0, #0
 800452a:	4913      	ldr	r1, [pc, #76]	; (8004578 <_dtoa_r+0x620>)
 800452c:	f7fb fe2c 	bl	8000188 <__aeabi_dsub>
 8004530:	4602      	mov	r2, r0
 8004532:	460b      	mov	r3, r1
 8004534:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004538:	f7fc fa50 	bl	80009dc <__aeabi_dcmplt>
 800453c:	2800      	cmp	r0, #0
 800453e:	f43f af2f 	beq.w	80043a0 <_dtoa_r+0x448>
 8004542:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004546:	1e6a      	subs	r2, r5, #1
 8004548:	2b30      	cmp	r3, #48	; 0x30
 800454a:	d001      	beq.n	8004550 <_dtoa_r+0x5f8>
 800454c:	46ba      	mov	sl, r7
 800454e:	e04a      	b.n	80045e6 <_dtoa_r+0x68e>
 8004550:	4615      	mov	r5, r2
 8004552:	e7f6      	b.n	8004542 <_dtoa_r+0x5ea>
 8004554:	4b05      	ldr	r3, [pc, #20]	; (800456c <_dtoa_r+0x614>)
 8004556:	f7fb ffcf 	bl	80004f8 <__aeabi_dmul>
 800455a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800455e:	e7bd      	b.n	80044dc <_dtoa_r+0x584>
 8004560:	08005268 	.word	0x08005268
 8004564:	08005240 	.word	0x08005240
 8004568:	3ff00000 	.word	0x3ff00000
 800456c:	40240000 	.word	0x40240000
 8004570:	401c0000 	.word	0x401c0000
 8004574:	40140000 	.word	0x40140000
 8004578:	3fe00000 	.word	0x3fe00000
 800457c:	9d06      	ldr	r5, [sp, #24]
 800457e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004582:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004586:	4630      	mov	r0, r6
 8004588:	4639      	mov	r1, r7
 800458a:	f7fc f8df 	bl	800074c <__aeabi_ddiv>
 800458e:	f7fc fa63 	bl	8000a58 <__aeabi_d2iz>
 8004592:	4681      	mov	r9, r0
 8004594:	f7fb ff46 	bl	8000424 <__aeabi_i2d>
 8004598:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800459c:	f7fb ffac 	bl	80004f8 <__aeabi_dmul>
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	4630      	mov	r0, r6
 80045a6:	4639      	mov	r1, r7
 80045a8:	f7fb fdee 	bl	8000188 <__aeabi_dsub>
 80045ac:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80045b0:	f805 6b01 	strb.w	r6, [r5], #1
 80045b4:	9e06      	ldr	r6, [sp, #24]
 80045b6:	4602      	mov	r2, r0
 80045b8:	1bae      	subs	r6, r5, r6
 80045ba:	45b0      	cmp	r8, r6
 80045bc:	460b      	mov	r3, r1
 80045be:	d135      	bne.n	800462c <_dtoa_r+0x6d4>
 80045c0:	f7fb fde4 	bl	800018c <__adddf3>
 80045c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045c8:	4606      	mov	r6, r0
 80045ca:	460f      	mov	r7, r1
 80045cc:	f7fc fa24 	bl	8000a18 <__aeabi_dcmpgt>
 80045d0:	b9c8      	cbnz	r0, 8004606 <_dtoa_r+0x6ae>
 80045d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045d6:	4630      	mov	r0, r6
 80045d8:	4639      	mov	r1, r7
 80045da:	f7fc f9f5 	bl	80009c8 <__aeabi_dcmpeq>
 80045de:	b110      	cbz	r0, 80045e6 <_dtoa_r+0x68e>
 80045e0:	f019 0f01 	tst.w	r9, #1
 80045e4:	d10f      	bne.n	8004606 <_dtoa_r+0x6ae>
 80045e6:	4659      	mov	r1, fp
 80045e8:	4620      	mov	r0, r4
 80045ea:	f000 fabe 	bl	8004b6a <_Bfree>
 80045ee:	2300      	movs	r3, #0
 80045f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80045f2:	702b      	strb	r3, [r5, #0]
 80045f4:	f10a 0301 	add.w	r3, sl, #1
 80045f8:	6013      	str	r3, [r2, #0]
 80045fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	f43f acf3 	beq.w	8003fe8 <_dtoa_r+0x90>
 8004602:	601d      	str	r5, [r3, #0]
 8004604:	e4f0      	b.n	8003fe8 <_dtoa_r+0x90>
 8004606:	4657      	mov	r7, sl
 8004608:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800460c:	1e6b      	subs	r3, r5, #1
 800460e:	2a39      	cmp	r2, #57	; 0x39
 8004610:	d106      	bne.n	8004620 <_dtoa_r+0x6c8>
 8004612:	9a06      	ldr	r2, [sp, #24]
 8004614:	429a      	cmp	r2, r3
 8004616:	d107      	bne.n	8004628 <_dtoa_r+0x6d0>
 8004618:	2330      	movs	r3, #48	; 0x30
 800461a:	7013      	strb	r3, [r2, #0]
 800461c:	4613      	mov	r3, r2
 800461e:	3701      	adds	r7, #1
 8004620:	781a      	ldrb	r2, [r3, #0]
 8004622:	3201      	adds	r2, #1
 8004624:	701a      	strb	r2, [r3, #0]
 8004626:	e791      	b.n	800454c <_dtoa_r+0x5f4>
 8004628:	461d      	mov	r5, r3
 800462a:	e7ed      	b.n	8004608 <_dtoa_r+0x6b0>
 800462c:	2200      	movs	r2, #0
 800462e:	4b99      	ldr	r3, [pc, #612]	; (8004894 <_dtoa_r+0x93c>)
 8004630:	f7fb ff62 	bl	80004f8 <__aeabi_dmul>
 8004634:	2200      	movs	r2, #0
 8004636:	2300      	movs	r3, #0
 8004638:	4606      	mov	r6, r0
 800463a:	460f      	mov	r7, r1
 800463c:	f7fc f9c4 	bl	80009c8 <__aeabi_dcmpeq>
 8004640:	2800      	cmp	r0, #0
 8004642:	d09e      	beq.n	8004582 <_dtoa_r+0x62a>
 8004644:	e7cf      	b.n	80045e6 <_dtoa_r+0x68e>
 8004646:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004648:	2a00      	cmp	r2, #0
 800464a:	f000 8088 	beq.w	800475e <_dtoa_r+0x806>
 800464e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004650:	2a01      	cmp	r2, #1
 8004652:	dc6d      	bgt.n	8004730 <_dtoa_r+0x7d8>
 8004654:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004656:	2a00      	cmp	r2, #0
 8004658:	d066      	beq.n	8004728 <_dtoa_r+0x7d0>
 800465a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800465e:	464d      	mov	r5, r9
 8004660:	9e08      	ldr	r6, [sp, #32]
 8004662:	9a07      	ldr	r2, [sp, #28]
 8004664:	2101      	movs	r1, #1
 8004666:	441a      	add	r2, r3
 8004668:	4620      	mov	r0, r4
 800466a:	4499      	add	r9, r3
 800466c:	9207      	str	r2, [sp, #28]
 800466e:	f000 fb1c 	bl	8004caa <__i2b>
 8004672:	4607      	mov	r7, r0
 8004674:	2d00      	cmp	r5, #0
 8004676:	dd0b      	ble.n	8004690 <_dtoa_r+0x738>
 8004678:	9b07      	ldr	r3, [sp, #28]
 800467a:	2b00      	cmp	r3, #0
 800467c:	dd08      	ble.n	8004690 <_dtoa_r+0x738>
 800467e:	42ab      	cmp	r3, r5
 8004680:	bfa8      	it	ge
 8004682:	462b      	movge	r3, r5
 8004684:	9a07      	ldr	r2, [sp, #28]
 8004686:	eba9 0903 	sub.w	r9, r9, r3
 800468a:	1aed      	subs	r5, r5, r3
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	9307      	str	r3, [sp, #28]
 8004690:	9b08      	ldr	r3, [sp, #32]
 8004692:	b1eb      	cbz	r3, 80046d0 <_dtoa_r+0x778>
 8004694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004696:	2b00      	cmp	r3, #0
 8004698:	d065      	beq.n	8004766 <_dtoa_r+0x80e>
 800469a:	b18e      	cbz	r6, 80046c0 <_dtoa_r+0x768>
 800469c:	4639      	mov	r1, r7
 800469e:	4632      	mov	r2, r6
 80046a0:	4620      	mov	r0, r4
 80046a2:	f000 fba1 	bl	8004de8 <__pow5mult>
 80046a6:	465a      	mov	r2, fp
 80046a8:	4601      	mov	r1, r0
 80046aa:	4607      	mov	r7, r0
 80046ac:	4620      	mov	r0, r4
 80046ae:	f000 fb05 	bl	8004cbc <__multiply>
 80046b2:	4659      	mov	r1, fp
 80046b4:	900a      	str	r0, [sp, #40]	; 0x28
 80046b6:	4620      	mov	r0, r4
 80046b8:	f000 fa57 	bl	8004b6a <_Bfree>
 80046bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046be:	469b      	mov	fp, r3
 80046c0:	9b08      	ldr	r3, [sp, #32]
 80046c2:	1b9a      	subs	r2, r3, r6
 80046c4:	d004      	beq.n	80046d0 <_dtoa_r+0x778>
 80046c6:	4659      	mov	r1, fp
 80046c8:	4620      	mov	r0, r4
 80046ca:	f000 fb8d 	bl	8004de8 <__pow5mult>
 80046ce:	4683      	mov	fp, r0
 80046d0:	2101      	movs	r1, #1
 80046d2:	4620      	mov	r0, r4
 80046d4:	f000 fae9 	bl	8004caa <__i2b>
 80046d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046da:	4606      	mov	r6, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 81c6 	beq.w	8004a6e <_dtoa_r+0xb16>
 80046e2:	461a      	mov	r2, r3
 80046e4:	4601      	mov	r1, r0
 80046e6:	4620      	mov	r0, r4
 80046e8:	f000 fb7e 	bl	8004de8 <__pow5mult>
 80046ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80046ee:	4606      	mov	r6, r0
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	dc3e      	bgt.n	8004772 <_dtoa_r+0x81a>
 80046f4:	9b02      	ldr	r3, [sp, #8]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d137      	bne.n	800476a <_dtoa_r+0x812>
 80046fa:	9b03      	ldr	r3, [sp, #12]
 80046fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004700:	2b00      	cmp	r3, #0
 8004702:	d134      	bne.n	800476e <_dtoa_r+0x816>
 8004704:	9b03      	ldr	r3, [sp, #12]
 8004706:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800470a:	0d1b      	lsrs	r3, r3, #20
 800470c:	051b      	lsls	r3, r3, #20
 800470e:	b12b      	cbz	r3, 800471c <_dtoa_r+0x7c4>
 8004710:	9b07      	ldr	r3, [sp, #28]
 8004712:	f109 0901 	add.w	r9, r9, #1
 8004716:	3301      	adds	r3, #1
 8004718:	9307      	str	r3, [sp, #28]
 800471a:	2301      	movs	r3, #1
 800471c:	9308      	str	r3, [sp, #32]
 800471e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004720:	2b00      	cmp	r3, #0
 8004722:	d128      	bne.n	8004776 <_dtoa_r+0x81e>
 8004724:	2001      	movs	r0, #1
 8004726:	e02e      	b.n	8004786 <_dtoa_r+0x82e>
 8004728:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800472a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800472e:	e796      	b.n	800465e <_dtoa_r+0x706>
 8004730:	9b08      	ldr	r3, [sp, #32]
 8004732:	f108 36ff 	add.w	r6, r8, #4294967295
 8004736:	42b3      	cmp	r3, r6
 8004738:	bfb7      	itett	lt
 800473a:	9b08      	ldrlt	r3, [sp, #32]
 800473c:	1b9e      	subge	r6, r3, r6
 800473e:	1af2      	sublt	r2, r6, r3
 8004740:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8004742:	bfbf      	itttt	lt
 8004744:	9608      	strlt	r6, [sp, #32]
 8004746:	189b      	addlt	r3, r3, r2
 8004748:	930c      	strlt	r3, [sp, #48]	; 0x30
 800474a:	2600      	movlt	r6, #0
 800474c:	f1b8 0f00 	cmp.w	r8, #0
 8004750:	bfb9      	ittee	lt
 8004752:	eba9 0508 	sublt.w	r5, r9, r8
 8004756:	2300      	movlt	r3, #0
 8004758:	464d      	movge	r5, r9
 800475a:	4643      	movge	r3, r8
 800475c:	e781      	b.n	8004662 <_dtoa_r+0x70a>
 800475e:	9e08      	ldr	r6, [sp, #32]
 8004760:	464d      	mov	r5, r9
 8004762:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004764:	e786      	b.n	8004674 <_dtoa_r+0x71c>
 8004766:	9a08      	ldr	r2, [sp, #32]
 8004768:	e7ad      	b.n	80046c6 <_dtoa_r+0x76e>
 800476a:	2300      	movs	r3, #0
 800476c:	e7d6      	b.n	800471c <_dtoa_r+0x7c4>
 800476e:	9b02      	ldr	r3, [sp, #8]
 8004770:	e7d4      	b.n	800471c <_dtoa_r+0x7c4>
 8004772:	2300      	movs	r3, #0
 8004774:	9308      	str	r3, [sp, #32]
 8004776:	6933      	ldr	r3, [r6, #16]
 8004778:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800477c:	6918      	ldr	r0, [r3, #16]
 800477e:	f000 fa46 	bl	8004c0e <__hi0bits>
 8004782:	f1c0 0020 	rsb	r0, r0, #32
 8004786:	9b07      	ldr	r3, [sp, #28]
 8004788:	4418      	add	r0, r3
 800478a:	f010 001f 	ands.w	r0, r0, #31
 800478e:	d047      	beq.n	8004820 <_dtoa_r+0x8c8>
 8004790:	f1c0 0320 	rsb	r3, r0, #32
 8004794:	2b04      	cmp	r3, #4
 8004796:	dd3b      	ble.n	8004810 <_dtoa_r+0x8b8>
 8004798:	9b07      	ldr	r3, [sp, #28]
 800479a:	f1c0 001c 	rsb	r0, r0, #28
 800479e:	4481      	add	r9, r0
 80047a0:	4405      	add	r5, r0
 80047a2:	4403      	add	r3, r0
 80047a4:	9307      	str	r3, [sp, #28]
 80047a6:	f1b9 0f00 	cmp.w	r9, #0
 80047aa:	dd05      	ble.n	80047b8 <_dtoa_r+0x860>
 80047ac:	4659      	mov	r1, fp
 80047ae:	464a      	mov	r2, r9
 80047b0:	4620      	mov	r0, r4
 80047b2:	f000 fb67 	bl	8004e84 <__lshift>
 80047b6:	4683      	mov	fp, r0
 80047b8:	9b07      	ldr	r3, [sp, #28]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	dd05      	ble.n	80047ca <_dtoa_r+0x872>
 80047be:	4631      	mov	r1, r6
 80047c0:	461a      	mov	r2, r3
 80047c2:	4620      	mov	r0, r4
 80047c4:	f000 fb5e 	bl	8004e84 <__lshift>
 80047c8:	4606      	mov	r6, r0
 80047ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047cc:	b353      	cbz	r3, 8004824 <_dtoa_r+0x8cc>
 80047ce:	4631      	mov	r1, r6
 80047d0:	4658      	mov	r0, fp
 80047d2:	f000 fbab 	bl	8004f2c <__mcmp>
 80047d6:	2800      	cmp	r0, #0
 80047d8:	da24      	bge.n	8004824 <_dtoa_r+0x8cc>
 80047da:	2300      	movs	r3, #0
 80047dc:	4659      	mov	r1, fp
 80047de:	220a      	movs	r2, #10
 80047e0:	4620      	mov	r0, r4
 80047e2:	f000 f9d9 	bl	8004b98 <__multadd>
 80047e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047ec:	4683      	mov	fp, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f000 8144 	beq.w	8004a7c <_dtoa_r+0xb24>
 80047f4:	2300      	movs	r3, #0
 80047f6:	4639      	mov	r1, r7
 80047f8:	220a      	movs	r2, #10
 80047fa:	4620      	mov	r0, r4
 80047fc:	f000 f9cc 	bl	8004b98 <__multadd>
 8004800:	9b04      	ldr	r3, [sp, #16]
 8004802:	4607      	mov	r7, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	dc4d      	bgt.n	80048a4 <_dtoa_r+0x94c>
 8004808:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800480a:	2b02      	cmp	r3, #2
 800480c:	dd4a      	ble.n	80048a4 <_dtoa_r+0x94c>
 800480e:	e011      	b.n	8004834 <_dtoa_r+0x8dc>
 8004810:	d0c9      	beq.n	80047a6 <_dtoa_r+0x84e>
 8004812:	9a07      	ldr	r2, [sp, #28]
 8004814:	331c      	adds	r3, #28
 8004816:	441a      	add	r2, r3
 8004818:	4499      	add	r9, r3
 800481a:	441d      	add	r5, r3
 800481c:	4613      	mov	r3, r2
 800481e:	e7c1      	b.n	80047a4 <_dtoa_r+0x84c>
 8004820:	4603      	mov	r3, r0
 8004822:	e7f6      	b.n	8004812 <_dtoa_r+0x8ba>
 8004824:	f1b8 0f00 	cmp.w	r8, #0
 8004828:	dc36      	bgt.n	8004898 <_dtoa_r+0x940>
 800482a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800482c:	2b02      	cmp	r3, #2
 800482e:	dd33      	ble.n	8004898 <_dtoa_r+0x940>
 8004830:	f8cd 8010 	str.w	r8, [sp, #16]
 8004834:	9b04      	ldr	r3, [sp, #16]
 8004836:	b963      	cbnz	r3, 8004852 <_dtoa_r+0x8fa>
 8004838:	4631      	mov	r1, r6
 800483a:	2205      	movs	r2, #5
 800483c:	4620      	mov	r0, r4
 800483e:	f000 f9ab 	bl	8004b98 <__multadd>
 8004842:	4601      	mov	r1, r0
 8004844:	4606      	mov	r6, r0
 8004846:	4658      	mov	r0, fp
 8004848:	f000 fb70 	bl	8004f2c <__mcmp>
 800484c:	2800      	cmp	r0, #0
 800484e:	f73f add3 	bgt.w	80043f8 <_dtoa_r+0x4a0>
 8004852:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004854:	9d06      	ldr	r5, [sp, #24]
 8004856:	ea6f 0a03 	mvn.w	sl, r3
 800485a:	f04f 0900 	mov.w	r9, #0
 800485e:	4631      	mov	r1, r6
 8004860:	4620      	mov	r0, r4
 8004862:	f000 f982 	bl	8004b6a <_Bfree>
 8004866:	2f00      	cmp	r7, #0
 8004868:	f43f aebd 	beq.w	80045e6 <_dtoa_r+0x68e>
 800486c:	f1b9 0f00 	cmp.w	r9, #0
 8004870:	d005      	beq.n	800487e <_dtoa_r+0x926>
 8004872:	45b9      	cmp	r9, r7
 8004874:	d003      	beq.n	800487e <_dtoa_r+0x926>
 8004876:	4649      	mov	r1, r9
 8004878:	4620      	mov	r0, r4
 800487a:	f000 f976 	bl	8004b6a <_Bfree>
 800487e:	4639      	mov	r1, r7
 8004880:	4620      	mov	r0, r4
 8004882:	f000 f972 	bl	8004b6a <_Bfree>
 8004886:	e6ae      	b.n	80045e6 <_dtoa_r+0x68e>
 8004888:	2600      	movs	r6, #0
 800488a:	4637      	mov	r7, r6
 800488c:	e7e1      	b.n	8004852 <_dtoa_r+0x8fa>
 800488e:	46ba      	mov	sl, r7
 8004890:	4637      	mov	r7, r6
 8004892:	e5b1      	b.n	80043f8 <_dtoa_r+0x4a0>
 8004894:	40240000 	.word	0x40240000
 8004898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800489a:	f8cd 8010 	str.w	r8, [sp, #16]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 80f3 	beq.w	8004a8a <_dtoa_r+0xb32>
 80048a4:	2d00      	cmp	r5, #0
 80048a6:	dd05      	ble.n	80048b4 <_dtoa_r+0x95c>
 80048a8:	4639      	mov	r1, r7
 80048aa:	462a      	mov	r2, r5
 80048ac:	4620      	mov	r0, r4
 80048ae:	f000 fae9 	bl	8004e84 <__lshift>
 80048b2:	4607      	mov	r7, r0
 80048b4:	9b08      	ldr	r3, [sp, #32]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d04c      	beq.n	8004954 <_dtoa_r+0x9fc>
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4620      	mov	r0, r4
 80048be:	f000 f920 	bl	8004b02 <_Balloc>
 80048c2:	4605      	mov	r5, r0
 80048c4:	693a      	ldr	r2, [r7, #16]
 80048c6:	f107 010c 	add.w	r1, r7, #12
 80048ca:	3202      	adds	r2, #2
 80048cc:	0092      	lsls	r2, r2, #2
 80048ce:	300c      	adds	r0, #12
 80048d0:	f000 f90c 	bl	8004aec <memcpy>
 80048d4:	2201      	movs	r2, #1
 80048d6:	4629      	mov	r1, r5
 80048d8:	4620      	mov	r0, r4
 80048da:	f000 fad3 	bl	8004e84 <__lshift>
 80048de:	46b9      	mov	r9, r7
 80048e0:	4607      	mov	r7, r0
 80048e2:	9b06      	ldr	r3, [sp, #24]
 80048e4:	9307      	str	r3, [sp, #28]
 80048e6:	9b02      	ldr	r3, [sp, #8]
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	9308      	str	r3, [sp, #32]
 80048ee:	4631      	mov	r1, r6
 80048f0:	4658      	mov	r0, fp
 80048f2:	f7ff faa1 	bl	8003e38 <quorem>
 80048f6:	4649      	mov	r1, r9
 80048f8:	4605      	mov	r5, r0
 80048fa:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80048fe:	4658      	mov	r0, fp
 8004900:	f000 fb14 	bl	8004f2c <__mcmp>
 8004904:	463a      	mov	r2, r7
 8004906:	9002      	str	r0, [sp, #8]
 8004908:	4631      	mov	r1, r6
 800490a:	4620      	mov	r0, r4
 800490c:	f000 fb28 	bl	8004f60 <__mdiff>
 8004910:	68c3      	ldr	r3, [r0, #12]
 8004912:	4602      	mov	r2, r0
 8004914:	bb03      	cbnz	r3, 8004958 <_dtoa_r+0xa00>
 8004916:	4601      	mov	r1, r0
 8004918:	9009      	str	r0, [sp, #36]	; 0x24
 800491a:	4658      	mov	r0, fp
 800491c:	f000 fb06 	bl	8004f2c <__mcmp>
 8004920:	4603      	mov	r3, r0
 8004922:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004924:	4611      	mov	r1, r2
 8004926:	4620      	mov	r0, r4
 8004928:	9309      	str	r3, [sp, #36]	; 0x24
 800492a:	f000 f91e 	bl	8004b6a <_Bfree>
 800492e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004930:	b9a3      	cbnz	r3, 800495c <_dtoa_r+0xa04>
 8004932:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004934:	b992      	cbnz	r2, 800495c <_dtoa_r+0xa04>
 8004936:	9a08      	ldr	r2, [sp, #32]
 8004938:	b982      	cbnz	r2, 800495c <_dtoa_r+0xa04>
 800493a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800493e:	d029      	beq.n	8004994 <_dtoa_r+0xa3c>
 8004940:	9b02      	ldr	r3, [sp, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	dd01      	ble.n	800494a <_dtoa_r+0x9f2>
 8004946:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800494a:	9b07      	ldr	r3, [sp, #28]
 800494c:	1c5d      	adds	r5, r3, #1
 800494e:	f883 8000 	strb.w	r8, [r3]
 8004952:	e784      	b.n	800485e <_dtoa_r+0x906>
 8004954:	4638      	mov	r0, r7
 8004956:	e7c2      	b.n	80048de <_dtoa_r+0x986>
 8004958:	2301      	movs	r3, #1
 800495a:	e7e3      	b.n	8004924 <_dtoa_r+0x9cc>
 800495c:	9a02      	ldr	r2, [sp, #8]
 800495e:	2a00      	cmp	r2, #0
 8004960:	db04      	blt.n	800496c <_dtoa_r+0xa14>
 8004962:	d123      	bne.n	80049ac <_dtoa_r+0xa54>
 8004964:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004966:	bb0a      	cbnz	r2, 80049ac <_dtoa_r+0xa54>
 8004968:	9a08      	ldr	r2, [sp, #32]
 800496a:	b9fa      	cbnz	r2, 80049ac <_dtoa_r+0xa54>
 800496c:	2b00      	cmp	r3, #0
 800496e:	ddec      	ble.n	800494a <_dtoa_r+0x9f2>
 8004970:	4659      	mov	r1, fp
 8004972:	2201      	movs	r2, #1
 8004974:	4620      	mov	r0, r4
 8004976:	f000 fa85 	bl	8004e84 <__lshift>
 800497a:	4631      	mov	r1, r6
 800497c:	4683      	mov	fp, r0
 800497e:	f000 fad5 	bl	8004f2c <__mcmp>
 8004982:	2800      	cmp	r0, #0
 8004984:	dc03      	bgt.n	800498e <_dtoa_r+0xa36>
 8004986:	d1e0      	bne.n	800494a <_dtoa_r+0x9f2>
 8004988:	f018 0f01 	tst.w	r8, #1
 800498c:	d0dd      	beq.n	800494a <_dtoa_r+0x9f2>
 800498e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8004992:	d1d8      	bne.n	8004946 <_dtoa_r+0x9ee>
 8004994:	9b07      	ldr	r3, [sp, #28]
 8004996:	9a07      	ldr	r2, [sp, #28]
 8004998:	1c5d      	adds	r5, r3, #1
 800499a:	2339      	movs	r3, #57	; 0x39
 800499c:	7013      	strb	r3, [r2, #0]
 800499e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80049a2:	1e6a      	subs	r2, r5, #1
 80049a4:	2b39      	cmp	r3, #57	; 0x39
 80049a6:	d04d      	beq.n	8004a44 <_dtoa_r+0xaec>
 80049a8:	3301      	adds	r3, #1
 80049aa:	e052      	b.n	8004a52 <_dtoa_r+0xafa>
 80049ac:	9a07      	ldr	r2, [sp, #28]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f102 0501 	add.w	r5, r2, #1
 80049b4:	dd06      	ble.n	80049c4 <_dtoa_r+0xa6c>
 80049b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80049ba:	d0eb      	beq.n	8004994 <_dtoa_r+0xa3c>
 80049bc:	f108 0801 	add.w	r8, r8, #1
 80049c0:	9b07      	ldr	r3, [sp, #28]
 80049c2:	e7c4      	b.n	800494e <_dtoa_r+0x9f6>
 80049c4:	9b06      	ldr	r3, [sp, #24]
 80049c6:	9a04      	ldr	r2, [sp, #16]
 80049c8:	1aeb      	subs	r3, r5, r3
 80049ca:	4293      	cmp	r3, r2
 80049cc:	f805 8c01 	strb.w	r8, [r5, #-1]
 80049d0:	d021      	beq.n	8004a16 <_dtoa_r+0xabe>
 80049d2:	4659      	mov	r1, fp
 80049d4:	2300      	movs	r3, #0
 80049d6:	220a      	movs	r2, #10
 80049d8:	4620      	mov	r0, r4
 80049da:	f000 f8dd 	bl	8004b98 <__multadd>
 80049de:	45b9      	cmp	r9, r7
 80049e0:	4683      	mov	fp, r0
 80049e2:	f04f 0300 	mov.w	r3, #0
 80049e6:	f04f 020a 	mov.w	r2, #10
 80049ea:	4649      	mov	r1, r9
 80049ec:	4620      	mov	r0, r4
 80049ee:	d105      	bne.n	80049fc <_dtoa_r+0xaa4>
 80049f0:	f000 f8d2 	bl	8004b98 <__multadd>
 80049f4:	4681      	mov	r9, r0
 80049f6:	4607      	mov	r7, r0
 80049f8:	9507      	str	r5, [sp, #28]
 80049fa:	e778      	b.n	80048ee <_dtoa_r+0x996>
 80049fc:	f000 f8cc 	bl	8004b98 <__multadd>
 8004a00:	4639      	mov	r1, r7
 8004a02:	4681      	mov	r9, r0
 8004a04:	2300      	movs	r3, #0
 8004a06:	220a      	movs	r2, #10
 8004a08:	4620      	mov	r0, r4
 8004a0a:	f000 f8c5 	bl	8004b98 <__multadd>
 8004a0e:	4607      	mov	r7, r0
 8004a10:	e7f2      	b.n	80049f8 <_dtoa_r+0xaa0>
 8004a12:	f04f 0900 	mov.w	r9, #0
 8004a16:	4659      	mov	r1, fp
 8004a18:	2201      	movs	r2, #1
 8004a1a:	4620      	mov	r0, r4
 8004a1c:	f000 fa32 	bl	8004e84 <__lshift>
 8004a20:	4631      	mov	r1, r6
 8004a22:	4683      	mov	fp, r0
 8004a24:	f000 fa82 	bl	8004f2c <__mcmp>
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	dcb8      	bgt.n	800499e <_dtoa_r+0xa46>
 8004a2c:	d102      	bne.n	8004a34 <_dtoa_r+0xadc>
 8004a2e:	f018 0f01 	tst.w	r8, #1
 8004a32:	d1b4      	bne.n	800499e <_dtoa_r+0xa46>
 8004a34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004a38:	1e6a      	subs	r2, r5, #1
 8004a3a:	2b30      	cmp	r3, #48	; 0x30
 8004a3c:	f47f af0f 	bne.w	800485e <_dtoa_r+0x906>
 8004a40:	4615      	mov	r5, r2
 8004a42:	e7f7      	b.n	8004a34 <_dtoa_r+0xadc>
 8004a44:	9b06      	ldr	r3, [sp, #24]
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d105      	bne.n	8004a56 <_dtoa_r+0xafe>
 8004a4a:	2331      	movs	r3, #49	; 0x31
 8004a4c:	9a06      	ldr	r2, [sp, #24]
 8004a4e:	f10a 0a01 	add.w	sl, sl, #1
 8004a52:	7013      	strb	r3, [r2, #0]
 8004a54:	e703      	b.n	800485e <_dtoa_r+0x906>
 8004a56:	4615      	mov	r5, r2
 8004a58:	e7a1      	b.n	800499e <_dtoa_r+0xa46>
 8004a5a:	4b17      	ldr	r3, [pc, #92]	; (8004ab8 <_dtoa_r+0xb60>)
 8004a5c:	f7ff bae1 	b.w	8004022 <_dtoa_r+0xca>
 8004a60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f47f aabb 	bne.w	8003fde <_dtoa_r+0x86>
 8004a68:	4b14      	ldr	r3, [pc, #80]	; (8004abc <_dtoa_r+0xb64>)
 8004a6a:	f7ff bada 	b.w	8004022 <_dtoa_r+0xca>
 8004a6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	f77f ae3f 	ble.w	80046f4 <_dtoa_r+0x79c>
 8004a76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a78:	9308      	str	r3, [sp, #32]
 8004a7a:	e653      	b.n	8004724 <_dtoa_r+0x7cc>
 8004a7c:	9b04      	ldr	r3, [sp, #16]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	dc03      	bgt.n	8004a8a <_dtoa_r+0xb32>
 8004a82:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	f73f aed5 	bgt.w	8004834 <_dtoa_r+0x8dc>
 8004a8a:	9d06      	ldr	r5, [sp, #24]
 8004a8c:	4631      	mov	r1, r6
 8004a8e:	4658      	mov	r0, fp
 8004a90:	f7ff f9d2 	bl	8003e38 <quorem>
 8004a94:	9b06      	ldr	r3, [sp, #24]
 8004a96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8004a9a:	f805 8b01 	strb.w	r8, [r5], #1
 8004a9e:	9a04      	ldr	r2, [sp, #16]
 8004aa0:	1aeb      	subs	r3, r5, r3
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	ddb5      	ble.n	8004a12 <_dtoa_r+0xaba>
 8004aa6:	4659      	mov	r1, fp
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	220a      	movs	r2, #10
 8004aac:	4620      	mov	r0, r4
 8004aae:	f000 f873 	bl	8004b98 <__multadd>
 8004ab2:	4683      	mov	fp, r0
 8004ab4:	e7ea      	b.n	8004a8c <_dtoa_r+0xb34>
 8004ab6:	bf00      	nop
 8004ab8:	0800522c 	.word	0x0800522c
 8004abc:	0800522e 	.word	0x0800522e

08004ac0 <_localeconv_r>:
 8004ac0:	4b04      	ldr	r3, [pc, #16]	; (8004ad4 <_localeconv_r+0x14>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6a18      	ldr	r0, [r3, #32]
 8004ac6:	4b04      	ldr	r3, [pc, #16]	; (8004ad8 <_localeconv_r+0x18>)
 8004ac8:	2800      	cmp	r0, #0
 8004aca:	bf08      	it	eq
 8004acc:	4618      	moveq	r0, r3
 8004ace:	30f0      	adds	r0, #240	; 0xf0
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	20000000 	.word	0x20000000
 8004ad8:	20000064 	.word	0x20000064

08004adc <malloc>:
 8004adc:	4b02      	ldr	r3, [pc, #8]	; (8004ae8 <malloc+0xc>)
 8004ade:	4601      	mov	r1, r0
 8004ae0:	6818      	ldr	r0, [r3, #0]
 8004ae2:	f000 baf9 	b.w	80050d8 <_malloc_r>
 8004ae6:	bf00      	nop
 8004ae8:	20000000 	.word	0x20000000

08004aec <memcpy>:
 8004aec:	b510      	push	{r4, lr}
 8004aee:	1e43      	subs	r3, r0, #1
 8004af0:	440a      	add	r2, r1
 8004af2:	4291      	cmp	r1, r2
 8004af4:	d100      	bne.n	8004af8 <memcpy+0xc>
 8004af6:	bd10      	pop	{r4, pc}
 8004af8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004afc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b00:	e7f7      	b.n	8004af2 <memcpy+0x6>

08004b02 <_Balloc>:
 8004b02:	b570      	push	{r4, r5, r6, lr}
 8004b04:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004b06:	4604      	mov	r4, r0
 8004b08:	460e      	mov	r6, r1
 8004b0a:	b93d      	cbnz	r5, 8004b1c <_Balloc+0x1a>
 8004b0c:	2010      	movs	r0, #16
 8004b0e:	f7ff ffe5 	bl	8004adc <malloc>
 8004b12:	6260      	str	r0, [r4, #36]	; 0x24
 8004b14:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004b18:	6005      	str	r5, [r0, #0]
 8004b1a:	60c5      	str	r5, [r0, #12]
 8004b1c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004b1e:	68eb      	ldr	r3, [r5, #12]
 8004b20:	b183      	cbz	r3, 8004b44 <_Balloc+0x42>
 8004b22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004b2a:	b9b8      	cbnz	r0, 8004b5c <_Balloc+0x5a>
 8004b2c:	2101      	movs	r1, #1
 8004b2e:	fa01 f506 	lsl.w	r5, r1, r6
 8004b32:	1d6a      	adds	r2, r5, #5
 8004b34:	0092      	lsls	r2, r2, #2
 8004b36:	4620      	mov	r0, r4
 8004b38:	f000 fabf 	bl	80050ba <_calloc_r>
 8004b3c:	b160      	cbz	r0, 8004b58 <_Balloc+0x56>
 8004b3e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8004b42:	e00e      	b.n	8004b62 <_Balloc+0x60>
 8004b44:	2221      	movs	r2, #33	; 0x21
 8004b46:	2104      	movs	r1, #4
 8004b48:	4620      	mov	r0, r4
 8004b4a:	f000 fab6 	bl	80050ba <_calloc_r>
 8004b4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b50:	60e8      	str	r0, [r5, #12]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1e4      	bne.n	8004b22 <_Balloc+0x20>
 8004b58:	2000      	movs	r0, #0
 8004b5a:	bd70      	pop	{r4, r5, r6, pc}
 8004b5c:	6802      	ldr	r2, [r0, #0]
 8004b5e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004b62:	2300      	movs	r3, #0
 8004b64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004b68:	e7f7      	b.n	8004b5a <_Balloc+0x58>

08004b6a <_Bfree>:
 8004b6a:	b570      	push	{r4, r5, r6, lr}
 8004b6c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004b6e:	4606      	mov	r6, r0
 8004b70:	460d      	mov	r5, r1
 8004b72:	b93c      	cbnz	r4, 8004b84 <_Bfree+0x1a>
 8004b74:	2010      	movs	r0, #16
 8004b76:	f7ff ffb1 	bl	8004adc <malloc>
 8004b7a:	6270      	str	r0, [r6, #36]	; 0x24
 8004b7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004b80:	6004      	str	r4, [r0, #0]
 8004b82:	60c4      	str	r4, [r0, #12]
 8004b84:	b13d      	cbz	r5, 8004b96 <_Bfree+0x2c>
 8004b86:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004b88:	686a      	ldr	r2, [r5, #4]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004b90:	6029      	str	r1, [r5, #0]
 8004b92:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004b96:	bd70      	pop	{r4, r5, r6, pc}

08004b98 <__multadd>:
 8004b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b9c:	461f      	mov	r7, r3
 8004b9e:	4606      	mov	r6, r0
 8004ba0:	460c      	mov	r4, r1
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	690d      	ldr	r5, [r1, #16]
 8004ba6:	f101 0c14 	add.w	ip, r1, #20
 8004baa:	f8dc 0000 	ldr.w	r0, [ip]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	b281      	uxth	r1, r0
 8004bb2:	fb02 7101 	mla	r1, r2, r1, r7
 8004bb6:	0c00      	lsrs	r0, r0, #16
 8004bb8:	0c0f      	lsrs	r7, r1, #16
 8004bba:	fb02 7000 	mla	r0, r2, r0, r7
 8004bbe:	b289      	uxth	r1, r1
 8004bc0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004bc4:	429d      	cmp	r5, r3
 8004bc6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004bca:	f84c 1b04 	str.w	r1, [ip], #4
 8004bce:	dcec      	bgt.n	8004baa <__multadd+0x12>
 8004bd0:	b1d7      	cbz	r7, 8004c08 <__multadd+0x70>
 8004bd2:	68a3      	ldr	r3, [r4, #8]
 8004bd4:	42ab      	cmp	r3, r5
 8004bd6:	dc12      	bgt.n	8004bfe <__multadd+0x66>
 8004bd8:	6861      	ldr	r1, [r4, #4]
 8004bda:	4630      	mov	r0, r6
 8004bdc:	3101      	adds	r1, #1
 8004bde:	f7ff ff90 	bl	8004b02 <_Balloc>
 8004be2:	4680      	mov	r8, r0
 8004be4:	6922      	ldr	r2, [r4, #16]
 8004be6:	f104 010c 	add.w	r1, r4, #12
 8004bea:	3202      	adds	r2, #2
 8004bec:	0092      	lsls	r2, r2, #2
 8004bee:	300c      	adds	r0, #12
 8004bf0:	f7ff ff7c 	bl	8004aec <memcpy>
 8004bf4:	4621      	mov	r1, r4
 8004bf6:	4630      	mov	r0, r6
 8004bf8:	f7ff ffb7 	bl	8004b6a <_Bfree>
 8004bfc:	4644      	mov	r4, r8
 8004bfe:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004c02:	3501      	adds	r5, #1
 8004c04:	615f      	str	r7, [r3, #20]
 8004c06:	6125      	str	r5, [r4, #16]
 8004c08:	4620      	mov	r0, r4
 8004c0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004c0e <__hi0bits>:
 8004c0e:	0c02      	lsrs	r2, r0, #16
 8004c10:	0412      	lsls	r2, r2, #16
 8004c12:	4603      	mov	r3, r0
 8004c14:	b9b2      	cbnz	r2, 8004c44 <__hi0bits+0x36>
 8004c16:	0403      	lsls	r3, r0, #16
 8004c18:	2010      	movs	r0, #16
 8004c1a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004c1e:	bf04      	itt	eq
 8004c20:	021b      	lsleq	r3, r3, #8
 8004c22:	3008      	addeq	r0, #8
 8004c24:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004c28:	bf04      	itt	eq
 8004c2a:	011b      	lsleq	r3, r3, #4
 8004c2c:	3004      	addeq	r0, #4
 8004c2e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004c32:	bf04      	itt	eq
 8004c34:	009b      	lsleq	r3, r3, #2
 8004c36:	3002      	addeq	r0, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	db06      	blt.n	8004c4a <__hi0bits+0x3c>
 8004c3c:	005b      	lsls	r3, r3, #1
 8004c3e:	d503      	bpl.n	8004c48 <__hi0bits+0x3a>
 8004c40:	3001      	adds	r0, #1
 8004c42:	4770      	bx	lr
 8004c44:	2000      	movs	r0, #0
 8004c46:	e7e8      	b.n	8004c1a <__hi0bits+0xc>
 8004c48:	2020      	movs	r0, #32
 8004c4a:	4770      	bx	lr

08004c4c <__lo0bits>:
 8004c4c:	6803      	ldr	r3, [r0, #0]
 8004c4e:	4601      	mov	r1, r0
 8004c50:	f013 0207 	ands.w	r2, r3, #7
 8004c54:	d00b      	beq.n	8004c6e <__lo0bits+0x22>
 8004c56:	07da      	lsls	r2, r3, #31
 8004c58:	d423      	bmi.n	8004ca2 <__lo0bits+0x56>
 8004c5a:	0798      	lsls	r0, r3, #30
 8004c5c:	bf49      	itett	mi
 8004c5e:	085b      	lsrmi	r3, r3, #1
 8004c60:	089b      	lsrpl	r3, r3, #2
 8004c62:	2001      	movmi	r0, #1
 8004c64:	600b      	strmi	r3, [r1, #0]
 8004c66:	bf5c      	itt	pl
 8004c68:	600b      	strpl	r3, [r1, #0]
 8004c6a:	2002      	movpl	r0, #2
 8004c6c:	4770      	bx	lr
 8004c6e:	b298      	uxth	r0, r3
 8004c70:	b9a8      	cbnz	r0, 8004c9e <__lo0bits+0x52>
 8004c72:	2010      	movs	r0, #16
 8004c74:	0c1b      	lsrs	r3, r3, #16
 8004c76:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004c7a:	bf04      	itt	eq
 8004c7c:	0a1b      	lsreq	r3, r3, #8
 8004c7e:	3008      	addeq	r0, #8
 8004c80:	071a      	lsls	r2, r3, #28
 8004c82:	bf04      	itt	eq
 8004c84:	091b      	lsreq	r3, r3, #4
 8004c86:	3004      	addeq	r0, #4
 8004c88:	079a      	lsls	r2, r3, #30
 8004c8a:	bf04      	itt	eq
 8004c8c:	089b      	lsreq	r3, r3, #2
 8004c8e:	3002      	addeq	r0, #2
 8004c90:	07da      	lsls	r2, r3, #31
 8004c92:	d402      	bmi.n	8004c9a <__lo0bits+0x4e>
 8004c94:	085b      	lsrs	r3, r3, #1
 8004c96:	d006      	beq.n	8004ca6 <__lo0bits+0x5a>
 8004c98:	3001      	adds	r0, #1
 8004c9a:	600b      	str	r3, [r1, #0]
 8004c9c:	4770      	bx	lr
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	e7e9      	b.n	8004c76 <__lo0bits+0x2a>
 8004ca2:	2000      	movs	r0, #0
 8004ca4:	4770      	bx	lr
 8004ca6:	2020      	movs	r0, #32
 8004ca8:	4770      	bx	lr

08004caa <__i2b>:
 8004caa:	b510      	push	{r4, lr}
 8004cac:	460c      	mov	r4, r1
 8004cae:	2101      	movs	r1, #1
 8004cb0:	f7ff ff27 	bl	8004b02 <_Balloc>
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	6144      	str	r4, [r0, #20]
 8004cb8:	6102      	str	r2, [r0, #16]
 8004cba:	bd10      	pop	{r4, pc}

08004cbc <__multiply>:
 8004cbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cc0:	4614      	mov	r4, r2
 8004cc2:	690a      	ldr	r2, [r1, #16]
 8004cc4:	6923      	ldr	r3, [r4, #16]
 8004cc6:	4688      	mov	r8, r1
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	bfbe      	ittt	lt
 8004ccc:	460b      	movlt	r3, r1
 8004cce:	46a0      	movlt	r8, r4
 8004cd0:	461c      	movlt	r4, r3
 8004cd2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004cd6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004cda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004cde:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004ce2:	eb07 0609 	add.w	r6, r7, r9
 8004ce6:	42b3      	cmp	r3, r6
 8004ce8:	bfb8      	it	lt
 8004cea:	3101      	addlt	r1, #1
 8004cec:	f7ff ff09 	bl	8004b02 <_Balloc>
 8004cf0:	f100 0514 	add.w	r5, r0, #20
 8004cf4:	462b      	mov	r3, r5
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004cfc:	4573      	cmp	r3, lr
 8004cfe:	d316      	bcc.n	8004d2e <__multiply+0x72>
 8004d00:	f104 0214 	add.w	r2, r4, #20
 8004d04:	f108 0114 	add.w	r1, r8, #20
 8004d08:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004d0c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	9b00      	ldr	r3, [sp, #0]
 8004d14:	9201      	str	r2, [sp, #4]
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d80c      	bhi.n	8004d34 <__multiply+0x78>
 8004d1a:	2e00      	cmp	r6, #0
 8004d1c:	dd03      	ble.n	8004d26 <__multiply+0x6a>
 8004d1e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d05d      	beq.n	8004de2 <__multiply+0x126>
 8004d26:	6106      	str	r6, [r0, #16]
 8004d28:	b003      	add	sp, #12
 8004d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d2e:	f843 2b04 	str.w	r2, [r3], #4
 8004d32:	e7e3      	b.n	8004cfc <__multiply+0x40>
 8004d34:	f8b2 b000 	ldrh.w	fp, [r2]
 8004d38:	f1bb 0f00 	cmp.w	fp, #0
 8004d3c:	d023      	beq.n	8004d86 <__multiply+0xca>
 8004d3e:	4689      	mov	r9, r1
 8004d40:	46ac      	mov	ip, r5
 8004d42:	f04f 0800 	mov.w	r8, #0
 8004d46:	f859 4b04 	ldr.w	r4, [r9], #4
 8004d4a:	f8dc a000 	ldr.w	sl, [ip]
 8004d4e:	b2a3      	uxth	r3, r4
 8004d50:	fa1f fa8a 	uxth.w	sl, sl
 8004d54:	fb0b a303 	mla	r3, fp, r3, sl
 8004d58:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004d5c:	f8dc 4000 	ldr.w	r4, [ip]
 8004d60:	4443      	add	r3, r8
 8004d62:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004d66:	fb0b 840a 	mla	r4, fp, sl, r8
 8004d6a:	46e2      	mov	sl, ip
 8004d6c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004d76:	454f      	cmp	r7, r9
 8004d78:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004d7c:	f84a 3b04 	str.w	r3, [sl], #4
 8004d80:	d82b      	bhi.n	8004dda <__multiply+0x11e>
 8004d82:	f8cc 8004 	str.w	r8, [ip, #4]
 8004d86:	9b01      	ldr	r3, [sp, #4]
 8004d88:	3204      	adds	r2, #4
 8004d8a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8004d8e:	f1ba 0f00 	cmp.w	sl, #0
 8004d92:	d020      	beq.n	8004dd6 <__multiply+0x11a>
 8004d94:	4689      	mov	r9, r1
 8004d96:	46a8      	mov	r8, r5
 8004d98:	f04f 0b00 	mov.w	fp, #0
 8004d9c:	682b      	ldr	r3, [r5, #0]
 8004d9e:	f8b9 c000 	ldrh.w	ip, [r9]
 8004da2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	fb0a 440c 	mla	r4, sl, ip, r4
 8004dac:	46c4      	mov	ip, r8
 8004dae:	445c      	add	r4, fp
 8004db0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004db4:	f84c 3b04 	str.w	r3, [ip], #4
 8004db8:	f859 3b04 	ldr.w	r3, [r9], #4
 8004dbc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8004dc0:	0c1b      	lsrs	r3, r3, #16
 8004dc2:	fb0a b303 	mla	r3, sl, r3, fp
 8004dc6:	454f      	cmp	r7, r9
 8004dc8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004dcc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8004dd0:	d805      	bhi.n	8004dde <__multiply+0x122>
 8004dd2:	f8c8 3004 	str.w	r3, [r8, #4]
 8004dd6:	3504      	adds	r5, #4
 8004dd8:	e79b      	b.n	8004d12 <__multiply+0x56>
 8004dda:	46d4      	mov	ip, sl
 8004ddc:	e7b3      	b.n	8004d46 <__multiply+0x8a>
 8004dde:	46e0      	mov	r8, ip
 8004de0:	e7dd      	b.n	8004d9e <__multiply+0xe2>
 8004de2:	3e01      	subs	r6, #1
 8004de4:	e799      	b.n	8004d1a <__multiply+0x5e>
	...

08004de8 <__pow5mult>:
 8004de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dec:	4615      	mov	r5, r2
 8004dee:	f012 0203 	ands.w	r2, r2, #3
 8004df2:	4606      	mov	r6, r0
 8004df4:	460f      	mov	r7, r1
 8004df6:	d007      	beq.n	8004e08 <__pow5mult+0x20>
 8004df8:	4c21      	ldr	r4, [pc, #132]	; (8004e80 <__pow5mult+0x98>)
 8004dfa:	3a01      	subs	r2, #1
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004e02:	f7ff fec9 	bl	8004b98 <__multadd>
 8004e06:	4607      	mov	r7, r0
 8004e08:	10ad      	asrs	r5, r5, #2
 8004e0a:	d035      	beq.n	8004e78 <__pow5mult+0x90>
 8004e0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004e0e:	b93c      	cbnz	r4, 8004e20 <__pow5mult+0x38>
 8004e10:	2010      	movs	r0, #16
 8004e12:	f7ff fe63 	bl	8004adc <malloc>
 8004e16:	6270      	str	r0, [r6, #36]	; 0x24
 8004e18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004e1c:	6004      	str	r4, [r0, #0]
 8004e1e:	60c4      	str	r4, [r0, #12]
 8004e20:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004e24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004e28:	b94c      	cbnz	r4, 8004e3e <__pow5mult+0x56>
 8004e2a:	f240 2171 	movw	r1, #625	; 0x271
 8004e2e:	4630      	mov	r0, r6
 8004e30:	f7ff ff3b 	bl	8004caa <__i2b>
 8004e34:	2300      	movs	r3, #0
 8004e36:	4604      	mov	r4, r0
 8004e38:	f8c8 0008 	str.w	r0, [r8, #8]
 8004e3c:	6003      	str	r3, [r0, #0]
 8004e3e:	f04f 0800 	mov.w	r8, #0
 8004e42:	07eb      	lsls	r3, r5, #31
 8004e44:	d50a      	bpl.n	8004e5c <__pow5mult+0x74>
 8004e46:	4639      	mov	r1, r7
 8004e48:	4622      	mov	r2, r4
 8004e4a:	4630      	mov	r0, r6
 8004e4c:	f7ff ff36 	bl	8004cbc <__multiply>
 8004e50:	4681      	mov	r9, r0
 8004e52:	4639      	mov	r1, r7
 8004e54:	4630      	mov	r0, r6
 8004e56:	f7ff fe88 	bl	8004b6a <_Bfree>
 8004e5a:	464f      	mov	r7, r9
 8004e5c:	106d      	asrs	r5, r5, #1
 8004e5e:	d00b      	beq.n	8004e78 <__pow5mult+0x90>
 8004e60:	6820      	ldr	r0, [r4, #0]
 8004e62:	b938      	cbnz	r0, 8004e74 <__pow5mult+0x8c>
 8004e64:	4622      	mov	r2, r4
 8004e66:	4621      	mov	r1, r4
 8004e68:	4630      	mov	r0, r6
 8004e6a:	f7ff ff27 	bl	8004cbc <__multiply>
 8004e6e:	6020      	str	r0, [r4, #0]
 8004e70:	f8c0 8000 	str.w	r8, [r0]
 8004e74:	4604      	mov	r4, r0
 8004e76:	e7e4      	b.n	8004e42 <__pow5mult+0x5a>
 8004e78:	4638      	mov	r0, r7
 8004e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e7e:	bf00      	nop
 8004e80:	08005330 	.word	0x08005330

08004e84 <__lshift>:
 8004e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e88:	460c      	mov	r4, r1
 8004e8a:	4607      	mov	r7, r0
 8004e8c:	4616      	mov	r6, r2
 8004e8e:	6923      	ldr	r3, [r4, #16]
 8004e90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004e94:	eb0a 0903 	add.w	r9, sl, r3
 8004e98:	6849      	ldr	r1, [r1, #4]
 8004e9a:	68a3      	ldr	r3, [r4, #8]
 8004e9c:	f109 0501 	add.w	r5, r9, #1
 8004ea0:	42ab      	cmp	r3, r5
 8004ea2:	db32      	blt.n	8004f0a <__lshift+0x86>
 8004ea4:	4638      	mov	r0, r7
 8004ea6:	f7ff fe2c 	bl	8004b02 <_Balloc>
 8004eaa:	2300      	movs	r3, #0
 8004eac:	4680      	mov	r8, r0
 8004eae:	461a      	mov	r2, r3
 8004eb0:	f100 0114 	add.w	r1, r0, #20
 8004eb4:	4553      	cmp	r3, sl
 8004eb6:	db2b      	blt.n	8004f10 <__lshift+0x8c>
 8004eb8:	6920      	ldr	r0, [r4, #16]
 8004eba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004ebe:	f104 0314 	add.w	r3, r4, #20
 8004ec2:	f016 021f 	ands.w	r2, r6, #31
 8004ec6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004eca:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004ece:	d025      	beq.n	8004f1c <__lshift+0x98>
 8004ed0:	2000      	movs	r0, #0
 8004ed2:	f1c2 0e20 	rsb	lr, r2, #32
 8004ed6:	468a      	mov	sl, r1
 8004ed8:	681e      	ldr	r6, [r3, #0]
 8004eda:	4096      	lsls	r6, r2
 8004edc:	4330      	orrs	r0, r6
 8004ede:	f84a 0b04 	str.w	r0, [sl], #4
 8004ee2:	f853 0b04 	ldr.w	r0, [r3], #4
 8004ee6:	459c      	cmp	ip, r3
 8004ee8:	fa20 f00e 	lsr.w	r0, r0, lr
 8004eec:	d814      	bhi.n	8004f18 <__lshift+0x94>
 8004eee:	6048      	str	r0, [r1, #4]
 8004ef0:	b108      	cbz	r0, 8004ef6 <__lshift+0x72>
 8004ef2:	f109 0502 	add.w	r5, r9, #2
 8004ef6:	3d01      	subs	r5, #1
 8004ef8:	4638      	mov	r0, r7
 8004efa:	f8c8 5010 	str.w	r5, [r8, #16]
 8004efe:	4621      	mov	r1, r4
 8004f00:	f7ff fe33 	bl	8004b6a <_Bfree>
 8004f04:	4640      	mov	r0, r8
 8004f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f0a:	3101      	adds	r1, #1
 8004f0c:	005b      	lsls	r3, r3, #1
 8004f0e:	e7c7      	b.n	8004ea0 <__lshift+0x1c>
 8004f10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004f14:	3301      	adds	r3, #1
 8004f16:	e7cd      	b.n	8004eb4 <__lshift+0x30>
 8004f18:	4651      	mov	r1, sl
 8004f1a:	e7dc      	b.n	8004ed6 <__lshift+0x52>
 8004f1c:	3904      	subs	r1, #4
 8004f1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f22:	459c      	cmp	ip, r3
 8004f24:	f841 2f04 	str.w	r2, [r1, #4]!
 8004f28:	d8f9      	bhi.n	8004f1e <__lshift+0x9a>
 8004f2a:	e7e4      	b.n	8004ef6 <__lshift+0x72>

08004f2c <__mcmp>:
 8004f2c:	6903      	ldr	r3, [r0, #16]
 8004f2e:	690a      	ldr	r2, [r1, #16]
 8004f30:	b530      	push	{r4, r5, lr}
 8004f32:	1a9b      	subs	r3, r3, r2
 8004f34:	d10c      	bne.n	8004f50 <__mcmp+0x24>
 8004f36:	0092      	lsls	r2, r2, #2
 8004f38:	3014      	adds	r0, #20
 8004f3a:	3114      	adds	r1, #20
 8004f3c:	1884      	adds	r4, r0, r2
 8004f3e:	4411      	add	r1, r2
 8004f40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004f44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004f48:	4295      	cmp	r5, r2
 8004f4a:	d003      	beq.n	8004f54 <__mcmp+0x28>
 8004f4c:	d305      	bcc.n	8004f5a <__mcmp+0x2e>
 8004f4e:	2301      	movs	r3, #1
 8004f50:	4618      	mov	r0, r3
 8004f52:	bd30      	pop	{r4, r5, pc}
 8004f54:	42a0      	cmp	r0, r4
 8004f56:	d3f3      	bcc.n	8004f40 <__mcmp+0x14>
 8004f58:	e7fa      	b.n	8004f50 <__mcmp+0x24>
 8004f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f5e:	e7f7      	b.n	8004f50 <__mcmp+0x24>

08004f60 <__mdiff>:
 8004f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f64:	460d      	mov	r5, r1
 8004f66:	4607      	mov	r7, r0
 8004f68:	4611      	mov	r1, r2
 8004f6a:	4628      	mov	r0, r5
 8004f6c:	4614      	mov	r4, r2
 8004f6e:	f7ff ffdd 	bl	8004f2c <__mcmp>
 8004f72:	1e06      	subs	r6, r0, #0
 8004f74:	d108      	bne.n	8004f88 <__mdiff+0x28>
 8004f76:	4631      	mov	r1, r6
 8004f78:	4638      	mov	r0, r7
 8004f7a:	f7ff fdc2 	bl	8004b02 <_Balloc>
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f88:	bfa4      	itt	ge
 8004f8a:	4623      	movge	r3, r4
 8004f8c:	462c      	movge	r4, r5
 8004f8e:	4638      	mov	r0, r7
 8004f90:	6861      	ldr	r1, [r4, #4]
 8004f92:	bfa6      	itte	ge
 8004f94:	461d      	movge	r5, r3
 8004f96:	2600      	movge	r6, #0
 8004f98:	2601      	movlt	r6, #1
 8004f9a:	f7ff fdb2 	bl	8004b02 <_Balloc>
 8004f9e:	f04f 0e00 	mov.w	lr, #0
 8004fa2:	60c6      	str	r6, [r0, #12]
 8004fa4:	692b      	ldr	r3, [r5, #16]
 8004fa6:	6926      	ldr	r6, [r4, #16]
 8004fa8:	f104 0214 	add.w	r2, r4, #20
 8004fac:	f105 0914 	add.w	r9, r5, #20
 8004fb0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004fb4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004fb8:	f100 0114 	add.w	r1, r0, #20
 8004fbc:	f852 ab04 	ldr.w	sl, [r2], #4
 8004fc0:	f859 5b04 	ldr.w	r5, [r9], #4
 8004fc4:	fa1f f38a 	uxth.w	r3, sl
 8004fc8:	4473      	add	r3, lr
 8004fca:	b2ac      	uxth	r4, r5
 8004fcc:	1b1b      	subs	r3, r3, r4
 8004fce:	0c2c      	lsrs	r4, r5, #16
 8004fd0:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8004fd4:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8004fde:	45c8      	cmp	r8, r9
 8004fe0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8004fe4:	4694      	mov	ip, r2
 8004fe6:	f841 4b04 	str.w	r4, [r1], #4
 8004fea:	d8e7      	bhi.n	8004fbc <__mdiff+0x5c>
 8004fec:	45bc      	cmp	ip, r7
 8004fee:	d304      	bcc.n	8004ffa <__mdiff+0x9a>
 8004ff0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004ff4:	b183      	cbz	r3, 8005018 <__mdiff+0xb8>
 8004ff6:	6106      	str	r6, [r0, #16]
 8004ff8:	e7c4      	b.n	8004f84 <__mdiff+0x24>
 8004ffa:	f85c 4b04 	ldr.w	r4, [ip], #4
 8004ffe:	b2a2      	uxth	r2, r4
 8005000:	4472      	add	r2, lr
 8005002:	1413      	asrs	r3, r2, #16
 8005004:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005008:	b292      	uxth	r2, r2
 800500a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800500e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005012:	f841 2b04 	str.w	r2, [r1], #4
 8005016:	e7e9      	b.n	8004fec <__mdiff+0x8c>
 8005018:	3e01      	subs	r6, #1
 800501a:	e7e9      	b.n	8004ff0 <__mdiff+0x90>

0800501c <__d2b>:
 800501c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005020:	461c      	mov	r4, r3
 8005022:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8005026:	2101      	movs	r1, #1
 8005028:	4690      	mov	r8, r2
 800502a:	f7ff fd6a 	bl	8004b02 <_Balloc>
 800502e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005032:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005036:	4607      	mov	r7, r0
 8005038:	bb34      	cbnz	r4, 8005088 <__d2b+0x6c>
 800503a:	9201      	str	r2, [sp, #4]
 800503c:	f1b8 0200 	subs.w	r2, r8, #0
 8005040:	d027      	beq.n	8005092 <__d2b+0x76>
 8005042:	a802      	add	r0, sp, #8
 8005044:	f840 2d08 	str.w	r2, [r0, #-8]!
 8005048:	f7ff fe00 	bl	8004c4c <__lo0bits>
 800504c:	9900      	ldr	r1, [sp, #0]
 800504e:	b1f0      	cbz	r0, 800508e <__d2b+0x72>
 8005050:	9a01      	ldr	r2, [sp, #4]
 8005052:	f1c0 0320 	rsb	r3, r0, #32
 8005056:	fa02 f303 	lsl.w	r3, r2, r3
 800505a:	430b      	orrs	r3, r1
 800505c:	40c2      	lsrs	r2, r0
 800505e:	617b      	str	r3, [r7, #20]
 8005060:	9201      	str	r2, [sp, #4]
 8005062:	9b01      	ldr	r3, [sp, #4]
 8005064:	2b00      	cmp	r3, #0
 8005066:	bf14      	ite	ne
 8005068:	2102      	movne	r1, #2
 800506a:	2101      	moveq	r1, #1
 800506c:	61bb      	str	r3, [r7, #24]
 800506e:	6139      	str	r1, [r7, #16]
 8005070:	b1c4      	cbz	r4, 80050a4 <__d2b+0x88>
 8005072:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005076:	4404      	add	r4, r0
 8005078:	6034      	str	r4, [r6, #0]
 800507a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800507e:	6028      	str	r0, [r5, #0]
 8005080:	4638      	mov	r0, r7
 8005082:	b002      	add	sp, #8
 8005084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005088:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800508c:	e7d5      	b.n	800503a <__d2b+0x1e>
 800508e:	6179      	str	r1, [r7, #20]
 8005090:	e7e7      	b.n	8005062 <__d2b+0x46>
 8005092:	a801      	add	r0, sp, #4
 8005094:	f7ff fdda 	bl	8004c4c <__lo0bits>
 8005098:	2101      	movs	r1, #1
 800509a:	9b01      	ldr	r3, [sp, #4]
 800509c:	6139      	str	r1, [r7, #16]
 800509e:	617b      	str	r3, [r7, #20]
 80050a0:	3020      	adds	r0, #32
 80050a2:	e7e5      	b.n	8005070 <__d2b+0x54>
 80050a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80050a8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80050ac:	6030      	str	r0, [r6, #0]
 80050ae:	6918      	ldr	r0, [r3, #16]
 80050b0:	f7ff fdad 	bl	8004c0e <__hi0bits>
 80050b4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80050b8:	e7e1      	b.n	800507e <__d2b+0x62>

080050ba <_calloc_r>:
 80050ba:	b538      	push	{r3, r4, r5, lr}
 80050bc:	fb02 f401 	mul.w	r4, r2, r1
 80050c0:	4621      	mov	r1, r4
 80050c2:	f000 f809 	bl	80050d8 <_malloc_r>
 80050c6:	4605      	mov	r5, r0
 80050c8:	b118      	cbz	r0, 80050d2 <_calloc_r+0x18>
 80050ca:	4622      	mov	r2, r4
 80050cc:	2100      	movs	r1, #0
 80050ce:	f7fe fb6d 	bl	80037ac <memset>
 80050d2:	4628      	mov	r0, r5
 80050d4:	bd38      	pop	{r3, r4, r5, pc}
	...

080050d8 <_malloc_r>:
 80050d8:	b570      	push	{r4, r5, r6, lr}
 80050da:	1ccd      	adds	r5, r1, #3
 80050dc:	f025 0503 	bic.w	r5, r5, #3
 80050e0:	3508      	adds	r5, #8
 80050e2:	2d0c      	cmp	r5, #12
 80050e4:	bf38      	it	cc
 80050e6:	250c      	movcc	r5, #12
 80050e8:	2d00      	cmp	r5, #0
 80050ea:	4606      	mov	r6, r0
 80050ec:	db01      	blt.n	80050f2 <_malloc_r+0x1a>
 80050ee:	42a9      	cmp	r1, r5
 80050f0:	d903      	bls.n	80050fa <_malloc_r+0x22>
 80050f2:	230c      	movs	r3, #12
 80050f4:	6033      	str	r3, [r6, #0]
 80050f6:	2000      	movs	r0, #0
 80050f8:	bd70      	pop	{r4, r5, r6, pc}
 80050fa:	f000 f869 	bl	80051d0 <__malloc_lock>
 80050fe:	4a21      	ldr	r2, [pc, #132]	; (8005184 <_malloc_r+0xac>)
 8005100:	6814      	ldr	r4, [r2, #0]
 8005102:	4621      	mov	r1, r4
 8005104:	b991      	cbnz	r1, 800512c <_malloc_r+0x54>
 8005106:	4c20      	ldr	r4, [pc, #128]	; (8005188 <_malloc_r+0xb0>)
 8005108:	6823      	ldr	r3, [r4, #0]
 800510a:	b91b      	cbnz	r3, 8005114 <_malloc_r+0x3c>
 800510c:	4630      	mov	r0, r6
 800510e:	f000 f83d 	bl	800518c <_sbrk_r>
 8005112:	6020      	str	r0, [r4, #0]
 8005114:	4629      	mov	r1, r5
 8005116:	4630      	mov	r0, r6
 8005118:	f000 f838 	bl	800518c <_sbrk_r>
 800511c:	1c43      	adds	r3, r0, #1
 800511e:	d124      	bne.n	800516a <_malloc_r+0x92>
 8005120:	230c      	movs	r3, #12
 8005122:	4630      	mov	r0, r6
 8005124:	6033      	str	r3, [r6, #0]
 8005126:	f000 f854 	bl	80051d2 <__malloc_unlock>
 800512a:	e7e4      	b.n	80050f6 <_malloc_r+0x1e>
 800512c:	680b      	ldr	r3, [r1, #0]
 800512e:	1b5b      	subs	r3, r3, r5
 8005130:	d418      	bmi.n	8005164 <_malloc_r+0x8c>
 8005132:	2b0b      	cmp	r3, #11
 8005134:	d90f      	bls.n	8005156 <_malloc_r+0x7e>
 8005136:	600b      	str	r3, [r1, #0]
 8005138:	18cc      	adds	r4, r1, r3
 800513a:	50cd      	str	r5, [r1, r3]
 800513c:	4630      	mov	r0, r6
 800513e:	f000 f848 	bl	80051d2 <__malloc_unlock>
 8005142:	f104 000b 	add.w	r0, r4, #11
 8005146:	1d23      	adds	r3, r4, #4
 8005148:	f020 0007 	bic.w	r0, r0, #7
 800514c:	1ac3      	subs	r3, r0, r3
 800514e:	d0d3      	beq.n	80050f8 <_malloc_r+0x20>
 8005150:	425a      	negs	r2, r3
 8005152:	50e2      	str	r2, [r4, r3]
 8005154:	e7d0      	b.n	80050f8 <_malloc_r+0x20>
 8005156:	684b      	ldr	r3, [r1, #4]
 8005158:	428c      	cmp	r4, r1
 800515a:	bf16      	itet	ne
 800515c:	6063      	strne	r3, [r4, #4]
 800515e:	6013      	streq	r3, [r2, #0]
 8005160:	460c      	movne	r4, r1
 8005162:	e7eb      	b.n	800513c <_malloc_r+0x64>
 8005164:	460c      	mov	r4, r1
 8005166:	6849      	ldr	r1, [r1, #4]
 8005168:	e7cc      	b.n	8005104 <_malloc_r+0x2c>
 800516a:	1cc4      	adds	r4, r0, #3
 800516c:	f024 0403 	bic.w	r4, r4, #3
 8005170:	42a0      	cmp	r0, r4
 8005172:	d005      	beq.n	8005180 <_malloc_r+0xa8>
 8005174:	1a21      	subs	r1, r4, r0
 8005176:	4630      	mov	r0, r6
 8005178:	f000 f808 	bl	800518c <_sbrk_r>
 800517c:	3001      	adds	r0, #1
 800517e:	d0cf      	beq.n	8005120 <_malloc_r+0x48>
 8005180:	6025      	str	r5, [r4, #0]
 8005182:	e7db      	b.n	800513c <_malloc_r+0x64>
 8005184:	20000200 	.word	0x20000200
 8005188:	20000204 	.word	0x20000204

0800518c <_sbrk_r>:
 800518c:	b538      	push	{r3, r4, r5, lr}
 800518e:	2300      	movs	r3, #0
 8005190:	4c05      	ldr	r4, [pc, #20]	; (80051a8 <_sbrk_r+0x1c>)
 8005192:	4605      	mov	r5, r0
 8005194:	4608      	mov	r0, r1
 8005196:	6023      	str	r3, [r4, #0]
 8005198:	f7fe f828 	bl	80031ec <_sbrk>
 800519c:	1c43      	adds	r3, r0, #1
 800519e:	d102      	bne.n	80051a6 <_sbrk_r+0x1a>
 80051a0:	6823      	ldr	r3, [r4, #0]
 80051a2:	b103      	cbz	r3, 80051a6 <_sbrk_r+0x1a>
 80051a4:	602b      	str	r3, [r5, #0]
 80051a6:	bd38      	pop	{r3, r4, r5, pc}
 80051a8:	200002ec 	.word	0x200002ec

080051ac <__ascii_mbtowc>:
 80051ac:	b082      	sub	sp, #8
 80051ae:	b901      	cbnz	r1, 80051b2 <__ascii_mbtowc+0x6>
 80051b0:	a901      	add	r1, sp, #4
 80051b2:	b142      	cbz	r2, 80051c6 <__ascii_mbtowc+0x1a>
 80051b4:	b14b      	cbz	r3, 80051ca <__ascii_mbtowc+0x1e>
 80051b6:	7813      	ldrb	r3, [r2, #0]
 80051b8:	600b      	str	r3, [r1, #0]
 80051ba:	7812      	ldrb	r2, [r2, #0]
 80051bc:	1c10      	adds	r0, r2, #0
 80051be:	bf18      	it	ne
 80051c0:	2001      	movne	r0, #1
 80051c2:	b002      	add	sp, #8
 80051c4:	4770      	bx	lr
 80051c6:	4610      	mov	r0, r2
 80051c8:	e7fb      	b.n	80051c2 <__ascii_mbtowc+0x16>
 80051ca:	f06f 0001 	mvn.w	r0, #1
 80051ce:	e7f8      	b.n	80051c2 <__ascii_mbtowc+0x16>

080051d0 <__malloc_lock>:
 80051d0:	4770      	bx	lr

080051d2 <__malloc_unlock>:
 80051d2:	4770      	bx	lr

080051d4 <__ascii_wctomb>:
 80051d4:	b149      	cbz	r1, 80051ea <__ascii_wctomb+0x16>
 80051d6:	2aff      	cmp	r2, #255	; 0xff
 80051d8:	bf8b      	itete	hi
 80051da:	238a      	movhi	r3, #138	; 0x8a
 80051dc:	700a      	strbls	r2, [r1, #0]
 80051de:	6003      	strhi	r3, [r0, #0]
 80051e0:	2001      	movls	r0, #1
 80051e2:	bf88      	it	hi
 80051e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80051e8:	4770      	bx	lr
 80051ea:	4608      	mov	r0, r1
 80051ec:	4770      	bx	lr
	...

080051f0 <_init>:
 80051f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051f2:	bf00      	nop
 80051f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051f6:	bc08      	pop	{r3}
 80051f8:	469e      	mov	lr, r3
 80051fa:	4770      	bx	lr

080051fc <_fini>:
 80051fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051fe:	bf00      	nop
 8005200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005202:	bc08      	pop	{r3}
 8005204:	469e      	mov	lr, r3
 8005206:	4770      	bx	lr
