// Seed: 3152483265
module module_0 (
    input supply0 id_0
);
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
);
  logic id_3;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd80
) (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    output supply0 _id_3,
    input wire id_4,
    input wor id_5,
    output supply1 id_6
);
  logic [1 : 1 'b0] id_8;
  module_0 modCall_1 (id_4);
  logic id_9;
  logic [1 : id_3] id_10 = 1;
endmodule
