INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/2019_FPGA_Design_Group5/test1/test1.srcs/sources_1/imports/src/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/2019_FPGA_Design_Group5/test1/test1.srcs/sources_1/imports/src/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/2019_FPGA_Design_Group5/test1/test1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
