================================================================================ 
Commit: 0167045a89cca52226d321d60f1690b6bb64fa54 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:54:15 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.95,
LOGANVL.0.RPB.0031.D.80,
KSYVLLE.1.RPB.0026.D.09,
GNRSPWS.0.RPB.0030.D.12,
Server-RC-0x02.0x00.0x01.0256

Hsd-es-id: N/A"
Original commit date: Wed Sep 11 23:24:34 2024 -0700
Original commit hash: 72bddc3bb3ad5995bf8a72e30b984131eb93ae39

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c235544e4e936726305b82804591bcc7aa91d499 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:54:12 2024 -0700 
-------------------------------------------------------------------------------- 
[SRF][C0][MRC] Fix RMT memory leakage

[Issue Description]
RMT is currently creating a buffer to store error information in case of failure to allocate enough memory for calculated RMT data.

[Resolution]
Release error handling entry when enough memory has allocated to run RMT, this saves 152 bytes per RMT iteration.

Package/Module:

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS SP, BIRCHSTREAM CLEARWATERFOREST AP, BIRCHSTREAM CLEARWATERFOREST SP, BIRCHSTREAM GRANITERAPIDS AP, BIRCHSTREAM GRANITERAPIDS, KASEYVILLE GRANITERAPIDS D, LOGANVILLE GRANDRIDGE

Hsd-es-id: 14023221491

Original commit date: Wed Sep 4 18:30:03 2024 -0600
Change-Id: Icebf457815f86de5b87cc793c0bc398ccc6b3df7
Original commit hash: abd9939bd2a9abc11eb3bc30b0fe510710092d64

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/MemoryEvContent/RMT/Pei/RMT.c
ServerSiliconPkg/Library/MemoryEvContent/RMT/externals/RmtCore/RmtCore.c
ServerSiliconPkg/Library/MemoryEvContent/RMT/externals/RmtCore/RmtCore.h

================================================================================ 
Commit: 8fbbb47e86529e024aadc13b2ec3150ba93d63f6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:54:09 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020468421

Original commit date: Wed Sep 11 11:46:19 2024 -0700
Change-Id: I1gynd3juvr4wmoo2xau7hqj2tg6ahru42mqeky2v
Original commit hash: e501c3ff387e537c03b435309e45832f17a0d748

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: b474513370b67763f738164a18ca83b7687e9564 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:54:07 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] DRAM CA Vref RMT shall add MR11 as 2nd condition for Pass/Fail criteria

[Issue Description]
The MPC to set DRAM CaVref may silently fail during a margin sweep. MRC assumes Vref has been updated, but actually the DRAM is in a failed state and the SweepLib should treat the current CaVref setting as a failure.

[Resolution]
The solution is for MRC to perform an MRR of MR11, after the MPC, to confirm if the MPC was successful. If the MRR results doesn't match what MRC things it wrote with the MPC, then the Vref setting is failing.

Besides, MRR command failure is detected during DRAM CA VREF RMT, the trace shows the returned code from MR11 via MRR command, it can be either "valid data on upper or lower with random value" or "invalid data in entire byte".
Current ReadCpgcMrrData would treat invalid data as error and system would hang, however, it can be just command failure since DRAM CA Vref is swept to boundary of margin. To solve this, MRC shall add command test mode support
for ReadDramMr API to detect bad command being send during DRAM CA Vref sweep.

Package/Module:
pRcPkg/Library/BaseDdr5CoreLib
CpRcPkg/Library/MemSweepLib

[Impacted Platform]
GNR-SP, CWF-AP, GNR-AP, SRF-AP

Hsd-es-id: 13012260341

Original commit date: Tue Aug 27 19:08:20 2024 -0500
Change-Id: I063f11d18275ae844f00ae683bf6f324c1dd50da
Original commit hash: bdb894123160a587dca4046891246a88d699f24e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Library/MemPatternGeneratorLib.h
CpRcPkg/Library/BaseDdr5CoreLib/MemBuiltInSelfTest.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDbAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDdr5Lrdimm.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDramAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemOdtDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemPpr.c
CpRcPkg/Library/BaseDdr5CoreLib/MemRcdAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/MemTxReTrainingDdr5.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/MemSweepLib/MemSweepCallbacks.c
CpRcPkg/Library/MrcMachineLearningSupportLib/DecodeAndProgramParameters.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c

================================================================================ 
Commit: 85c756988276348815f1bbf3d7475da9188d89b2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:54:02 2024 -0700 
-------------------------------------------------------------------------------- 
Add support for SNC6 on specific GNR-AP UCC parts

[Feature Description]
Specific GNR-AP UCC parts may support SNC6 feature.
Add setup knob, and Uncore BIOS enabling support for the SNC6 feature.
The SNC6 setup option interacts with S3M and Primecode to enable the
feature on supported parts.

Package/Module:
ServerPlatformPkg/Platform/Dxe/SocketSetup
ServerSiliconPkg/Library/PcuIpLib
ServerSiliconPkg/Upi/Library/SncPrefetchLib
ServerSiliconPkg/Upi/Library/SoftStrapLib
ServerSiliconPkg/Upi/Library/UncoreLib

[Impacted Platform]
GNR-AP UCC

Hsd-es-id: 14023115311

Original commit date: Fri Jul 19 14:12:20 2024 -0700
Change-Id: Idce9d7ababcdb0d68d73168179243c9c5f852338
Original commit hash: 7534f37379b71d9368b49e748d62ea96f7146ef8

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Platform/Dxe/SocketSetup/KtiSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/KtiSetupStrings.uni
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.c
ServerSiliconPkg/Include/Guid/SocketMpLinkVariable.h
ServerSiliconPkg/Include/KtiSetupDefinitions.h
ServerSiliconPkg/Include/Library/PcuIpLib.h
ServerSiliconPkg/Include/Library/SoftStrapLib.h
ServerSiliconPkg/Library/PcuIpLib/GnrSrf/PcuCapid.c
ServerSiliconPkg/Upi/Library/SncPrefetchLib/ChipGnrSrf/SncProgramming.c
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c
ServerSiliconPkg/Upi/Library/SoftStrapLib/Include/Registers/GnrSrf/SoftStrapDefinition.h
ServerSiliconPkg/Upi/Library/SoftStrapLibNull/SoftStrapLibNull.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c

================================================================================ 
Commit: b97efe6fb26b943f4c1b3d3f1a9ccee03b74fcdb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:56 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.94,
LOGANVL.0.RPB.0031.D.79,
KSYVLLE.1.RPB.0026.D.08,
GNRSPWS.0.RPB.0030.D.11

Hsd-es-id: N/A"
Original commit date: Wed Sep 11 11:10:56 2024 -0700
Original commit hash: 2a4d5bfe240caa4cf1b58bcc4362cc6148255833

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 326d45b745d21978b36c758136b6dc8d79bae9ad 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:53 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.93,
LOGANVL.0.RPB.0031.D.78,
KSYVLLE.1.RPB.0026.D.07,
GNRSPWS.0.RPB.0030.D.10

Hsd-es-id: N/A"
Original commit date: Wed Sep 11 08:12:34 2024 -0700
Original commit hash: 4a9892497c1c070c4f5491efcf882c07da83193b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f5f0c5a85963ee5e329107411dc533f440cbdcf5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:50 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] OCR HTTPS issue fix

[Issue Description]
In some functions pointers were passed as value and modified inside.
Because of that other functions were using wrong pointer.

[Resolution]
Fixed passed values to the functions modifying pointers.

Package/Module:
Features/Manageability/OneClickRecoveryFeaturePkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039886752

Original commit date: Wed Sep 4 16:24:29 2024 +0200
Change-Id: I349ada566df2d6d20c5005affbcf4ac75260cef1
Original commit hash: 00912e34ab3b92dc3476cdde881e8741c808aa57

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrBootOptionSupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrBootOptionSupport.h
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrHttpBootCallbackSupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OcrProxySupport.c
Features/Manageability/OneClickRecoveryFeaturePkg/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 807e950d7b824e7b4566a9e1cfbe187e2022f160 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.92,
LOGANVL.0.RPB.0031.D.77,
KSYVLLE.1.RPB.0026.D.06,
GNRSPWS.0.RPB.0030.D.09,
Server-RC-0x02.0x00.0x01.0255

Hsd-es-id: N/A"
Original commit date: Wed Sep 11 04:10:51 2024 -0700
Original commit hash: 9a55425a21ec84590bb53aaee72c35434c1f3f4c

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 327b294f89e0322fc7079eddc57c7de20f846b61 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:45 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14023425351

Original commit date: Tue Sep 10 23:29:39 2024 -0700
Change-Id: Itowj98xajgxku0ah0h7gqm0f1oybq8wiueaui2j8
Original commit hash: 6db79edeb4dca3174dbc67d908546065b2cf20c9

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 17b50e7248a5e8ccc41a716b130cb2cb03c62c02 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:42 2024 -0700 
-------------------------------------------------------------------------------- 
MRC must disable DRFM in DRAM in the fast cold boot path

[Issue]
Correctable memory errors may result if Dynamic Refresh Management (DRFM) is enabled in the DRAM.
DRFM not POR for Gen3 platforms. Some DRAMs may indicate support for DRFM by returning 1 in BIT0 when MR59 is read.
DRFM is enabled by writing MR59[0] with 1. In the slow boot path, MRC never write MR59[0] with a value of 1 and no issue is seen after a slow boot.
However, when MRC reads and caches an MR59 it fails to clear BIT0, resulting in DRFM being enabled when MR59 is restored from cache.

[Resolution]
Always clear MR59[0] in the slow boot path by explicitly writing MR59[0] with 0.
Force MR59[0] to 0 when caching MR59.

Module:
BaseDdr5CoreLib

[Impacted Platform]
All

Hsd-es-id: 14023387330

Original commit date: Fri Aug 30 16:25:03 2024 -0700
Change-Id: I240c69e246ec60eae8980b5fe819ecb04bc99e49
Original commit hash: dbfa98a7d607f3bf8275e23fbeee3210627ec187

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: 1f77ac7c6d2ae15bfabc3eafc25516d57992e401 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:38 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.91,
LOGANVL.0.RPB.0031.D.76,
KSYVLLE.1.RPB.0026.D.05,
GNRSPWS.0.RPB.0030.D.08,
Server-RC-0x02.0x00.0x01.0254

Hsd-es-id: N/A"
Original commit date: Tue Sep 10 23:51:59 2024 -0700
Original commit hash: 3b4fbc73c98febb62a72aebdfcedaccbd7cdb4fd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 92d88faa406a8a78f6b07c3f6d771cf9c28a320a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:33 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] BIOS shall clear RTC register's bit IRQF during boot

[Feature Description]
Register bit is cleared during boot but later in BIOS
boot phase. Silicon initiation is done earlier in the flow.
This include PCH PM1 RTC STS.
However, because RTC's IRQF bit is not cleared earlier,
clearing PM1 RTC STS is not successful.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039973494

Original commit date: Wed Sep 11 07:46:53 2024 +0200
Change-Id: I87736359557e367d4cf5874736534324324d2456
Original commit hash: 8dd11954f6086a0f2685188fd970059e88d6c889

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRtc.c

================================================================================ 
Commit: 7c94ffa63881d310bc6bd9df98a5db3896c8fc3f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:30 2024 -0700 
-------------------------------------------------------------------------------- 
Server CPU: Add Latency Optimized Mode BIOS knob

[Feature Description]
Add Latency Optimized Mode BIOS knob

Package/Module:
ServerSiliconPkg
ServerPlatformPkg
...

[Impacted Platform]
BHS

Hsd-es-id: 15016698872

Original commit date: Fri Aug 23 14:01:29 2024 +0800
Change-Id: I2654a6c9a6290a680118b39d4c304fbd463b4a96
Original commit hash: c43d6f15c391847a4279da7a6d34525be5d9a07c

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Library/PeiCpuPreMemPolicyUpdateLib/PeiCpuPreMemPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/PowerManagementSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/PowerManagmentSetupStrings.uni
ServerSiliconPkg/Cpu/Include/Library/CpuIpLib.h
ServerSiliconPkg/Cpu/Include/Library/CpuPreMemPolicyLib.h
ServerSiliconPkg/Cpu/Library/CpuInitLib/CpuInitPeiLib.c
ServerSiliconPkg/Cpu/Library/CpuIpLib/Wave4/CpuIpTpmiLib.c
ServerSiliconPkg/Cpu/Library/CpuPreMemPolicyLib/CpuPreMemPolicyLib.c
ServerSiliconPkg/Include/Guid/SocketPowermanagementVariable.h
ServerSiliconPkg/Include/Library/TpmiIpLib.h
ServerSiliconPkg/Library/TpmiIpLib/TpmiIpComLib.c

================================================================================ 
Commit: 8302920b551562e6a2f9d6ebd74983cb1da4cdf8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:23 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.90,
LOGANVL.0.RPB.0031.D.75,
KSYVLLE.1.RPB.0026.D.04,
GNRSPWS.0.RPB.0030.D.07,
Server-RC-0x02.0x00.0x01.0253

Hsd-es-id: N/A"
Original commit date: Tue Sep 10 19:57:52 2024 -0700
Original commit hash: 8825d91ef2a95b01288b9edca3b9373c7fa76364

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: d939e1ea5bfff4653a66c5442bf4d28051b0ea62 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:20 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] 1anm P-die change to DOE-D for 5600 Speed and below

[Feature Description]
Vendor found potential risk on DOE-D which can cause overshoot issue at 5600Mbps or below. No risk at 6400.

Package/Module:

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS, BIRCHSTREAM SIERRA FOREST

Hsd-es-id: 14023320846

Original commit date: Thu Aug 29 16:01:27 2024 -0600
Change-Id: I120cdbdb2f188cb1f8630c7650401747fc14785d
Original commit hash: 0f8c1a2c939c92e60172f49df6f72e5c6f8c81e8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: 25ea1f9d6696d99c15cd0c717642a4daaf54f41e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:16 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should set SetAdvMemTestCondition before issue MRR to get PPR resource info

[Issue Description]
There is MRR failure during AMT

[Resolution]
BIOS should set SetAdvMemTestCondition before issue MRR to get PPR resource info

Package/Module: CpRcPkg/AdvMemTestLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016751583

Original commit date: Mon Sep 9 10:37:27 2024 +0800
Change-Id: I49e0167d5e72c3b39a7f1fbe9aab9acdec8586bb
Original commit hash: 711cad573316fe4bc1312f0aa814b2b4fed39d4f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/AdvMemTestLib/MemTestSeq.c

================================================================================ 
Commit: 52bf1169cb667115dd9d69fd7e9d62bf0ef3d53c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:11 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.89,
LOGANVL.0.RPB.0031.D.74,
KSYVLLE.1.RPB.0026.D.03,
GNRSPWS.0.RPB.0030.D.06,
Server-RC-0x02.0x00.0x01.0252

Hsd-es-id: N/A"
Original commit date: Tue Sep 10 11:08:37 2024 -0700
Original commit hash: f0ea47c0fa0645292e8afcd075d1bfed5decdad5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8ca495660a41a0e7bafde34209f40ca86a5d4a03 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:07 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Build script support for GCC

[Feature Description]
1. Unused variables in null libs
2. Replace instances of libs

Package/Module:
ServerSiliconPkg, GnrwsRpPkg and BirchStreamFspPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 15016759934

Original commit date: Tue Sep 10 15:12:20 2024 +0800
Change-Id: I0bb004941726ac1ea6128735b058f5f9a527a2b2
Original commit hash: a2de401beaa0bae8a59ef8b18c8d301685a21fe4

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/FspWrapperPlatformLib/FspWrapperPlatformLibNull.c
GnrwsRpPkg/Include/Dsc/PlatformPkgPeiLib.dsc
ServerSiliconPkg/Security/Cct/Library/FruCpuFeatureMkTmeLib/4v0/FruCpuFeatureMkTmeNull.c
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLibNull.c

================================================================================ 
Commit: 18f78f117b0ad1d1d0fa83ccfa7d1cdb683aac2b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:04 2024 -0700 
-------------------------------------------------------------------------------- 
Automatic restars After performing TPM Clear in Remote Platform Erase

[Issue Description]
After performing TPM Clear in Remote Platform Erase,
system is getting continuous automatic restarts and not going to OS page.

[Resolution]
Fixed incorrect Host and Client addresses in HECI message header
for RPE ASF Alert.

Package/Module:
OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22020454616

Original commit date: Mon Sep 9 14:28:24 2024 +0200
Change-Id: I9aa8cdf2758eaaae4ce42ef722ea91b08e818470
Original commit hash: 3afd3d56ad8bd2bd7972352f27e3fa791f0aa1f8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: a09efbabe9feee7e7aff372dc46f5f7b7f895b71 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:53:00 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.88,
LOGANVL.0.RPB.0031.D.73,
KSYVLLE.1.RPB.0026.D.02,
GNRSPWS.0.RPB.0030.D.05,
Server-RC-0x02.0x00.0x01.0251

Hsd-es-id: N/A"
Original commit date: Tue Sep 10 04:21:01 2024 -0700
Original commit hash: bc7750377c29f3f2ee7a5f8b556fd92fc050603b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8b318ba8b90fd6d1db3d9b375aa02f90a14c3ee8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:58 2024 -0700 
-------------------------------------------------------------------------------- 
Abnormal Error string are present is serial log.

[Issue Description]
Heci 2 and 3 driver initialization errors available in the log.

[Resolution]
Removed Heci 2 and Heci 3 driver initialization flow as those
devices are not used.

Package/Module:
OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16025361278

Original commit date: Fri Sep 6 15:14:17 2024 +0200
Change-Id: Ife7862e60a3b9d54b6c398ca961834a45d23288a
Original commit hash: e188769ca0a4e365d36776677b1b79e78a070cd1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Library/MtlPchHeciDeviceConfigLib/MtlPchHeciDeviceConfigLib.c

================================================================================ 
Commit: 004be64e9465f13f5a9e94a74ebd47da9041667d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:54 2024 -0700 
-------------------------------------------------------------------------------- 
Remove workaround 14016243097

Originally the WA 14016243097 was going to be a permanent but finally
a HW fix for GEN3 was made, so this commit is removing the WA from:
GNR-D B0, GNR B0, SRF B0, CWF A0

Package/Module:
ServerSiliconPkg

[Impacted Platform]
Birchstream, Kaseywville

Hsd-es-id: 18039898856

Original commit date: Thu Sep 5 11:08:44 2024 +0200
Change-Id: Iec0bb516f32aca7671b2f0982db9caa0d583f507
Original commit hash: da056d0f92508fd5a28654294e224b2ad6305f13

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibCwf.c
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibGnr.c
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibSrf.c

================================================================================ 
Commit: f8dc4bc5fff79359c054e5f1173dadc0aee51b25 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:51 2024 -0700 
-------------------------------------------------------------------------------- 
Enable X2APIC for BSP in pre mem phase for specific processor

[Feature Description]
In MpInitLibInitialize() of PeiMpLib:
1.MpInitLibInitialize saves the BSP's initial APIC mode and
syncs to all APs in the first time wakeup in CollectProcessorCount().
2.If the BSP's Apic mode is LOCAL_APIC_MODE_XAPIC, AutoEnableX2Apic()
will forcely enable x2APIC mode for both BSP and AP if needed.

Reccently we found that the calling of WakeUpAP in step2 cost a lot of
time on a specific processor. To reduce the time cost of MpInitLibInitialize,
we can enable X2APIC for BSP in pre mem phase. After that, AP's APIC mode
will be synced to X2Apic mode during the first call of MpInitLibInitialize
in CpuMpPei. Then the step2 in MpInitLibInitialize can be skipped.

Package/Module:ServerSiliconPkg/Cpu

[Impacted Platform]
GNR

Hsd-es-id: 15016719938

Original commit date: Thu Sep 7 16:08:50 2023 +0800
Change-Id: I9755892574c5d42564bbdbf8f26c16b10cfbdd38
Original commit hash: ea1fc99b6faecfc8c3e3e44e1cc7be8016cf3d1f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PeiCpuPreMemPolicyUpdateLib/PeiCpuPreMemPolicyUpdateLib.c
ServerPlatformPkg/Library/PeiCpuPreMemPolicyUpdateLib/PeiCpuPreMemPolicyUpdateLib.inf
ServerSiliconPkg/Cpu/Library/CpuInitLib/CpuInitPeiLib.c
ServerSiliconPkg/Cpu/Library/CpuInitLib/CpuInitPeiLib.inf
ServerSiliconPkg/Cpu/Library/CpuPreMemPolicyLib/CpuPreMemPolicyLib.c

================================================================================ 
Commit: b87bf0e87a561327ed8e2d0b3035a0fcad83b266 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:48 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3] Regflow V44 DDRIO register initialization

[Feature Description]
1. Settings to enable 7200 in GNR/SRF

Package/Module:

[Impacted Platform]
GNR, SRF

Hsd-es-id: 16025022362

Original commit date: Thu Aug 1 13:44:38 2024 +0530
Change-Id: Ida0615e6373ec3081f936830f78a642652c7d639
Original commit hash: 5d4f3cbe100ec20934af47d2d54256cfdb524139

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitClkDll.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitCmdCh0.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitCmdCh1.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitComp.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitDataCh0.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitDataCh1.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitIntfCh0.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitIntfCh1.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitldo.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitldoCh0.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitldoCh1.c

================================================================================ 
Commit: e9a5107fc3fb4f8a4418350e69c3a11f4d9b0200 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:44 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Hide all extra PCU devices

[Feature Description]
BIOS shall hide all non-primary PCU devices from PCI configuration space.
Primary PCU is device 5 and shall remain enabled;all others (6,7,8,and 9)
shall be hidden. Devices are hidden using the UBox DevHide register.

[Resolution]
Programming UBox DEVHIDE0_CFG register to hide GNRWS's non-primary
PCU devices.

Package/Module:ServerPlatformPkg

[Impacted Platform]
GNRWS.

Hsd-es-id: 15016736372

Original commit date: Thu Sep 5 13:26:09 2024 +0800
Change-Id: I941526fdf2a327190abc483aa9548ba33234a894
Original commit hash: add2a2b47fafeadfef71129d115498851391a07b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Guid/UboxIpInterface.h
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c
ServerPlatformPkg/Library/PlatformBootManagerLib/PlatformBootManagerLib.inf
ServerSiliconPkg/Library/UboxIpLib/Gen3/UboxMisc.c

================================================================================ 
Commit: 96f8ea6819b02d90a1e1396f5f3280299384608b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.87,
LOGANVL.0.RPB.0031.D.72,
KSYVLLE.1.RPB.0026.D.01,
GNRSPWS.0.RPB.0030.D.04,
Server-RC-0x02.0x00.0x01.0250

Hsd-es-id: N/A"
Original commit date: Mon Sep 9 11:08:43 2024 -0700
Original commit hash: 3e6e1bdc192fe14a07884fe523840b20fde3717d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 3bf0b05a505fb7ae20864476783307e03405990f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:37 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] PCIe Port 15 and 16 cannot train up Gen3 and Gen4.

[Issue Description]
Customer spotted an issue, that Ports 15 and 16
are unable to train to Gen3 and above speeds.
It was rootcaused to incorrect access to equalization
registers, and miss in port of change from
previous projects.

[Resolution]
This change corrects access to equalization registers
to reflect Pci Config Space, rather than Private
Config Space.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039950276

Original commit date: Mon Sep 9 16:07:20 2024 +0200
Change-Id: I28bf97a689e8b6fe6548114b56d3869382ce5b2c
Original commit hash: 479a0e18d250a59f96281186bbe2b668aa163b41

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 8d410bc0575c7b853af3cfa888749b4cc25db6b6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:34 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Remove SGX/TDX/PFR lib for GNR-WS project

[Feature Description]
Remove SGX/TDX/PFR lib for GNR-WS project

Package/Module:
ServerSecurityPkg
ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016722408

Original commit date: Tue Sep 3 13:40:14 2024 +0800
Change-Id: I5f719bdbf3224937e1a7f48c9c63691ffc13dc45
Original commit hash: e880f16b9c79186578d2f84d95e6fd6b6de1a582

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/MktmePostMem/4v0/MktmePostMemNull.c
ServerSecurityPkg/Cct/SecurityIdeLateGnrws.inf
ServerSecurityPkg/Cct/SecurityIdePostMemGnrws.inf
ServerSecurityPkg/Cct/SecurityIdePostMemGnrwsLib.inf
ServerSiliconPkg/Product/BirchStream/LateSiliconFvDxe.fdf
ServerSiliconPkg/Product/BirchStream/SiPkgCommonLib.dsc
ServerSiliconPkg/Product/BirchStream/SiPkgDxe.dsc
ServerSiliconPkg/Product/BirchStream/SiPkgDxeLib.dsc
ServerSiliconPkg/Product/BirchStream/SiPkgPeiLib.dsc
ServerSiliconPkg/Security/Cct/Library/FruCpuFeatureMkTmeLib/4v0/FruCpuFeatureMkTmeNull.c
ServerSiliconPkg/Security/Cct/Library/FruCpuFeatureMkTmeLib/4v0/FruCpuFeatureMkTmeNull.inf
ServerSiliconPkg/Security/Cct/Library/FruCpuFeatureTdxSeamldrLib/4v0/FruCpuFeatureTdxSeamldrNull.c
ServerSiliconPkg/Security/Cct/Library/FruCpuFeatureTdxSeamldrLib/4v0/FruCpuFeatureTdxSeamldrNull.inf
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityCctPreMemVarStorageInitGnrws.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemLibGnrws.inf

================================================================================ 
Commit: 41c63bb05e584959647ec8511e6d853254ebb9ae 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:31 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.86,
LOGANVL.0.RPB.0031.D.71,
KSYVLLE.1.RPB.0025.D.99,
GNRSPWS.0.RPB.0030.D.03,
Server-RC-0x02.0x00.0x01.024F

Hsd-es-id: N/A"
Original commit date: Mon Sep 9 04:10:53 2024 -0700
Original commit hash: 09821de76c7288dd421598dafa23ef9e153cdd2a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a7312e4ce5b37ef8992d72ae29bd9ce204b16d1d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:28 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS update compatible support between PB1 and trunk

[Feature Description]
This patch is to fix versioning variable corruption introduced by the branch
switch for SRF SP release.

Detail:
Remove Versioning Variable check for OC_SETUP.
Remove Variable corruption check for OC_SETUP.
Update revision and records for SYSTEM_CONFIGURATION and SOCKET_MEMORY_CONFIGURATION

After this patch:
Update/downgrade between PB1 and trunk, these knobs will restore to default.
SYSTEM_CONFIGURATION.DfxUnlockErrorInjEn
SOCKET_MEMORY_CONFIGURATION.DfxNonFatalLowMarginEwl
SOCKET_MEMORY_CONFIGURATION.RecordPprAddrToSpd
SOCKET_MEMORY_CONFIGURATION.DfxClearSpdErrorLocation
Update/downgrade before/after this patch on trunk, these knobs will restored to default.
SYSTEM_CONFIGURATION.RasCustomVariable1
SOCKET_MEMORY_CONFIGURATION.DfxRcdDcaDfeUpmMode
SOCKET_MEMORY_CONFIGURATION.ADRDataSaveMode
SOCKET_MEMORY_CONFIGURATION.DfxQcaComplexUpm

Package/Module:
ServerPlatformPkg/Features/Variable/PlatformVariableGnr
ServerPlatformPkg/Include/NvVariableUpdateRule.h

[Impacted Platform]
GNR, SRF.

Hsd-es-id: 15016750598

Original commit date: Wed Sep 4 14:01:19 2024 +0800
Change-Id: Ieea2a8a0d9ded7454bdb14ebba17376600a45ee6
Original commit hash: 1f5fdd7d8dd23498bfec7a2208d777855583546f

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Dxe/PlatformVariableInitDxe.c
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/DefaultNvVarInfoGnrSrf.h
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.c
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.inf
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 90f3aa83a1f753950a7493ca8f474291a09e2825 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:24 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Remove platform code related to PciePllSsc option

[Issue Description]
PCIe PLL SSC is not supported and its dead code
should be removed to avoid confusion.

[Resolution]
Remove the PCIe PLL SSC entry from the BIOS menu.

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039945156

Original commit date: Mon Sep 9 07:59:05 2024 +0200
Change-Id: I877622bd238e938d773567473238f087641b2233
Original commit hash: e2d6a50d1cb8caa0ef68051b6edb489f2e28d195

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.hfr
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h

================================================================================ 
Commit: 4ed134cb6a1b7d8b36f7e1161c86dfe6aca166b0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:17 2024 -0700 
-------------------------------------------------------------------------------- 
Remove 9X4 DIMM from GNR POR

[Feature Description]
9X4 DIMMs are not POR for GNR platforms

[Resolution]
Remove 9X4 DIMMs from GNR-AP and GNR-SP memory POR tables

Package/Module:
MemPorLib

[Impacted Platform]
BHS-SP GNR
BHS-AP GNR

Hsd-es-id: 14023363189

Original commit date: Wed Sep 4 12:28:29 2024 -0700
Change-Id: I5ad6b5ecd40bbd34523a7dae85fea7a7802bd9d0
Original commit hash: 3afab8407178ee6cb99efc816cd2bac2bade99ae

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
ServerSiliconPkg/Mem/Library/MemPorLib/GnrSrf/MemPorTableAp.c
ServerSiliconPkg/Mem/Library/MemPorLib/GnrSrf/MemPorTableSp.c

================================================================================ 
Commit: ef7204bf1d5f0f57ac0a2c63ed370ed34750b6f1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:14 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][OC] VccINF Voltage Override (OCMB 0x10/0x11)

[Feature Description]
Enables VccINF Override

[Impacted Platform]
GNRWS

Hsd-es-id: 14023133016

Original commit date: Fri Sep 6 10:19:41 2024 +0800
Change-Id: I4b70047665ee65c79fd4bbe0b4dd0edd71509d4a
Original commit hash: 3c0081ccdda0e306b3d640d891ff5177646f5e84

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetupDomain.hfr
ServerPlatformPkg/Include/Guid/OcSetupVariable.h
ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.c
ServerSiliconPkg/Overclocking/Include/OcPolicyPei.h
ServerSiliconPkg/Overclocking/OcInit.c

================================================================================ 
Commit: 474fe100f22bd2de270606fda3a1f6991cf3efe0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:10 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Add FspWrapperPlatformLibNull for GNR-WS project

[Feature Description]
Add FspWrapperPlatformLibNull for GNR-WS project

Package/Module:
BirchStreamFspPkg/Library/FspWrapperPlatformLib
BirchStreamOpenBoardPkg/Include/Dsc
GnrwsRpPkg/Include/Dsc

[Impacted Platform]
GNRWS

Hsd-es-id: 15016747846

Original commit date: Fri Sep 6 16:37:49 2024 +0800
Change-Id: I9fd34b00c67dc3c1da8d5d4a223c1aff99aa3601
Original commit hash: d278005f412310043866380054442b7267db7ef0

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/FspWrapperPlatformLib/FspWrapperPlatformLibNull.c
BirchStreamFspPkg/Library/FspWrapperPlatformLib/FspWrapperPlatformLibNull.inf
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonLib.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgComponents.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc

================================================================================ 
Commit: 298c988ccb61840486ff6b87b63ec4ff740986b8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:07 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.85,
LOGANVL.0.RPB.0031.D.70,
KSYVLLE.1.RPB.0025.D.98,
GNRSPWS.0.RPB.0030.D.02

Hsd-es-id: N/A"
Original commit date: Sun Sep 8 11:10:55 2024 -0700
Original commit hash: 831fac6756ee64a451efc6fef8952e26a4abfd6e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b31fbca4822efbec4975045441b50d298b6e7001 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.84,
LOGANVL.0.RPB.0031.D.69,
KSYVLLE.1.RPB.0025.D.97,
GNRSPWS.0.RPB.0030.D.01

Hsd-es-id: N/A"
Original commit date: Sun Sep 8 04:11:15 2024 -0700
Original commit hash: ac3b4b67ccb4ff25509bb11f89debd83d46db224

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 82398feff0b60db7847286d7969b6a92074f1581 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:52:00 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.83,
LOGANVL.0.RPB.0031.D.68,
KSYVLLE.1.RPB.0025.D.96,
GNRSPWS.0.RPB.0029.D.99

Hsd-es-id: N/A"
Original commit date: Sat Sep 7 11:10:53 2024 -0700
Original commit hash: ab374d62e758e4ac9b2dfb5a6afb222dba398861

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 181939363a11f545f4e3e2f2e8f76286bfb0e911 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:57 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.82,
LOGANVL.0.RPB.0031.D.67,
KSYVLLE.1.RPB.0025.D.95,
GNRSPWS.0.RPB.0029.D.98

Hsd-es-id: N/A"
Original commit date: Sat Sep 7 04:10:52 2024 -0700
Original commit hash: fddf78ab2349a75338bfddb94a2f7ad53b81d040

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7908332c6bcf0337b1a951814fa4f44e274f8fdc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:54 2024 -0700 
-------------------------------------------------------------------------------- 
ACPI HMAT Table Structure Type 0001 missing when SNC is disabled

[Issue Description]
In numa disable case and platform has 2S/4S/8S configs, then ACPI HMAT table should contain
latency and bandwidth information. Current behavior is that this information
is missing and this fix will generate latency and bandwith information
in HMAT table.

Package/Module:
ServerPlatformPkg/Library/AcpiPlatformTableLib

[Impacted Platform]
BHS

Hsd-es-id: 14023386623

Original commit date: Fri Sep 6 07:57:33 2024 -0700
Change-Id: Id49c20b3acf91a14ff42c209b680ff0ee941ac9b
Original commit hash: c7b4d016314819c6e0959ce56005ec707d38bd4c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibHmat.c

================================================================================ 
Commit: 6751ee803677b5a067f642626ffb3c8db0d021f4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:50 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.81,
LOGANVL.0.RPB.0031.D.66,
KSYVLLE.1.RPB.0025.D.94,
GNRSPWS.0.RPB.0029.D.97,
Server-RC-0x02.0x00.0x01.024E

Hsd-es-id: N/A"
Original commit date: Fri Sep 6 11:08:30 2024 -0700
Original commit hash: 760dd9db1db0f0b9e88fc72dc107d4860984166f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4b72d798c1e39663da66c5df9535eb343b5eceff 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:46 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] LPSS MMIO 32 vs 64 programming fixes

[Issue Description]
LPSS MMIO programming not fully correct for 32/64 bits.

[Resolution]
Fixed LPSS MMIO programming.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18039921129

Original commit date: Fri Sep 6 18:00:39 2024 +0200
Change-Id: I999421b2a34e357d4f4457453a5941b3611c3653
Original commit hash: 3cc203649f0e7138d07d24df08885a99587d2f3f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/LpssI2c/LibraryPrivate/PeiI2cInitLib/PeiI2cInitLib.c
OneSiliconPkg/IpBlock/LpssSpi/LibraryPrivate/LpssSpiBaseLib/LpssSpiPrivateLib.c
OneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.c

================================================================================ 
Commit: 45417757fb544e144841155533e1b4c5b9b7ab26 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:43 2024 -0700 
-------------------------------------------------------------------------------- 
UPDMI Programming of L1SCTL update.

[Issue Description]
During validation, it was discovered that L1
Substates are not correctly initialized on UPDMI.

[Resolution]
This change adds missing programming for L1
Substates.

Package/Module:
OneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16024986176

Original commit date: Fri Sep 6 13:21:44 2024 +0200
Change-Id: Ie5d2b761a5c05e2f005f00175c57881519209989
Original commit hash: f6276bc2758076ee4f805cd211e6609760608cc1

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs/IioDmiInitGnrWs.c

================================================================================ 
Commit: db142489f335454e5b3aa3ff6ac7e2c1b2a459d6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:40 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Change the L1PL, IDLE_FC_PERIOD

[Feature Description]
Change register programming on DMI

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039916702

Original commit date: Fri Sep 6 16:30:09 2024 +0200
Change-Id: I899889bdaf8e477c4dd667473838f03821218733
Original commit hash: ab5cd8435c91fb65b9f3cbb172a95089823882bf

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 5c2eb0eedf844eb9b9ad5accafc0698d1bff70b5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:36 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Set ADO_LTR_DIS bit in PWR_SCHED_CTRL2 register

[Feature Description]
Program BIT19 (ADO_LTR_DIS) at offset 0x8144 (PWR_SCHED_CTRL2).

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039916573

Original commit date: Fri Sep 6 15:49:09 2024 +0200
Change-Id: I899889bdaf8e477c4dd667473838f08871288733
Original commit hash: 5adc5095121fae3683dd8f0ddc2ee0648477a746

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Include/Register/UsbHostRegs.h
OneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: bf096e553516c4057bfdf0f838c6dc9c828105d4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:33 2024 -0700 
-------------------------------------------------------------------------------- 
Upstream Port RPR register programming update.

[Issue Description]
While testing, incorrect values were found
for RPR register in comparison to BWG.

[Resolution]
This change adds correction to programming of RPR
in accordance with BWG.

Package/Module:
OneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 15016559709

Original commit date: Thu Sep 5 10:51:50 2024 +0200
Change-Id: I35d2f0d70bc9af3f5166fe839a4c81225a0441db
Original commit hash: cceb9446d95fc7733b3e35cc2ae420bad331a1e6

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 3ab2ec953a08e0e1c58b6ea8d521a8fa6f67cd40 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:31 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] thermal throttling levels are higher than TjMax

[Feature Description]
PCH thermal throttling levels are higher than TjMax (105).
Current levels (114, 111 and 108) need to be lower.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039914900

Original commit date: Fri Sep 6 13:05:25 2024 +0200
Change-Id: I87736359557e367d4cf5874736334224324c2456
Original commit hash: 79a1fbbe54e03f98892be8ed22e61657fa7121eb

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c

================================================================================ 
Commit: 225473fb725dbbc1aa229c89ecb0d6bb22a0fa5e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:28 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Invalid SB port for eSPI

[Issue Description]
eSPI and SPI are elements of SPBC. There are 2 separate
SPBC - in SOC and in PCH. PCH SPBC has port id 0x72.

[Resolution]
Sideband port id fixed.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18039914676

Original commit date: Fri Sep 6 12:39:48 2024 +0200
Change-Id: I999421b2a34e357d4f5557453a5941b3611c3653
Original commit hash: 16ebf458a24b14bf06c19db8e0e094c64989bb11

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/MtlPchSbPortIds.h
OneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmPchCycleDecodingLib/MtlPchCycleDecodingLib.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: a564b66dade73f30be57158ed17faf2f21ddbdd9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:25 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Enable Sata LED & DevSlp LED

[Issue Description]
SATA disk activity LED not blinking while booting or data transfer.
SATA DevSlp LED is always glowing when hitting devslp.

[Resolution]
Assign correct GpioV2Pad in MtlPchSataDevSlpEnable()

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18039914579

Original commit date: Fri Sep 6 12:27:53 2024 +0200
Change-Id: I999421b2a34e357d4f555745335941a3611c5653
Original commit hash: 289d9a987f8f7fc817f2e6a21b2e4575d3a603a3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSataInit.c

================================================================================ 
Commit: 1e1c9ae3c79ecb41274735d1058dfb242d22ef5d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:20 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.80,
LOGANVL.0.RPB.0031.D.65,
KSYVLLE.1.RPB.0025.D.93,
GNRSPWS.0.RPB.0029.D.96

Hsd-es-id: N/A"
Original commit date: Fri Sep 6 04:08:33 2024 -0700
Original commit hash: 914c36553e2c644784ddd948b7757d678ef176bd

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4d150e5c503f34ff46f203d4527db830f42bd9c7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.79,
LOGANVL.0.RPB.0031.D.64,
KSYVLLE.1.RPB.0025.D.92,
GNRSPWS.0.RPB.0029.D.95,
Server-RC-0x02.0x00.0x01.024D

Hsd-es-id: N/A"
Original commit date: Fri Sep 6 03:25:30 2024 -0700
Original commit hash: e0763ced5e947ba2a45a12d570163f359def0dd3

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 0a37e2583bc563c32e3d217a30ab11f8b2a5819b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:13 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Fix intruder SMI callback installation for MTP-S

[Issue Description]
TCO intruder SMI is initialized incorrectly on desktop.
It needs to be set up in PCH.

[Resolution]
Corrected intruder SMI callback installation.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18039913786

Original commit date: Fri Sep 6 11:33:19 2024 +0200
Change-Id: I999421b2a34e357d4f55574533394193611b5653
Original commit hash: 83e7fcf8603b70060450f069c0a0ec2639f4d671

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/GnrWs/Smm/SmiDispatcher/GnrWsSmiDispatch.c

================================================================================ 
Commit: 8c0411c74787824aa9d4bea211ca81ed5bc43be4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:11 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] DMI ASPM L0s removal

[Feature Description]
L0s is not POR.
Clean up DMI knobs.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039912800

Original commit date: Fri Sep 6 10:29:04 2024 +0200
Change-Id: I87736359557e367d4cf5874736334114324c2456
Original commit hash: 42e1cd04f81a4916944b0be6945add0a67a33f81

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchDmiSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/PchDmiSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.uni
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h

================================================================================ 
Commit: 1e888b8992b65127317f88e2296db98de04e5434 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:07 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] FCTL2.HPICTL is not programmed as per BWG

[Issue Description]
FCTL2.HPICTL is not programmed as per BWG

[Resolution]
FCTL2.HPICTL bit is to be programmed as per latest BWG.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18039911466

Original commit date: Fri Sep 6 08:13:45 2024 +0200
Change-Id: I999421b2a34e757d4f5567453239b187601b5653
Original commit hash: a4047afde6cae9a48b4f05b49e13cb2233e5ae57

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0bc73301b637c7bf71f711d519c5bf60f61a59bb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:04 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Incorrect access method for STRPFUSECFG

[Issue Description]
An error occurs, trying to access
device on Lane 15 and 16.

[Resolution]
This issue has been debugged to incorrect access
method for STRPFUSECFG register, resulting in
fail during readout. This change
corrects access method.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18039911860

Original commit date: Fri Sep 6 08:24:08 2024 +0200
Change-Id: I999421b2a34e757d4f55574533394187611b5653
Original commit hash: 3b1ac0bbcdc07257d2851acd60feb027585af134

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 54f9c6a7f4013736521b9c4199e5f42fbec88805 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:51:00 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Program L1ss exit acceleration SCI enable bit to 0

[Feature Description]
Program L1SSESE to 0

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039911195

Original commit date: Fri Sep 6 07:57:27 2024 +0200
Change-Id: I87736359557e367d4cf5874736334714321c2456
Original commit hash: bfc0897e1bb5bdf9008cad7a118d71a889d8d25a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: eb8a8a94cecfc26fd6266e1babf89b66ceefee31 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:50:57 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] MiscVendor ETD card initiate a speed change to gen4 fail

[Issue Description]
BIOS gives multiple attempts to train link at higher speed because few
sensitive devices can't train at higher speed on 1st attempt.
During re-attempt, BIOS was checking CLS with TLS. TLS is nothing
but BIOS programmed during 1st attempt so BIOS should not check CLS with
TLS.

[Resolution]
re-attempt condition is changed from CLS!=TLS to CLS!=MLS

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18039910948

Original commit date: Fri Sep 6 07:27:28 2024 +0200
Change-Id: I999421bda39e757d4f5567433239b187601b5653
Original commit hash: e8cb3ddd6aef79f760ce4dc1ebe8d2cfacf889a6

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 6df58ac616ac4b90a53d71d19f478c9ff381affb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:50:54 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should disable GetSetDdrdClockGating before JedecInitSequence if SetDdrioPowerSavings is enabled

[Feature Description]
BIOS should disable GetSetDdrdClockGating before JedecInitSequence if SetDdrioPowerSavings is enabled

Package/Module: CpRcPkg/BaseMemoryTrainingLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016724214

Original commit date: Mon Aug 26 14:58:19 2024 +0800
Change-Id: I2b76e291e4895bce8fbd91e22e67ca0afc602a5f
Original commit hash: 04f05f3dc84983db859ce225ad720c8d01a9a1f0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemDdrioIpLib.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDramAccess.c
CpRcPkg/Library/BaseMemoryTrainingLib/MemJedec.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/VendorContent/skhynixSmartTest_AMT.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/RegflowSupport.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/RegflowSupport.h

================================================================================ 
Commit: 09c18c7d9fb41c81ef2e6aa1fb53e0d92f1166c2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:50:49 2024 -0700 
-------------------------------------------------------------------------------- 
Add CXL BAR mem64 alignment feedback for rebalance code

[Issue Description]
When mem32 resource shortage is detected rebalance code is adjusting resources
it is not taking into account mem64 CXL BARs that were assigned in PEI phase.
Resulting in invalid alignment which causes mem64 BAR allocation failure after reboot

[Resolution]
Save alignment needed by CXL 64 BAR allocated during PEI.
Use this alignment in rebalance code when adjusting mem32 resources.

Package/Module:
ServerSiliconPkg/CxlEnumLib
ServerPlatformPkg/PciAdjustResourceLib
ServerPlatformPkg/PciHostBridge

[Impacted Platform]
BHS, KVL, LVL

Hsd-es-id: 18039874439

Original commit date: Wed Sep 4 01:34:49 2024 +0200
Change-Id: I0037e5630cbed84ef01e061170c4dd9f97f27eee
Original commit hash: b552c3f337445d489c3fcc3f5f62c0f7662d6142

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Pci/Dxe/PciHostBridge/PciHostBridge.inf
ServerPlatformPkg/Features/Pci/Dxe/PciHostBridge/PciRebalance.c
ServerSiliconPkg/Iio/Library/CxlEnumLib/CxlEnum.c
ServerSiliconPkg/Iio/Library/CxlEnumLib/CxlEnum.h
ServerSiliconPkg/Iio/Library/CxlEnumLib/CxlEnumLib.inf
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: 23da518f4b8bae5d1af0b88a84a78d5726dd59d7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:50:45 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS][BHS-SP] CA Imode is incorrectly disabled for RDIMM 2DPC configurations

[Issue Description]
A CaV margin drop is seen beginning with BHS-SP BIOS 34.D.53

[Resolution]
Fix issue that causes CA Imode to be incorrectly disabled for RDIMM 2DPC configurations

Package/Module:
ServerSiliconPkg

[Impacted Platform]
BHS-SP
GNR-WS

Hsd-es-id: 14023348322

Original commit date: Thu Aug 29 21:28:30 2024 -0700
Change-Id: I614d49df5893e6df7201db0bd9fb2be654434649
Original commit hash: 56c49412dbb66c10760649e3b2fa4656067eb1f2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c

================================================================================ 
Commit: 47ac850d016beee329b7c15185a99e473f997f91 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:50:42 2024 -0700 
-------------------------------------------------------------------------------- 
Code improvement to remove PDA dependency in ServersiliconPkg

[Feature Description]
PDA dependency was introduced to resolve the2lm snc conflict handling,
this change will remove that dependency.

Package/Module:
CpRcPkg/Include
ServerPlatformPkg/Include
ServerPlatformPkg/Library
ServerSiliconPkg/Upi
ServerSiliconPkg/Mem

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS

Hsd-es-id: 14023303351

Original commit date: Wed Aug 28 01:22:46 2024 -0700
Change-Id: I26e8e4f3489998db6ab7532a7b47272d304cf012
Original commit hash: 5391cec977512169e077bb5b10313408b0c90446

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Guid/UboxIpInterface.h
CpRcPkg/Include/Library/KtiApiGen3.h
CpRcPkg/Include/Upi/KtiHost.h
ServerPlatformPkg/Include/PdaStruct.h
ServerPlatformPkg/Library/PdaAccessLib/PdaVerification.c
ServerPlatformPkg/Library/PdaAccessLib/ReadMe.txt
ServerSiliconPkg/Library/UboxIpLib/Gen3/UboxScratchpad.c
ServerSiliconPkg/Library/UboxScratchPadLib/UboxScratchPad.c
ServerSiliconPkg/Library/UboxScratchPadLib/UboxScratchPadNull.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
ServerSiliconPkg/Upi/Library/KtiApiLib/KtiApi.c
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c
ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibGnrSrf.inf
ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibGnrd.inf

================================================================================ 
Commit: b19bd6cdd4af5d9f2b3ad9ad6c01fd9962101096 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:50:35 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.78,
LOGANVL.0.RPB.0031.D.63,
KSYVLLE.1.RPB.0025.D.91,
GNRSPWS.0.RPB.0029.D.94

Hsd-es-id: N/A"
Original commit date: Thu Sep 5 11:08:37 2024 -0700
Original commit hash: 5afe5a3dd127baca35f8b7aeba3670eb2b71cfe3

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: bd53e0da5b64ce7e8b6354ac776f7a5b008c3b76 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:50:29 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] RTC wake from Sx.

[Feature Description]
It's expected to have PME_EN set to 1 on S3 entry flow.
Make sure it's set always.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039899850

Original commit date: Thu Sep 5 11:53:07 2024 +0200
Change-Id: I877621b4a38ff67d255533243212f137611c5731
Original commit hash: dde93191abcd89267c1a3efd4b6f2ac5e68a7541

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.c

================================================================================ 
Commit: fac465bdc3d5c344db27c7f1e0dcf9b32bddc55a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:50:19 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.77,
LOGANVL.0.RPB.0031.D.62,
KSYVLLE.1.RPB.0025.D.90,
GNRSPWS.0.RPB.0029.D.93,
Server-RC-0x02.0x00.0x01.024C

Hsd-es-id: N/A"
Original commit date: Thu Sep 5 04:10:50 2024 -0700
Original commit hash: 84b101d503944008ea36bc4d21c7728594078c22

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9ede683e59466d6a7062ac6506282f6f59f124ef 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:50 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][OC] VccHDC Voltage Override (OCMB 0x10/0x11)

[Feature Description]
Enables VccHDC Override
Refine OCMB 0x10/0x11 code flow

[Impacted Platform]
GNRWS

Hsd-es-id: 14023133009

Original commit date: Tue Sep 3 16:28:20 2024 +0800
Change-Id: Ib4c8b342f81761c42025340ea22514fc68efc9a7
Original commit hash: e8e72479fadc5687051229d341d636321eb42564

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetupDomain.hfr
ServerPlatformPkg/Include/Guid/OcSetupVariable.h
ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.c
ServerSiliconPkg/Overclocking/Include/OcPolicyPei.h
ServerSiliconPkg/Overclocking/OcInit.c
ServerSiliconPkg/Overclocking/OcInitPostMem.c

================================================================================ 
Commit: 7a89f8da052499b290bba925ae9d9018f5f1e76e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:43 2024 -0700 
-------------------------------------------------------------------------------- 
Enable Gen4RcdDeviceSupport by default for GNR-AP to support highspeed DIMMs

[Feature Description]
It's required to enable Gen4RcdDeviceSupport by default for GNR-AP in order to
support highspeed DIMMs with the Gen4 RCD.

The change do enable Gen4RcdDeviceSupport on GNR-SP and CWF both including rcsim.
The change do remove all the RCSIM *ini Gen4RcdDeviceSupport.

Package/Module:
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib
ServerSiliconPkg/Library/ProcMemInit

[Impacted Platform]
GNR-AP

Hsd-es-id: 15016702881

Original commit date: Thu Aug 29 05:54:59 2024 +0800
Change-Id: I01d0ed704417e88be6352c8092bd1b8c556948bf
Original commit hash: 00589d82252246fbcc7817b6350cb17a92a31336

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c

================================================================================ 
Commit: d092a607e844bd0b822004b8c111d85033cd31a4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:39 2024 -0700 
-------------------------------------------------------------------------------- 
[OC] Deprecate FIVR Faults and Efficiency Mgmt

[Feature Description]
Deprecate FIVR Faults and Efficiency related code

Package/Module:
BirchStreamOpenBoardPkg
GnrwsRpPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
Birchstream Granirapids Workstation

Hsd-es-id: 14023337032

Original commit date: Mon Sep 2 14:56:43 2024 +0800
Change-Id: If06eb1d6debbe20ebd744a40557c18b1cba15e4a
Original commit hash: ad4da92d9ae04ffd1092768ef703dc9dfc34609e

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetupDomain.hfr
ServerPlatformPkg/Include/Configuration.h
ServerPlatformPkg/Include/Guid/OcSetupVariable.h
ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.c
ServerSiliconPkg/Overclocking/Include/OcPolicyPei.h
ServerSiliconPkg/Overclocking/OcInitPostMem.c
ServerSiliconPkg/Overclocking/OcSupport.c
ServerSiliconPkg/Overclocking/OcSupport.h

================================================================================ 
Commit: e24a5349d91726138771b2edfa6ce941523dff67 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:34 2024 -0700 
-------------------------------------------------------------------------------- 
Fixed QCA complex training for 2Rx4 RDIMM - incorrect calculation for 1 of the 2 copies

[Issue Description]
The composite eye per copy is aymmetric after QCA training (even if enabling multi-vref training step).

[Resolution]
Adjusted the absolute result after the sweeping process.

Package/Module:CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GNR, CWF

Hsd-es-id: 15016687144

Original commit date: Thu Aug 8 17:17:31 2024 +0800
Change-Id: Ib009dbb86660c6222476464986a799534c5521ad
Original commit hash: c44e04bdea5c5fe711e603f4cc3300f5f7193ab0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemoryServicesLib.h
CpRcPkg/Library/BaseMemoryServicesLib/ConvenienceFunctions.c
CpRcPkg/Library/MemSweepLib/MemSweep.c
CpRcPkg/Library/MemSweepLib/MemSweepResultsHelpers.c
CpRcPkg/Library/MemSweepLib/MemSweepResultsHelpers.h
ServerSiliconPkg/Library/MemoryEvContent/RMT/externals/RmtCore/Gen3/RmtProjectSpecific.c

================================================================================ 
Commit: c816ac0cb188cc1b15b4b7bea07918c8ea4e600a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:31 2024 -0700 
-------------------------------------------------------------------------------- 
ServerRasPkg/Pcie: Disable and restore CE reporting in RP/RCEC multi-error handling

[Issue Description]
For PCIe Root Port (RP) and RCEC multiple error handling, a device scan
will be performed.

If AER Unsupported Request (UR) and Advisory Non-Fatal Error (ANFE) are
enabled, when scanning the PCI BDF where a device does not exist, a
Correctable Error (CE) will be reported at both RP and endpoint level.
This is possible to cause infinite loop of error reporting.

[Resolution]
Within PcieRootPortMultiErrorsHandler() and PcieRcecMultiErrorsHandler(),
when UR and ANFE are enabled, before device scan:
* Disable CE reporting for RP/RCEC
and after device scan:
* Clear ERR_COR Received & Multiple ERR_COR Received bits in Root Error
Status register
* Re-enable CE reporting

Package/Module: ServerRasPkg

[Impacted Platform]
BHS

Hsd-es-id: 15016703434

Original commit date: Tue Aug 27 19:25:56 2024 +0800
Change-Id: Ibb2b5c99836b5af270b304f62ac9217d1a14b876
Original commit hash: 26d906b341d6ba630cf17d379e3fb7d601b7580f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Include/Library/PcieRasLib.h
ServerRasPkg/Library/IehRasLib/IehConfig.c
ServerRasPkg/Library/LibraryGen3/PcieRasLibGnrSrf/PcieRasLib.c

================================================================================ 
Commit: 63c9f317b1a941229ac55eea2c81b6b2992bfe13 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:27 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Remove PRQ IFWI from GNR-WS

[Feature Description]
Remove PRQ IFWI from GNR-WS

Package/Module:
ServerPlatformPkg and GnrwsRpPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 15016724869

Original commit date: Tue Sep 3 15:44:42 2024 +0800
Change-Id: I00ad870b103b20c77a67c08882dde092e84c2a8b
Original commit hash: f99be3893766e17af082e6fb8944029f63138cce

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: e583769756bde0320ad6adb344d121d2681fc5d6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:25 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.76,
LOGANVL.0.RPB.0031.D.61,
KSYVLLE.1.RPB.0025.D.89,
GNRSPWS.0.RPB.0029.D.92,
Server-RC-0x02.0x00.0x01.024B

Hsd-es-id: N/A"
Original commit date: Wed Sep 4 11:11:02 2024 -0700
Original commit hash: 6eec43c306bde1ce47086a5c1eb822d1cd43b1c0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5b3d38e40b4efae26c857f8c4cc6742a4a2340f7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:19 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.75,
LOGANVL.0.RPB.0031.D.60,
KSYVLLE.1.RPB.0025.D.88,
GNRSPWS.0.RPB.0029.D.91

Hsd-es-id: N/A"
Original commit date: Wed Sep 4 04:45:59 2024 -0700
Original commit hash: 4b78fdae139b987e2da082d157478ba1b0980276

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4a13f8b426ad8d81775df8321b4074662754a0bc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:16 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] RTC wake from Fast startup is not working.

[Issue Description]
RTC wake from Fast Startup is not returning SUT
to S0 despite rtc timer expiring and pme_sts
virtual wire going low.

[Resolution]
- Set GPE1 PME_EN to 1 on SOC with S4 flow.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039883098

Original commit date: Wed Sep 4 07:55:24 2024 +0200
Change-Id: I877621b4a38e367d27e533243212f137611c5731
Original commit hash: 92829c8bdf9eb1a903e275624f37d7f8824a9344

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.c

================================================================================ 
Commit: 962661438bb406c71a71cb658e04bfa10ec50c7b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:12 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.74,
LOGANVL.0.RPB.0031.D.59,
KSYVLLE.1.RPB.0025.D.87,
GNRSPWS.0.RPB.0029.D.90,
Server-RC-0x02.0x00.0x01.024A

Hsd-es-id: N/A"
Original commit date: Wed Sep 4 04:08:48 2024 -0700
Original commit hash: edcf53c059b24d515eba52e9f7f320dbb38f4ab1

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c628f662080b13ab262425fb75ef0e4a5fcce6d6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:07 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD B0][RAS] Fix for I3C Recovery in spdi3cbus1

[Issue Description]
I3C bus is not getting reset during SPD bus recovery test

[Resolution]
Because of SCF Bar mapping change between GNRD A0 and B0, there's modification in the spdi3cbus instances.
Adding the fix specific to GNRD-B0 to follow right instance number and thereby handle I3C bus recovery

Package/Module: ServerRasPkg/Library/SmbRecLib

[Impacted Platform]
GNRD B0

Hsd-es-id: 16025395894

Original commit date: Tue Sep 3 02:01:07 2024 +0530
Change-Id: I9a579633be1a53da891c08dd179801d86d1587b4
Original commit hash: 4b49359627689b1bcf4a60b312bc28bf7178235b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/SmbRecLib/SmbRecLibGnr.c

================================================================================ 
Commit: 830895ba7b0785094de6beffbcaaa1c85079d57d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:04 2024 -0700 
-------------------------------------------------------------------------------- 
[OC] Add TPMI control for Mesh Max Ratio in Setup

[Feature Description]
Add TPMI control for Mesh Maxmum ratio

Package/Module:
BirchStreamOpenBoardPkg
GnrwsRpPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
Birchstream Granirapids Workstation

Hsd-es-id: 14023337038

Original commit date: Mon Sep 2 11:30:06 2024 +0800
Change-Id: I2713685e4154252b5230e72ba9b266641e1b926e
Original commit hash: b19427d9251006e811aeb56191b7b862623a568d

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetupDomain.hfr
ServerPlatformPkg/Include/Guid/OcSetupVariable.h
ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.c
ServerSiliconPkg/Overclocking/Include/OcPolicyPei.h
ServerSiliconPkg/Overclocking/OcInitPostMem.c
ServerSiliconPkg/Overclocking/OcSupport.c

================================================================================ 
Commit: 0aea4ecc9871d51d939d6ab23f5bdb82148424b9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:38:00 2024 -0700 
-------------------------------------------------------------------------------- 
Implemented the feature which supports per-copy margin printing for QcaDelay on DRX4 RDIMM.

[Feature Description]
Implemented the feature which supports per-copy margin print for QcaDelay on DRX4 RDIMM.

Package/Module: ServerSiliconPkg/MemoryEvContent

[Impacted Platform]
GNR, CWF

Hsd-es-id: 15016692162

Original commit date: Mon Aug 12 10:00:03 2024 +0800
Change-Id: If42d60c7ded2f01e83777df5e5667b3c02fd59cb
Original commit hash: 0212f5a296f2196ad256cb8abc2924360b850480

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Library/MemoryServicesLib.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseMemoryServicesLib/ConvenienceFunctions.c
ServerSiliconPkg/Include/RmtResultColumns.h
ServerSiliconPkg/Library/MemoryEvContent/BuiltInEvTest.c
ServerSiliconPkg/Library/MemoryEvContent/Gen3/EvContentProjectSpecific.h
ServerSiliconPkg/Library/MemoryEvContent/RMT/externals/RmtCore/Gen3/RmtProjectSpecific.c
ServerSiliconPkg/Library/MemoryEvContent/RMT/externals/RmtCore/RmtCore.c
ServerSiliconPkg/Library/MemoryEvContent/RMT/externals/RmtCore/RmtCore.h
ServerSiliconPkg/Mem/Library/MemSocChipLib/Common/InitMemChip.c

================================================================================ 
Commit: b30d7deccef415ecf3a51df8127984bc7360e728 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:55 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.73,
LOGANVL.0.RPB.0031.D.58,
KSYVLLE.1.RPB.0025.D.86,
GNRSPWS.0.RPB.0029.D.89

Hsd-es-id: N/A"
Original commit date: Tue Sep 3 11:10:45 2024 -0700
Original commit hash: 2aaae9a79a306cfb4b6c05e8d8c364d539c5f460

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2986216545f52e61ec6de8fba49875b9c7cdccfb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.72,
LOGANVL.0.RPB.0031.D.57,
KSYVLLE.1.RPB.0025.D.85,
GNRSPWS.0.RPB.0029.D.88

Hsd-es-id: N/A"
Original commit date: Tue Sep 3 07:22:41 2024 -0700
Original commit hash: f4aa12f8f7c2fb52a9d8f0516a088c38848cb745

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 897dc91ad92ad39e9c97ff2b30cd9690d421a327 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:49 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] RTC wake from S5 is not working.

[Issue Description]
RTC wake from S5 not returning SUT to S0 despite rtc timer
expiring and pme_sts virtual wire going low.

[Resolution]
- Set SOC's GPE1 PME_EN to 1 on S5 entry.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039863823

Original commit date: Thu Aug 29 09:27:42 2024 +0200
Change-Id: I877621b4a38e367d4ce533123212f137611c5731
Original commit hash: c5bae6a3207c3f23e0a10b2ad9c8156ba5fe606c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.c

================================================================================ 
Commit: f3be8b02a607e9445b91595dfcd886f1a8a1acaf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:46 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Add Presets 7 and 8 in BIOS preset list for all PCH PCIe4

[Feature Description]
Add Preset 7 and Preset 8 in BIOS preset list for
all PCH PCIe4 ports in GNR-WS.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039817003

Original commit date: Fri Aug 30 08:28:08 2024 +0200
Change-Id: I87736659577e367d4cf5874736334014321b2456
Original commit hash: d9b66b12cb9ce917f521dde9cd21a009d6c88bfd

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: ce28f8e47e40951724d67b62d15ebe17dc5a775c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.71,
LOGANVL.0.RPB.0031.D.56,
KSYVLLE.1.RPB.0025.D.84,
GNRSPWS.0.RPB.0029.D.87,
Server-RC-0x02.0x00.0x01.0249

Hsd-es-id: N/A"
Original commit date: Tue Sep 3 04:08:25 2024 -0700
Original commit hash: ec9ecdb02c6ba45150b3944f0e10a47b65d83cf8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 078fa75f357cadc7becb3971c5e5d9f3e557da61 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:37 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD][RAS] Fix RCiEP BitIndex in the lookup table

[Issue Description]
IEH Local Device and RCiEP device always sit on Bit 0.

In the GNRD lookup table, RCiEP BitIdx is programmed as 1

[Resolution]
Programming RCiEP BitIdx as 0 in GNRD lookup table

Package/Module: ServerRasPkg/Library/LibraryGen3/IehSiliconLibGnrSrf

[Impacted Platform]
GNRD

Hsd-es-id: 16025293296

Original commit date: Mon Aug 26 17:15:14 2024 +0530
Change-Id: I308163fffd3208bb5895a09a3d9c48c88c7df960
Original commit hash: 9c31ec78958991de9b817ef87fcc480918b79b87

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/LibraryGen3/IehSiliconLibGnrSrf/LookupTable.c

================================================================================ 
Commit: 925c386666633553a7c0dec0083ca8dcdaaacdbb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:33 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][OC] Legacy VccCFN Voltage Offset (OCMB 0x10/0x11)

[Feature Description]
Enables VccCFN Offset
Refine OCMB 0x10/0x11 code flow and data structure

[Impacted Platform]
GNRWS

Hsd-es-id: 14023132998

Original commit date: Mon Aug 12 16:33:19 2024 +0800
Change-Id: Id12c92eddc39e660ce1221c34347e6ee6fadc45a
Original commit hash: bbfaf6819f8454add5350d41ad42d7d8f8280743

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Overclocking/OcInit.c
ServerSiliconPkg/Overclocking/OcInitPostMem.c
ServerSiliconPkg/Overclocking/OcSupport.c
ServerSiliconPkg/Overclocking/OcSupport.h

================================================================================ 
Commit: 68788ffd813decfc7da2f07194a6d4f04fb2dd28 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:29 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Remove duplicate UBA PEI code

[Feature Description]
Remove duplicate UBA PEI code

Package/Module:
GnrwsRpPkg/Uba

[Impacted Platform]
GNR

Hsd-es-id: 15016722346

Original commit date: Fri Aug 30 09:53:28 2024 +0800
Change-Id: I0c7342010b50377e1a868aa7a46e3b990bb50678
Original commit hash: e3dec9165602a735d2b42df30e31b705dbada001

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Uba/UbaRpBoards.dsc
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioPlatformConfig.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/IioBifurInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/KtiEparam.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PchPcieClkReqTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInitLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInitPostMemLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UsbOC.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/AcpiTablePcds.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioPlatformConfig.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/HdaVerbTableInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/IioBifurInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/KtiEparam.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PchPcieClkReqTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitPostMemLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitPostMemLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/AcpiTablePcdsTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/GpioPlatformConfigTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/GpioTableTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/IioBifurInitTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/KtiEparamTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PcdDataTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PeiBoardInitLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PeiBoardInitLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PeiBoardInitPostMemLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PeiBoardInitPostMemLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UsbOC.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/AcpiTablePcds.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/GpioPlatformConfig.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/GpioTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/HdaVerbTableInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/IioBifurInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/KtiEparam.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PchPcieClkReqTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitPostMemLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitPostMemLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/AcpiTablePcdsTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/GpioPlatformConfigTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/GpioTableTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/IioBifurInitTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/KtiEparamTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PcdDataTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PeiBoardInitLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PeiBoardInitLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PeiBoardInitPostMemLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PeiBoardInitPostMemLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UsbOC.c
GnrwsRpPkg/Uba/UbaPei.dsc

================================================================================ 
Commit: 038b986296f1035326d9d1a46f0bffba9adbcd4d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:26 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Remove MemDdrioInitLibCwf lib from GNR-WS

[Feature Description]
Replace MemDdrioInitLibCwf with null lib

Package/Module:
ServerSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 15016720425

Original commit date: Mon Sep 2 16:43:05 2024 +0800
Change-Id: I8913477868b311848216a3825a2d9d567f9ed7e8
Original commit hash: 6ef8db7decc554b216cca48e17a5f55620f0ebe4

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Product/BirchStream/SiPkgCommonLib.dsc

================================================================================ 
Commit: 18715de2321277f1bbdca9eb9723e1e453fbd561 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:21 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.70,
LOGANVL.0.RPB.0031.D.55,
KSYVLLE.1.RPB.0025.D.83,
GNRSPWS.0.RPB.0029.D.86

Hsd-es-id: N/A"
Original commit date: Mon Sep 2 11:11:02 2024 -0700
Original commit hash: d8300ca228c451d134e7d87480db89ba04fab593

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: ad0b4df3435024a80f14d5f491b3c01206493a79 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.69,
LOGANVL.0.RPB.0031.D.54,
KSYVLLE.1.RPB.0025.D.82,
GNRSPWS.0.RPB.0029.D.85

Hsd-es-id: N/A"
Original commit date: Mon Sep 2 04:10:52 2024 -0700
Original commit hash: 25ce9abb351f6671a8eab6008f6dabb74b8189b3

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: c8882ae66ac38e0a2aa2ef9aeebd860ab1ceb871 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:14 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.68,
LOGANVL.0.RPB.0031.D.53,
KSYVLLE.1.RPB.0025.D.81,
GNRSPWS.0.RPB.0029.D.84

Hsd-es-id: N/A"
Original commit date: Mon Sep 2 03:26:37 2024 -0700
Original commit hash: a6866e7398404763ad86c4d57c66e0cb82446d81

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7362171a3ac19d8c91a63a9ecb35fa142d140a7a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:08 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Add Build option for fspwrapper

[Feature Description]
Add Build option for fspwrapper

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016708167

Original commit date: Wed Aug 21 14:33:58 2024 +0800
Change-Id: I2c813a65c89db53c1153d5762bb781b4afa81706
Original commit hash: 723579343164352cc05ce3ef5a91190c181e5c69

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PlatformBIOSBuild.py

================================================================================ 
Commit: 1116a9cd998e92b8108a5aaa72765079709922fc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:05 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.67,
LOGANVL.0.RPB.0031.D.52,
KSYVLLE.1.RPB.0025.D.80,
GNRSPWS.0.RPB.0029.D.83

Hsd-es-id: N/A"
Original commit date: Sun Sep 1 11:10:58 2024 -0700
Original commit hash: f4bae5f6589b9943add6d88940c90e6e00b5fdbf

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a25a20d9e3d46c39bc623d1e6f01ef0683a38700 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:37:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.66,
LOGANVL.0.RPB.0031.D.51,
KSYVLLE.1.RPB.0025.D.79,
GNRSPWS.0.RPB.0029.D.82

Hsd-es-id: N/A"
Original commit date: Sun Sep 1 04:10:54 2024 -0700
Original commit hash: 2dc57d2741a2ff424f38e48ae0bae6e92bddd8da

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fbec6e3e497c208ba03e7ee3c7f3a5e1f29264a6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.65,
LOGANVL.0.RPB.0031.D.50,
KSYVLLE.1.RPB.0025.D.78,
GNRSPWS.0.RPB.0029.D.81

Hsd-es-id: N/A"
Original commit date: Sat Aug 31 21:18:46 2024 -0700
Original commit hash: ad1e526747d8899d3201c92bae843b6e64c463b0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 56827310a6405893a40a0d874eb4d3b95b466fc4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:55 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.64,
LOGANVL.0.RPB.0031.D.49,
KSYVLLE.1.RPB.0025.D.77,
GNRSPWS.0.RPB.0029.D.80

Hsd-es-id: N/A"
Original commit date: Sat Aug 31 11:10:54 2024 -0700
Original commit hash: 2bc89724440d276d1f0cc14745ca30bad17a3143

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f7e99e8477530a4561b10e30ab2bd56d14c5e2a3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.63,
LOGANVL.0.RPB.0031.D.48,
KSYVLLE.1.RPB.0025.D.76,
GNRSPWS.0.RPB.0029.D.79,
Server-RC-0x02.0x00.0x01.0248

Hsd-es-id: N/A"
Original commit date: Sat Aug 31 04:10:52 2024 -0700
Original commit hash: 549c397435ee0b999e04ac1e1599f8732fd1e179

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 71263a3050b1c3e27ff9259c2a77fe87aba38437 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:49 2024 -0700 
-------------------------------------------------------------------------------- 
Check WlFine Sweep Status should disable channel if strobe fails

[Issue Description]
Function to check Wl fine sweep status is missing channel disable.

[Resolution]
Added channel disable after EWL Log

Package/Module:

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS SP, BIRCHSTREAM CLEARWATERFOREST AP, BIRCHSTREAM CLEARWATERFOREST SP, BIRCHSTREAM GRANITERAPIDS AP, BIRCHSTREAM GRANITERAPIDS, KASEYVILLE GRANITERAPIDS D, LOGANVILLE GRANDRIDGE

Hsd-es-id: 14023310811

Original commit date: Wed Aug 28 18:54:00 2024 -0600
Change-Id: Ia42eaa36d8fd5a2afb655defe7aef5accdd4bfc9
Original commit hash: 3bd4793a562daaddeaca229e4cce519d8a7ddf6c

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemWrLevelingDdr5.c

================================================================================ 
Commit: a5cf24c364a92036c6181f9116a7dc8c6d719e9c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:46 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.62,
LOGANVL.0.RPB.0031.D.47,
KSYVLLE.1.RPB.0025.D.75,
GNRSPWS.0.RPB.0029.D.78

Hsd-es-id: N/A"
Original commit date: Fri Aug 30 11:10:48 2024 -0700
Original commit hash: caf03a64d9fbea10d8a80d4e3acee1ed12c43b9e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 04504d1608818ad2b543acb75e04d16dc800ebf3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:42 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Clearing GPEx_EN and PM1_EN on boot

[Issue Description]
During resume from S3 platform hangs on 00EE postcode being unable to
progress any further in the boot.
Due to wake statuses and PME_STS being high after resume, SMI storm is
getting observed.

[Resolution]
As platform wakes from S3 clear enable bits in PMC to not generate SMI
when SMI dispatcher is loaded later on during boot.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18039819184

Original commit date: Fri Aug 30 12:16:00 2024 +0200
Change-Id: I999421bda39e557d4ff567473239b087601b5653
Original commit hash: d0175be69aa0614466a8e9529b0e2124d1d2f071

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: faf4e1c30f5300ca262f2ca449d13776e665209f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:39 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.61,
LOGANVL.0.RPB.0031.D.46,
KSYVLLE.1.RPB.0025.D.74,
GNRSPWS.0.RPB.0029.D.77,
Server-RC-0x02.0x00.0x01.0247

Hsd-es-id: N/A"
Original commit date: Fri Aug 30 04:10:56 2024 -0700
Original commit hash: 0d6c766c6a3104b553cb2e59a79e4207e5c2fcb3

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 46ab3657c8007e55d2b125511bc55b72ce027990 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:36 2024 -0700 
-------------------------------------------------------------------------------- 
Use SocketNumber in SetPpmBiosInitDone()

[Feature Description]
we should use SocketNumber in SetPpmBiosInitDone()
instead of Socket

Package/Module: ServerSiliconPkg/Cpu/Library/CpuPpmLib

[Impacted Platform]
GNR

Hsd-es-id: 15016715858

Original commit date: Fri Aug 30 16:54:30 2024 +0800
Change-Id: Ifc01fc6ff008246d0800a1547fa92b4e78ed9790
Original commit hash: 3bfb704d128c1a06a9e2fc742ea79ae9653cab43

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/CpuPpmLib/Common/PpmLateCallback.c

================================================================================ 
Commit: de133e586be977b550f273bdbcaebbe494097cef 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:33 2024 -0700 
-------------------------------------------------------------------------------- 
[OC] Support Mesh Ratio Min/Max control from TPMI

[Feature Description]
Support Mesh Ratio Min/Max control from TPMI

Package/Module: ServerSiliconPkg/Cpu/Library/CpuInitLib

[Impacted Platform]
GNRWS

Hsd-es-id: 14022919208

Original commit date: Tue Aug 27 11:17:00 2024 +0800
Change-Id: I1f2f4f63d2cabb63c63e6c82973f6e502f9b5b42
Original commit hash: 5b6bc5d911a876c007de2917114fb18beb2e1d10

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.c
ServerSiliconPkg/Cpu/Include/Library/CpuIpLib.h
ServerSiliconPkg/Cpu/Library/CpuIpLib/Wave4/CpuIpTpmiLib.c
ServerSiliconPkg/Include/Library/TpmiIpLib.h
ServerSiliconPkg/Library/TpmiIpLib/TpmiIpComLib.c
ServerSiliconPkg/Overclocking/Include/OcPolicyPei.h
ServerSiliconPkg/Overclocking/OcInitPostMem.c
ServerSiliconPkg/Overclocking/OcInitPostMem.inf
ServerSiliconPkg/Overclocking/OcSupport.c
ServerSiliconPkg/Overclocking/OcSupport.h

================================================================================ 
Commit: 98270f445f3d5334fe741f1653e19e10890a3b97 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:29 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.60,
LOGANVL.0.RPB.0031.D.45,
KSYVLLE.1.RPB.0025.D.73,
GNRSPWS.0.RPB.0029.D.76,
Server-RC-0x02.0x00.0x01.0246

Hsd-es-id: N/A"
Original commit date: Thu Aug 29 23:36:21 2024 -0700
Original commit hash: b16a002b402c94253552994fcb8e1350b174f43a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1e98907ae1de9452b9a678d188de0619aa90dc17 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:26 2024 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py:
Changes include:
1. DelayedAuthMode mode been changed through IFWI type.
2. Fix a regression which impact the DAM mode.

Hsd-es-id: 16025370116

Original commit date: Fri Aug 30 13:02:10 2024 +0800
Change-Id: I007800ec0c7c5043ff4d6b838027a0a663b2d81d
Original commit hash: f597e35070fc14a4541a5240eb6fb5d148af16b7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: 28f37c6218cf8cbbe5911d44d040deaecf5a1716 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:22 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.59,
LOGANVL.0.RPB.0031.D.44,
KSYVLLE.1.RPB.0025.D.72,
GNRSPWS.0.RPB.0029.D.75,
Server-RC-0x02.0x00.0x01.0245

Hsd-es-id: N/A"
Original commit date: Thu Aug 29 11:11:15 2024 -0700
Original commit hash: 39bfb82f774bf30c4d42cf89e88bd9a0d3799d4a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1cf11f8e0aee70048db4fbaa3e532297f7ad03ec 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:18 2024 -0700 
-------------------------------------------------------------------------------- 
Change the DQS_RTT_PRK for certain DIMM configurations to avoid WL/Wr dqdqs coarse failure

[Feature Description]
For BHS-SP, in 2DPC configuration, use DQS_RTT_PRK value of 60 ohms when the DRAM type is MiscVendor 32Gb in a 2Rx4 RDIMM

Package/Module:
ServerSiliconPkg

[Impacted Platform]
BHS-SP

Hsd-es-id: 14023299466

Original commit date: Tue Aug 27 21:42:28 2024 -0700
Change-Id: Ie273f5963daebd8b02e63e5a996816ebbaf3d971
Original commit hash: 4f31ff3b0cc15666b320a70006e88566c22e59a2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/OdtTableLib/MemODTTable.c

================================================================================ 
Commit: 7e4c46e894a8415743a192490f2daaf0fc62bf52 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:14 2024 -0700 
-------------------------------------------------------------------------------- 
Increase the TxDFE tap1 range to -40 to 12 for all 1DPC/2DPC RDIMM configs

[Feature Description]
It's noticed that some vendor and configs rail out on TxDFE tap1 sweep, so
the original sweep range of -40 to 4 does not work well enough. This proposes
to expand the range to -40 to 14(12 being the last value swept), 4 addtional
values added to the sweep(6,8,10 and 12) for all RDIMM configs in all projects.

Package/Module: CpRcPkg/Library/BaseDdr5CoreLib

[Impacted Platform]
All GNR projects.

Hsd-es-id: 15016702716

Original commit date: Wed Aug 28 09:51:22 2024 +0800
Change-Id: I9cb32281102efb34766f97351ceb3547a0fab3f9
Original commit hash: e37f962cf0dd6a487748fb0d9b2ec838150b20c9

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemDfe.c

================================================================================ 
Commit: 01b31cc215dbbfccc04b8d8c2ac2ccb6df52c092 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:11 2024 -0700 
-------------------------------------------------------------------------------- 
GNR DDR5 Change the Initial TX Tap1 Value of MiscVendor 32Gb 2DPC 2Rx4 to 0 for GNR-SP

[Issue Description] or [Feature Description]
Change the initial TX tap1 value of MiscVendor 32Gb 2DPC 2Rx4 to 0 for GNR-SP only.

[Resolution]

Package/Module: CpRcPkg

[Impacted Platform]
GNR SP

Hsd-es-id: 15016702402

Original commit date: Wed Aug 28 23:55:27 2024 +0800
Change-Id: Idfc6cd16fa77c49e57333b0f136df7b1ab3d9a9a
Original commit hash: 4ca058ce4e49ccd0014a6326959da3f1bfcd8d13

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemDdrioIpLib.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDfe.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c

================================================================================ 
Commit: edc9c5615f480b74a54e5269ad880a56e4fbfd1f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:07 2024 -0700 
-------------------------------------------------------------------------------- 
Add 6ch SRF-SP Population POR

[Feature Description]
Add 6ch and 4ch entries to SRF-SP POR Table.

Package/Module:
ServerSiliconPkg/MemPopulationPorLib

[Impacted Platform]
SRF-SP

Hsd-es-id: 22020426302

Original commit date: Mon Aug 26 13:19:19 2024 -0700
Change-Id: Ib52c6813d7dd1eaf10baff1618a58efadfebedae
Original commit hash: 8c8c7b005eeb2009974f9f5d3b1faf72ab757eb3

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPopulationPorLib/7nm/Wave4/MemPopulationPorSoc.c

================================================================================ 
Commit: dd5b350b8540d9222bcaa4d59413cb173fab6cd2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:03 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Fixed FIT parameters runnig on Linux.
Added escape for ';' as it's commnds delimeter in shell.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039808880

Original commit date: Thu Aug 29 15:03:36 2024 +0200
Change-Id: I888613bda39e9aad4cf7774827384227693b2288
Original commit hash: 503ca8387c511e901e677741147b84262fd7550d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: 1f1a96d3e841fa17233a8d73a9532d9478f9a632 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:36:00 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.58,
LOGANVL.0.RPB.0031.D.43,
KSYVLLE.1.RPB.0025.D.71,
GNRSPWS.0.RPB.0029.D.74

Hsd-es-id: N/A"
Original commit date: Thu Aug 29 04:08:32 2024 -0700
Original commit hash: 913828b17208688b0bb594ba08fd0d9d8c968263

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b5f2db19baf4945f8e6f7c2c2de35d0eb7f87f2e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:57 2024 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py:

Refine the parameter for "setvalues" setting.

Hsd-es-id: 15016709544

Original commit date: Thu Aug 29 13:56:44 2024 +0800
Change-Id: Id99e97011fd76eb2d847b31021402000bdd8025e
Original commit hash: d8883d0948c3199916ade5e5ee168345b1cf5d9b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: 88930d80e4f0d4652d1de1f3bf0b652a17aa793b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:54 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.57,
LOGANVL.0.RPB.0031.D.42,
KSYVLLE.1.RPB.0025.D.70,
GNRSPWS.0.RPB.0029.D.73,
Server-RC-0x02.0x00.0x01.0244

Hsd-es-id: N/A"
Original commit date: Wed Aug 28 22:53:48 2024 -0700
Original commit hash: 05c210b7e5e8bb5fe84515ffb4c868715a8e7d3b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4416360d9acc1791a65acb5a8a0fad6c14e71301 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:50 2024 -0700 
-------------------------------------------------------------------------------- 
GnrwsRpPkg:

Changes include:
1. Support build for new added Production/PRQ/ERB build INI.
2. Enable DAM and Consent for Production / PRQ build.

Hsd-es-id: 15016706705

Original commit date: Thu Aug 29 10:04:11 2024 +0800
Change-Id: Ia91a039fd8f030111f726012d1c12751eb7337e5
Original commit hash: 6a79849e32634a80ba3c5580613c2b0421f6ea85

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/BuildConfig.ini
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: 66def4ad0231ebbcd8306dc15693834c48d54b50 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:47 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF] Change CpuGetDieNumOfBitShift from 9 to 8

[Feature Description]
CWF APIC_ID derivation moved from 8-bit shift to 9-bit shift.
UBOX mask match is a 10-bit field v/s expected C-Die APIC ID of 11-bit

Package/Module: Library/CpuPerThreadInitPreMpLib

[Impacted Platform]
BirchStream

Hsd-es-id: 15016702791

Original commit date: Tue Aug 27 15:43:41 2024 +0800
Change-Id: I317bc60225d86e5dfa448669381dd4fb0ab2fcb0
Original commit hash: 90817bfeda7fce5e9d95d62b609cc89791debaaf

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/CpuPerThreadInitPreMpLib/CpuPerThreadInitPreMpLib.c

================================================================================ 
Commit: 9322b7ddda73f5c4cd62d194b3db2fbf501048c5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:39 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.56,
LOGANVL.0.RPB.0031.D.41,
KSYVLLE.1.RPB.0025.D.69,
GNRSPWS.0.RPB.0029.D.72

Hsd-es-id: N/A"
Original commit date: Wed Aug 28 11:10:50 2024 -0700
Original commit hash: 5b97f3ee96517bb4f301dd23775acea7887d6dfe

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 962d4f1e912cbad54b36d1322c5c48d7265ff0d1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:35 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.55,
LOGANVL.0.RPB.0031.D.40,
KSYVLLE.1.RPB.0025.D.68,
GNRSPWS.0.RPB.0029.D.71,
Server-RC-0x02.0x00.0x01.0243

Hsd-es-id: N/A"
Original commit date: Wed Aug 28 04:10:49 2024 -0700
Original commit hash: bc700db7d48007ea17f71703b68bf34511a1ee67

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 04918970ea2da86bd577f8666d57a566f6c220d9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:32 2024 -0700 
-------------------------------------------------------------------------------- 
SGX fails when enabling SgxDebugMode from BIOS UI, passes with XmlCli

[Issue Description]
BIOS does not issue a reset when a mismatch on DebugInterface MSR is
detected and SgxDebugMode is requested

[Resolution]
Enforce a cold reset when a mismatch on DebugInterface MSR is detected

Package/Module:
ServerSiliconPkg/Security/Cct/Library/BaseSocMicrocodeLib
ServerSecurityPkg/Cct/Feature/SgxPostMem
ServerSecurityPkg/Cct/Dxe/SecurityIdeLate

[Impacted Platform]
BIRCHSTREAM-AP
BIRCHSTREAM-SP

Hsd-es-id: 15016554357

Original commit date: Thu Aug 1 11:31:53 2024 +0200
Change-Id: Id5c03bf0cb0283b4fe9e369ddc4f60ab943f77c8
Original commit hash: 911d7635cf88afa8c7b702f8ad27fee6d26c36ac

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Dxe/SecurityIdeLate/4v0/SecurityIdeLateCallback.c
ServerSecurityPkg/Cct/Feature/SgxPostMem/4v0/SgxPostMem.c
ServerSiliconPkg/Security/Cct/Library/BaseSocMicrocodeLib/4v0/BaseSocMicrocode.c
ServerSiliconPkg/Security/Cct/Library/BaseSocMicrocodeLib/4v0/Private/InternalCommon.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/PrmPreMemInit.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SgxPreMemInit.c

================================================================================ 
Commit: 4e9a4e86e12976513edd7c7b4e84e56cefd888fb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:28 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]Additional memory configs to be added to GNRWS POR based on customer request

[Feature Description]
Adding of requested memory config by customer

Package/Module:

[Impacted Platform]
GNR-WS

Hsd-es-id: 16025250207

Original commit date: Mon Aug 19 11:08:32 2024 +0530
Change-Id: Ib304e54e30bdbfdb6048656007187f3461214bad
Original commit hash: bcc35749ad5b08b36af71df52eb22a1cabd6a65e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryCoreLib/BaseMemoryCoreLib10nm.inf
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.inf
ServerSiliconPkg/Library/MemMapDataLib/MemMapDataLib.inf
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.inf
ServerSiliconPkg/Library/PipeSyncLib/PipeSyncLib.inf
ServerSiliconPkg/Mem/Library/MemCallTableLib/MemCallTableLibGnrSrf.inf
ServerSiliconPkg/Mem/Library/MemPorLib/GnrWs/MemPorSoc.c
ServerSiliconPkg/Mem/Library/MemPorLib/GnrWs/MemPorTable.c
ServerSiliconPkg/Mem/Library/MemPorLib/MemPorLibGnrWs.inf
ServerSiliconPkg/Mem/Test/ServerSiliconPkgTest.dsc
ServerSiliconPkg/Product/BirchStream/SiPkgCommonLib.dsc

================================================================================ 
Commit: 37abd8ce130d23dd6dbca19b6b300d00d2580109 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:24 2024 -0700 
-------------------------------------------------------------------------------- 
write 1 to PDA wrt 2lm snc issue

[Issue Description]
2lmfailureflag in PDA was written with 0 instead of 1

[Resolution]
write 1 to 2lmfailureflag in PDA

Package/Module:
ServerSiliconPkg/Upi

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS

Hsd-es-id: 22020430382

Original commit date: Tue Aug 27 11:53:46 2024 -0700
Change-Id: Ic9e70d36335974c561f8500c6886c44cf273226a
Original commit hash: ae2f361acdb5b81172c1e955c7e859953e648aa9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c

================================================================================ 
Commit: e274b192d77313bf8bff399d3189addafa543524 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:21 2024 -0700 
-------------------------------------------------------------------------------- 
Fix Typo on Periodic Rcomp knob help

[Issue Description]
Auto is currently showing as Anto on Periodic Rcomp knob.

[Resolution]
Replace typo.

Package/Module:

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS SP, BIRCHSTREAM CLEARWATERFOREST AP, BIRCHSTREAM CLEARWATERFOREST SP, BIRCHSTREAM GRANITERAPIDS AP, BIRCHSTREAM GRANITERAPIDS, KASEYVILLE GRANITERAPIDS D, LOGANVILLE GRANDRIDGE

Hsd-es-id: 15016694314

Original commit date: Mon Aug 26 11:02:14 2024 -0600
Change-Id: Icb204b6d51bdabe4f77070fcd25e7e60af5dce72
Original commit hash: c482a1dc6210b0612b9698c85142c947c5d6fbcc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetupStrings.uni

================================================================================ 
Commit: 4f8db4ec5c4a43363316094c525531ec1149b265 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:18 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.54,
LOGANVL.0.RPB.0031.D.39,
KSYVLLE.1.RPB.0025.D.67,
GNRSPWS.0.RPB.0029.D.70,
Server-RC-0x02.0x00.0x01.0242

Hsd-es-id: N/A"
Original commit date: Tue Aug 27 11:10:48 2024 -0700
Original commit hash: 4129cfd506668da2b28c1d78f90cfdd14d0d1287

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: dcb497a68b584ef02cbddba1a07248add43d751a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:15 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF-AP][IC] MRC to enable IC config on ICCCI CWF-AP packaged part

[Feature Description]
MRC to enable IC config on ICCCI CWF-AP packaged part to overcome sample shortage during A0 PO

[Resolution]
MC to SMBUS mapping & Logical to Physical MC lookup table is added to accommodate this special request

[Impacted Platform]
CWF-AP

Hsd-es-id: 16024819231

Original commit date: Thu Jul 18 20:25:59 2024 +0530
Change-Id: I1c9a15f88739a8830ebaa4d486f8ffb7333a7ab6
Original commit hash: e6927ec8da6dec2f535e1328f82b42d2a0a17dd3

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/Library/IpInstanceMapLib.h
ServerSiliconPkg/Library/ProcSmbIpLib/GnrSrf/SmbusInstanceMapGnr.c
ServerSiliconPkg/Mem/Library/IpInstanceMapLib/GnrSrf/IpInstanceMapSoc.c

================================================================================ 
Commit: e3dadc1430f103568030c68e1e68b1edf3a3bb99 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:09 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.53,
LOGANVL.0.RPB.0031.D.38,
KSYVLLE.1.RPB.0025.D.66,
GNRSPWS.0.RPB.0029.D.69,
Server-RC-0x02.0x00.0x01.0241

Hsd-es-id: N/A"
Original commit date: Tue Aug 27 06:11:46 2024 -0700
Original commit hash: 5c4cf13d1b24f1246ca9e8b6e3f9fb694cf997f9

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6f65435f358c24a215cb07122e6a988676442227 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:05 2024 -0700 
-------------------------------------------------------------------------------- 
Clear wake statuses in PCH on _L6B

[Issue Description]
When platform resumes from sleep, PCH wake status bits are not cleared
during OS runtime. This leads to next Sx cycle being unable to wake by
in example ACPI time and alarm device.

[Resolution]
When PME_STS GPE event is fired during OS boot, clear PCH wake statuses
so next Sx can be executed with fresh context and needed SCI can be
reported by PCH PMC.

Package/Module:
GnrWsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 14023286871

Original commit date: Tue Aug 27 09:28:51 2024 +0200
Change-Id: I70208425e8f24c04b31653871d64875bb8daa9fd
Original commit hash: 3e5711a0d26a735ff6205d5fc9e48a1695355795

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/BoardInfo/GNRWS/GpeWs.asl

================================================================================ 
Commit: 5a590c80f2e05302213bc117d91c7c4ce1076f2f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:35:02 2024 -0700 
-------------------------------------------------------------------------------- 
Clearing GPEx_EN and PM1_EN on boot

[Issue Description]
During resume from S3 platform hangs on 00EE postcode being unable to
progress any further in the boot.
Due to wake statuses and PME_STS being high after resume, SMI storm is
getting observed.

[Resolution]
As platform wakes from S3 clear enable bits in PMC to not generate SMI
when SMI dispatcher is loaded later on during boot.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 15016699461

Original commit date: Tue Aug 27 09:23:59 2024 +0200
Change-Id: I812966968aad0560b68d66e99ab08ecae7d84253
Original commit hash: 45349209af9485e7ca2376ec6a1d16a66e386c7e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.c

================================================================================ 
Commit: 3d13ba2d3d33b2ed9027237ad15df41d4dc2aff2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:59 2024 -0700 
-------------------------------------------------------------------------------- 
[Customer] Silicon RC filename conflict with EDK2 snapshot

[Issue Description]
customer sync latest EDK2 version, it will meet the issue that
fails to build due to unresolved identifiers.
This was tracked back to EDK2 defining a Cxl30.h, which is picked up by the compiler instead of the CpRcPkg version.
The Cxl30.h file under EDK2 and cpRcPkg are not completed same. some c code file are developped based on
Cxl30.h of CpRcPkg. That will cause the current build failure.

[Resolution]
To minimal the code change, just move Cxl30.h of CpRcPkg to Private Folder
to avoid the build error.

Package/Module:CpRcPkg/Include

[Impacted Platform]
GNR, GNRD

Hsd-es-id: 14023144617

Original commit date: Tue Aug 20 13:27:52 2024 +0800
Change-Id: I892b216d2a1d4d250bf4831935df2b31794b4b4d
Original commit hash: 3a2878930599311e69c471b96b2f9cbf657e9a45

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/IndustryStandard/Cxl.h
CpRcPkg/Include/IndustryStandard/Private/Cxl30.h
ServerSiliconPkg/Iio/Library/IioCxlApiLib/CxlNodeInfoInit.c
ServerSiliconPkg/Iio/Library/IioCxlApiLib/IioCxlApiLib.c
ServerSiliconPkg/Library/CxlIpLib/CxlIpLib.c

================================================================================ 
Commit: a9d0a895a7da64fb871442f14179a55e123c8f32 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:56 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF] [AP] BIOS support to enable IC config (ChopType: XdccVal) - Uncore changes

[Feature Description]
Add a new ChopType TypeXdccVal to support CWF-AP IC config.
Note:
TypeXdccVal means a SKU that has only 1 Computer die and 1 IO die
(i.e., IC config) which is fused off from TypeXdcc SKU.

Package/Module:
CpRcPkg/Upi
ServerSiliconPkg/*
SimulationPkg/KtiSim

[Impacted Platform]
BHS CWF-AP

Hsd-es-id: 15016673811

Original commit date: Thu Aug 22 10:11:22 2024 +0800
Change-Id: I4d0bba8da3c8f4340a2a2d180c89bcb232114f5f
Original commit hash: 8da654f792890fba098b128d0d906450d5f4d93f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Upi/KtiHost.h
CpRcPkg/Include/Upi/KtiSi.h
ServerSiliconPkg/Library/ProcSmbIpLib/GnrSrf/ProcSmbChip.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
ServerSiliconPkg/Upi/Library/KtiApiLib/KtiApi.c
ServerSiliconPkg/Upi/Library/SncPrefetchLib/ChipGnrSrf/SncProgramming.c
ServerSiliconPkg/Upi/Library/SncPrefetchLib/SncDeterminingCommon.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c
ServerSiliconPkg/Upi/Library/UpiInitDefaultLib/UpiInitDefaultLib.c

================================================================================ 
Commit: 445bc6d3acc25efa309a02d544c15268381ab743 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.52,
LOGANVL.0.RPB.0031.D.37,
KSYVLLE.1.RPB.0025.D.65,
GNRSPWS.0.RPB.0029.D.68,
Server-RC-0x02.0x00.0x01.0240

Hsd-es-id: N/A"
Original commit date: Tue Aug 27 04:12:32 2024 -0700
Original commit hash: 40b11e150527d13e95171a1693d310d9a49c228f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 30f6a600f40040b04ff3b7570bd89cbefcc6f096 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:45 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020427573

Original commit date: Mon Aug 26 23:59:28 2024 -0700
Change-Id: Ikdm8z7pmhlsdavp5mgqwzt3tx9qiys83j4dp4c9d
Original commit hash: 8573d1867e47513379409105fb2f42fe49b4778d

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: cbe63c7013bfa412b8e663f6901bcaee5e53cdb2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:42 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Fixing compiler warnings.

Package/Module:
ServerSiliconPkg, GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039775964

Original commit date: Tue Aug 27 07:47:09 2024 +0200
Change-Id: I888613bda39e9aad4cf7774827384227691b1188
Original commit hash: 67515cf51c5a8a13dc1fc088a66e32d060d6c063

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
ServerSiliconPkg/Overclocking/OcInitPostMem.c

================================================================================ 
Commit: b50627de4c5ac257b71cc0f9e464b3e5859ae138 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:39 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Assert with EOS check in IBL/MTL SMI dispatcher

[Issue Description]
Observed DXE assert error while Waking From S5/S4
using WOL with Foxvile lan.

[Resolution]
- Removed ASSERT, setting EOS on IBL and check status takes
time on S3M FW until EOS get set.

Package/Module:
GnrwsPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039777321

Original commit date: Tue Aug 27 08:30:41 2024 +0200
Change-Id: I877621b4a38e367d4ce533123232f187601c5731
Original commit hash: fb8fe2311ca4c2b5018081cc2d8f79140adbd7cc

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/GnrWs/Smm/SmiDispatcher/GnrWsxSmmHelpers.c

================================================================================ 
Commit: c28dab0b8002b51eb2812bb2a55934e28dfc2520 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:36 2024 -0700 
-------------------------------------------------------------------------------- 
Server CPU: Separate UFS BIOS knobs for compute die and IO die

[Feature Description]
Keep original BIOS knobs variables for compute die, create new BIOS knobs variables for IO die.

Package/Module:
ServerSiliconPkg
ServerPlatformPkg
...

[Impacted Platform]
All

Hsd-es-id: 15016676047

Original commit date: Wed Jul 31 19:00:51 2024 +0800
Change-Id: I2654a6c9a6290a680118b39d4c304fbd463b4a96
Original commit hash: 1b2f0ce7df62697d3e28fca04c4693d6d19e69a0

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
BirchStreamOpenBoardPkg/Library/PeiCpuPolicyUpdateFspLib/PeiCpuPolicyUpdateFspLib.c
BirchStreamOpenBoardPkg/Library/PeiCpuPolicyUpdateFspLib/UnitTest/PeiCpuPolicyUpdateFspLibTestCase.c
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Features/Ras/Smm/ExtendedAdr/Fadr/Fadr.c
ServerPlatformPkg/Library/PeiCpuPreMemPolicyUpdateLib/PeiCpuPreMemPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/PowerManagementSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/PowerManagmentSetupStrings.uni
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.c
ServerSiliconPkg/Cpu/Include/Library/CpuEarlyDataLib.h
ServerSiliconPkg/Cpu/Include/Library/CpuIpLib.h
ServerSiliconPkg/Cpu/Include/Library/CpuPreMemPolicyLib.h
ServerSiliconPkg/Cpu/Library/CpuInitLib/CpuInit.h
ServerSiliconPkg/Cpu/Library/CpuInitLib/CpuInitCommon.c
ServerSiliconPkg/Cpu/Library/CpuInitLib/CpuInitPeiLib.c
ServerSiliconPkg/Cpu/Library/CpuIpLib/Wave4/CpuIpTpmiLib.c
ServerSiliconPkg/Cpu/Library/CpuPreMemPolicyLib/CpuPreMemPolicyLib.c
ServerSiliconPkg/Include/Guid/SocketPowermanagementVariable.h
ServerSiliconPkg/Include/Library/TpmiIpLib.h
ServerSiliconPkg/Library/TpmiIpLib/TpmiIpComLib.c

================================================================================ 
Commit: 5a5691c83f3482d60236417f8defd83882fa4926 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:28 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.51,
LOGANVL.0.RPB.0031.D.36,
KSYVLLE.1.RPB.0025.D.64,
GNRSPWS.0.RPB.0029.D.67,
Server-RC-0x02.0x00.0x01.023F

Hsd-es-id: N/A"
Original commit date: Mon Aug 26 11:11:40 2024 -0700
Original commit hash: 44f4899d90bf8f84d2369884e24c850ca789c660

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 6781c0051089194f39908190a23b757fbeb3ca0e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:22 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF] Program Device type in MC amap register before sending B2P command
to SET_MC_FREQ

[Feature Description]
program the MC amap register with device_type information before sending
B2P SET_MC_FREQ command to primecode.
so that primecode can make the decision to lower the VccDDRA voltage
in case the type of the DIMM is a native DDR5 DIMM

Package/Module:

[Impacted Platform]
CWF

Hsd-es-id: 16025169157
Original commit date: Thu Aug 8 21:42:42 2024 +0530
Change-Id: I3740b00099a7c22b04ccb2bf62a8c925c80691e5
Original commit hash: ef68b7c292e6d97c850c593c19bf0f2c11edc729

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemConfigMcSpecific.c

================================================================================ 
Commit: 0dba4bf2a5fdce33c83bd5d3606cf4cf0a438d20 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:19 2024 -0700 
-------------------------------------------------------------------------------- 
Enable RamDisk driver to Gnr-Ws.

Hsd-es-id: 15016689410

Original commit date: Sat Aug 24 22:06:42 2024 +0800
Change-Id: I9a542fbe912802a5135bf0a6fc01cd485f1ad0a3
Original commit hash: dbf4fcf283f214dc6a84db6205509f41ada0c028

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/UplBuild.py

================================================================================ 
Commit: d1996e04511ce81d2d88284fdda744dbeab0b721 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.50,
LOGANVL.0.RPB.0031.D.35,
KSYVLLE.1.RPB.0025.D.63,
GNRSPWS.0.RPB.0029.D.66

Hsd-es-id: N/A"
Original commit date: Mon Aug 26 04:11:44 2024 -0700
Original commit hash: 3add4842b903579b52af39ca935d9f69b16d23e2

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fe4aa0d7e65ce890237df5b282466fd3ee5ec6be 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:12 2024 -0700 
-------------------------------------------------------------------------------- 
Correct the Obb region size used in capsule build.

[Issue Description]
Obb size for capsule build should align with the definition in PlatformPkg.fdf

[Resolution]
Modify the related configuration file and scripts

Package/Module: GnrwsRpPkg/CapsuleUpdate

[Impacted Platform]
GNRWS

Hsd-es-id: 15016691731

Original commit date: Mon Aug 26 13:33:03 2024 +0800
Change-Id: I43dbdd542bf15db7a6b333c68afba70084ef2706
Original commit hash: 1ead5a828dd4f1597ae6483b9854bb8fda9d9e9b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/CapsuleUpdate/BiosUpdateConfig/BiosUpdateConfigRes.ini
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.py
GnrwsRpPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: d4623da3b9dca7506d3d7719af47bf2c05bdfed0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:09 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.49,
LOGANVL.0.RPB.0031.D.34,
KSYVLLE.1.RPB.0025.D.62,
GNRSPWS.0.RPB.0029.D.65

Hsd-es-id: N/A"
Original commit date: Sun Aug 25 23:53:48 2024 -0700
Original commit hash: abc0cbf1b9aa2027e835d09d7fe6a3c5917ef747

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 95038c2185c99118d08f0f26e9c2447628f54b77 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:06 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.48,
LOGANVL.0.RPB.0031.D.33,
KSYVLLE.1.RPB.0025.D.61,
GNRSPWS.0.RPB.0029.D.64

Hsd-es-id: N/A"
Original commit date: Sun Aug 25 11:10:51 2024 -0700
Original commit hash: fc83d4ed13152b0f8fcd2c030737c3d995d5ee7c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3f4942284006c2c5963a6ebd3d1cb130db7773b5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.47,
LOGANVL.0.RPB.0031.D.32,
KSYVLLE.1.RPB.0025.D.60,
GNRSPWS.0.RPB.0029.D.63

Hsd-es-id: N/A"
Original commit date: Sun Aug 25 04:10:44 2024 -0700
Original commit hash: 8525d00d815a973d232678604a95a9adef03c26b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a51b66c3f0241a7ceb252422a755a669ba8d5412 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:34:00 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.46,
LOGANVL.0.RPB.0031.D.31,
KSYVLLE.1.RPB.0025.D.59,
GNRSPWS.0.RPB.0029.D.62

Hsd-es-id: N/A"
Original commit date: Sat Aug 24 11:08:26 2024 -0700
Original commit hash: 69a6a8b1b0feff686541a09ebcfd23e75861eed5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 30471b23f410e2f73cff0ce4293591c61e0c06fc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:56 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.45,
LOGANVL.0.RPB.0031.D.30,
KSYVLLE.1.RPB.0025.D.58,
GNRSPWS.0.RPB.0029.D.61

Hsd-es-id: N/A"
Original commit date: Sat Aug 24 04:10:47 2024 -0700
Original commit hash: 8ed360f270d74d88936af804d64671c2ce899c1a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e27eb58d6a28eebf5559102de0ef585b80735935 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:53 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.44,
LOGANVL.0.RPB.0031.D.29,
KSYVLLE.1.RPB.0025.D.57,
GNRSPWS.0.RPB.0029.D.60,
Server-RC-0x02.0x00.0x01.023E

Hsd-es-id: N/A"
Original commit date: Sat Aug 24 00:55:28 2024 -0700
Original commit hash: 50a6c7fce3e0fe2f373ed31adb0cb7a4ed54dc24

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2081a953f973855bbda7e8c8fb3480b83c02e3dd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:50 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR X3][A2]System with topology 05_14_23_32_41_50 not booting successfully with UPI Affinity enabled and SNC3.

[Issue Description] or [Feature Description]
Mirroing changes with UPI affinity changes.

[Resolution]
Updated the SADS and remote sads with the new UPI affinity chanegs.
The default order of cluster loops doesn't work with this topolozy on socket1.

Package/Module: MemDecodeLib

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22020420430

Original commit date: Wed Aug 21 08:23:08 2024 -0700
Change-Id: Ib5ae2b1c40f4990a6cecb4a4f5c9899c2fb1ea77
Original commit hash: be37caea314d033b0e51c96a1172a0be44710876

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeRas.c

================================================================================ 
Commit: f5d2f9c1305ae9516a798d0feab015579be6ce3f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.43,
LOGANVL.0.RPB.0031.D.28,
KSYVLLE.1.RPB.0025.D.56,
GNRSPWS.0.RPB.0029.D.59,
Server-RC-0x02.0x00.0x01.023D

Hsd-es-id: N/A"
Original commit date: Fri Aug 23 15:40:02 2024 -0700
Original commit hash: 2347b52295d218ca10fe4eeb28e0ef9b19cf3351

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 928bfe8bfd058789215be4436a893cdea674e3e8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:43 2024 -0700 
-------------------------------------------------------------------------------- 
Perform CXL.mem protocol check during topology scan for CXL ports and devices

[Issue Description]
If the CXL.mem protocol disabled in setup menu with knob Socket_x_PciExpress_x_Port_x_DfxCxlUnsupportedProtocols
the CXL devices are getting mapped. Memmap should not map the CXL devices if
CXL.mem protocol is disabled.

Package/Module:
ServerSiliconPkg/Mem/Library/CxlMemLib

[Impacted Platform]
BHS

Hsd-es-id: 14023148277

Original commit date: Mon Aug 12 12:44:21 2024 -0700
Change-Id: I06b818366f07f6fe29e6384d0316677ecd50f23e
Original commit hash: 9ef70a1cd6034c5c7a92f1cfca8056ef4c677260

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/Gen3/CxlConfig.c
ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/Gen3/CxlMemHwTopology.c

================================================================================ 
Commit: e53625a102533d95204ace22457e928783aea06d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:40 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "BirchStream remove performance measurement support from DEBUG build i"

This reverts commit 6af3eb6dc45b832e9c0456e39d9367dd0b65ff45.

Hsd-es-id: 15016683093

Original commit date: Fri Aug 23 09:08:25 2024 -0700
Change-Id: I53fbdbb053c2e99b85bd5504d3dbc5efaecc2ad9
Original commit hash: ed6d5b4870f9ee30dc66e8d2f66e190abbe76e31

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Include/Dsc/BirchStreamOpenBoardPkgFvLateSiliconDefines.dsc
BirchStreamFspPkg/Include/Dsc/BirchStreamRpPkgFvLateSiliconDefines.dsc
BirchStreamFspPkg/PlatformPkgConfig.dsc
BirchStreamOpenBoardPkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: ccf3cf84b6a5551fe7d145552585e8f95aed2559 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:37 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.42,
LOGANVL.0.RPB.0031.D.27,
KSYVLLE.1.RPB.0025.D.55,
GNRSPWS.0.RPB.0029.D.58,
Server-RC-0x02.0x00.0x01.023C

Hsd-es-id: N/A"
Original commit date: Fri Aug 23 11:10:45 2024 -0700
Original commit hash: 2a1a1dc629f7cf2b350befc343b319ac9430ab7e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ad8652a333fe163c877a4cda9b9469483f6f345f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:34 2024 -0700 
-------------------------------------------------------------------------------- 
Resolve snc and 2lm conflict in degraded all2all causing reset loop

[Issue Description]
In failover config 12.1 to 8.3 with 1LM+flat2lm SNC Enabled, system does not boot to OS, DIMM training and POWER RESET is seen multiple times.
Bios code does not handle the conflict between SNC enabled and 2Lm resulting in multiple reset loop.

[Resolution]
Added code to handle the case of SNC plus 2Lm Enabling when system goes to Degraded all2all mode and 2Lm/Snc cannot be supported.

Package/Module:
ServerSiliconPkg/Upi/

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS

Hsd-es-id: 22020417585

Original commit date: Thu Aug 22 15:13:34 2024 -0700
Change-Id: I48af9ba5ad3a58c0851d43818d8b6d6e9e443870
Original commit hash: d4b14abba52bad1cc9fc7e49112d078506c53ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c

================================================================================ 
Commit: 5aac15abcd3c2cf1e62df7d8fbea3f4acd459085 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:30 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14023269657

Original commit date: Fri Aug 23 06:54:59 2024 -0700
Change-Id: I0pbgle917afd367sfvq8tdawb3oklu8diwkvn3lh
Original commit hash: 880ce6dc0b7e64bdc5d83c0aff3a3f92b5309a7c

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 75f733d9419c0b92f31608612ffb75c29c8b6147 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:27 2024 -0700 
-------------------------------------------------------------------------------- 
GNR DDR5 Add Knob to Control RMT DCA Timing Margin Method

[Feature Description]
GNR DDR5 Add Knob to Control RMT DCA Timing Margin Method

[Resolution]
0 = Auto (Default). For GNR SP and AP with MCR DIMM, all lane offset; For other config, single lane offset
1 = Force Single Lane Offset
2 = Force All lanes Offset

Package/Module: CpRcPkg; ServerSiliconPkg; ServerPlatformPkg

[Impacted Platform]
GNR

Hsd-es-id: 15016676652

Original commit date: Fri Aug 23 15:37:37 2024 +0800
Change-Id: I8802115a0e37374584f5d53f416ea6bfca766d43
Original commit hash: 01b750c0e61e63775d927f069f77eec39b94d534

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiFspHobCheckLib/FspHobHelpers.h
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Library/MemMcIpLib.h
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemProjectSpecific.c

================================================================================ 
Commit: 39bbc8d1184dcdab873522529d7c5f17890efc7a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:23 2024 -0700 
-------------------------------------------------------------------------------- 
Fix uncorrectable memory errors seen during warm fast boot with MRDIMMs

[Issue Description] or [Feature Description]
When Tx Retraining is enabled with MRDIMMs installed, uncorrectable memory errors are sometimes seen during
warm fast boot.

[Resolution]
Fix the order of programming of MC dqsosc_runtime register and the pdc_dqs_en so that
dqsosc_runtime is programmed before enabling pdc_dqs_en.

Package/Module:
ServerSiliconPkg

[Impacted Platform]
Birchstream AP GNR, CWF
Birchstream SP GNR, CWF
Kaseyville GNR-D

Hsd-es-id: 14023163009

Original commit date: Tue Aug 13 08:06:22 2024 -0700
Change-Id: Id9c387beccd69746ae5decf7cda402344b178ec5
Original commit hash: ed378de768174bfec3884587d6c4f25ed9873451

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemProjectSpecific.c

================================================================================ 
Commit: 4c534696de34eb84d9c09cf299ba62cee77c6fae 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:19 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.41,
LOGANVL.0.RPB.0031.D.26,
KSYVLLE.1.RPB.0025.D.54,
GNRSPWS.0.RPB.0029.D.57,
Server-RC-0x02.0x00.0x01.023B

Hsd-es-id: N/A"
Original commit date: Fri Aug 23 04:08:41 2024 -0700
Original commit hash: 5694f8a655a2cd721dc7b4dbb02b66b397a90ad7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fbe49118dbc397064509861d86827a9e60e36aea 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:16 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] BIOS Release trace is not sending Progress code to NPK

[Issue Description]
BIOS Release trace is not sending Post Code and Progress code to NPK

[Resolution]
Add TraceHubStatusCodeHandler driver with release mode

Package/Module:
GnrwsRpPkg
ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039532531

Original commit date: Mon Aug 19 18:29:26 2024 +0800
Change-Id: Id33a26bdc8dc65c6790f94b258c285297421e27b
Original commit hash: fad4896b37f0e44316de61111ef3643f5371ebac

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PlatformPkgConfig.dsc
ServerPlatformPkg/Universal/TraceHubStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorkerRuntimeDxe.c
ServerPlatformPkg/Universal/TraceHubStatusCodeHandler/Smm/TraceHubStatusCodeWorkerSmm.c

================================================================================ 
Commit: ea92bb0787f206ac1fd8cf8b467829e94b2cfee9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:12 2024 -0700 
-------------------------------------------------------------------------------- 
Align PCD between FSP and Platform

[Feature Description]
Aligned the below PCDs between Platform and FSP
1.PcdFlashFvWheaSize
2.PcdOptimizedBsCaClkSwSweep
3.PcdOptimizedBsCsClkSwSweep
4.PcdOptimizedCaClkSwSweep
5.PcdOptimizedCsClkSwSweep
6.PcdMaxSocketDdrioInstances
7.PcdMcrTaTraining
8.PcdSpinLockTimeout

Package/Module: Intel/KaseyvilleRpPkg
Intel/BirchStreamFspPkg

[Impacted Platform]
GNRD

Hsd-es-id: 16025261983

Original commit date: Wed Jul 3 11:47:02 2024 +0530
Change-Id: I577c65d0434b623155507e4c004561307ce95a37
Original commit hash: 4948f1fb355b59f86d91ed2bfae757120d7c3624

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/CrashLogSpiServicesLib/CrashLogDxeSpiServicesLib.inf
ServerPlatformPkg/Library/CrashLogSpiServicesLib/CrashLogPeiSpiServicesLib.inf

================================================================================ 
Commit: c9dfab9043a582f6e6139dfd4b81350d0b3515f6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:10 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Invalid data in Hob which is consumed in WheaLastBootError

[Issue Description]
ApidID is not populated while populating the HOB
with the uncoreerror info from the previous boot. But APIC ID is copied to
BERT Table, causing incorrect data being updated in the ACPI table

[Resolution]
Get the APIC ID of the PBSP when executing CollectPrevBootFatalErrors() and update in the
SYSRASDATA, which in turn gets copied to HOB and also to BERT table in DXE phase.

Package/Module: ServerSiliconPkg/Ras/Library/LastBootErrorPeiLib

[Impacted Platform]
Default All

Hsd-es-id: 14023017936

Original commit date: Tue Jul 30 11:07:21 2024 -0700
Change-Id: I3df16015f1720cce61afea087c5f52124e91cf4b
Original commit hash: 62bd08cd073b1c1a34791451cf3d470346076437

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/SysRasData.h
ServerSiliconPkg/Ras/Library/LastBootErrorPeiLib/LastBootErrorPeiLib.c

================================================================================ 
Commit: 348b59349c7cc3d315795f22377ba832b2df9660 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:06 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][RDIMM]Fix Tx timing Margin loss in DDR5 dimms

[Issue Description]
Min max values for DDR5 TCO are flipped causing
Tx margin loss

[Resolution]
Fix Min and Max values appropriately to fix the Tx margin
loss

Package/Module:

[Impacted Platform]
Graniterapids-sp
Graniterapids-ap

Hsd-es-id: 14023230952

Original commit date: Tue Aug 20 16:27:17 2024 -0600
Change-Id: I00808b4af8ebe92c1f179456a4bc997aecbf050d
Original commit hash: bcd2d277cd05309a77acaa9de8b19e0c476f3550

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c

================================================================================ 
Commit: 1f2848faedb65914e0e65a2bfbadc2d3918c4548 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:03 2024 -0700 
-------------------------------------------------------------------------------- 
Degrade to 1LM when PDA 2lmfailure flag is set.

[Issue Description]
In failover config 12.1 to 8.3 with 1LM+flat2lm SNC Enabled,
system does not boot to OS.

[Resolution]
MemDecode will use IsTwoLmFailRecoveryMode() to read the
PDA 2lmfailure flag set by uncore when above condition occurs.
If this flag is set the memdecode will degrade the 2lm to 1lm and boot.

Package/Module:

[Impacted Platform]
BHS

Hsd-es-id: 22020364159

Original commit date: Mon Aug 12 15:04:28 2024 -0700
Change-Id: I9b1238243e72ce0ee53e4996d588d749c9b1d1b3
Original commit hash: 0ba4de050115c2ebae5c2196435e2e4a61acc470

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: 77c730ebffa81926722a91cbaf3b0167c16f91e6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:33:00 2024 -0700 
-------------------------------------------------------------------------------- 
GNR DDR5 MRDIMM Sweeps all DCA signals delays on the SUBCH together

[Feature Description]
MRDIMM Sweeps all DCA signals delays on the SUBCH together in New RCD DCA Timing centering step and RMT

[Resolution]
Previously in DCA Complex training, only the cmd_dly of the signal being targeted is swept. For example if CA0 is being margined,
only the cmd_dly for CA0 is swept. When it moves to CA1, the only cmd_dly for CA1 is swept. etc....
Now, regardless of which CA signal is being margined, the offset for cmd_dly is applied to all CA signals.

Package/Module: CpRcPkg, ServerSiliconPkg

[Impacted Platform]
GNR

Hsd-es-id: 15016667896

Original commit date: Wed Aug 21 20:27:05 2024 +0800
Change-Id: Iae1045eb6d9cf8c1b318f333b393383efdff476e
Original commit hash: 2c13da833a6854210332230ddd434484d7a329bf

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/MemCommon.h
CpRcPkg/Include/Memory/MemFlowsDefinitions.h
CpRcPkg/Include/Memory/MemoryCheckpointCodes.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/MemSweepLib/MemSweepGetSet.c
ServerSiliconPkg/Mem/Library/MemTrainingLib/Gnr/MemTrainingCallTable.c

================================================================================ 
Commit: 756203184fdfec716ef12b70c15cc1614e924e24 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:56 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.40,
LOGANVL.0.RPB.0031.D.25,
KSYVLLE.1.RPB.0025.D.53,
GNRSPWS.0.RPB.0029.D.56,
Server-RC-0x02.0x00.0x01.023A

Hsd-es-id: N/A"
Original commit date: Thu Aug 22 11:10:52 2024 -0700
Original commit hash: 0b00680becce6f400c2c0fb8f4ca69d7fda96ad2

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 436b53e262e97c861379a3349470e499ab681b3c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:53 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR AP B3][DM_RAS] Lockups with SGX traffic(SGX1/SGX2) with PRM not allocated in S0

[Issue Description]
SGX1/SGX2 traffic is hitting SW lock-ups (Linux kernel) when no PRM allocated in S0 but
present in S1

[Resolution]
Add a workaround to make SGX follow a disabled flow in non-POR
inefficient PRMRR configurations where:
PrmrrCountPerSystem != PrmrrCountPerPackage * SocketsAvailable

Package/Module:
ServerSiliconPkg/Security/Cct

[Impacted Platform]
BIRCHSTREAM-AP GNR B3

Hsd-es-id: 15016645764

Original commit date: Thu Aug 22 10:18:39 2024 +0200
Change-Id: Ia7f168512c9a678be32cdbdbd5a2228671bd4de6
Original commit hash: 5444f2634830f0820011978c2d2e4bdcb93a7920

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SgxPreMemInit.c

================================================================================ 
Commit: 722eb5887f32b587459d608fb6a501f52e4dd5f5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.39,
LOGANVL.0.RPB.0031.D.24,
KSYVLLE.1.RPB.0025.D.52,
GNRSPWS.0.RPB.0029.D.55,
Server-RC-0x02.0x00.0x01.0239

Hsd-es-id: N/A"
Original commit date: Thu Aug 22 04:08:44 2024 -0700
Original commit hash: 34a47770c8d63e365fe09ed4af0dde5da9601130

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: eeb54c6715c6372ffcb8d17fd0583634c1432816 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:43 2024 -0700 
-------------------------------------------------------------------------------- 
Enable UEFI BLE feature on GNRWS - Part3

[Feature Description]
Implement the UEFI BLE feature on GNRWS.

[Resolution]
Add source code for implementing UEFI BLE feature that:
1. BT BLE will connect the existing UEFI HID stack to provide
Keyboard and Mouse connections.
2. BT BLE bus support USB.

Package/Module:Features/BluetoothPkg

[Impacted Platform]
GNRWS.

Hsd-es-id: 15016635907

Original commit date: Wed Aug 14 16:20:23 2024 +0800
Change-Id: If9ca1adf1f70c1f04ab7672c6fe420765d32b268
Original commit hash: 736c6d04fb297003a8261893b875f8f6cd6af8ba

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/BluetoothAttribute.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.h
Features/BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.inf
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigConnect.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigGetData.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigGetRemoteData.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigInit.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigRegisterCallBack.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigScan.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothConfigSetData.c
Features/BluetoothPkg/BluetoothBusDxe/BluetoothIntHciEvent.c
Features/BluetoothPkg/BluetoothBusDxe/ComponentName.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/a4wp_srv.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/app_interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/atp_production_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_locator.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_reporter.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/gap_gatt_srv.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hci2ile_interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hci2ile_internal.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hogp_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hrp_collector.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/l2cap_coc_test_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/profile_adapt.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/smp_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/test_embedded_stack.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uefi_app.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uhid_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/a4wp_srv.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/atp_production_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_locator.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_reporter.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/gap_gatt_srv.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hci2ile_adaptation.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hogp_host.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hrp_collector.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/l2cap_coc_test_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/main.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/profile_adapt.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/pxp_monitor.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/smp_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uefi_app.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uhid_host.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/att.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gap.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gatt.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/hci_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/l2cap.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/inc/smp.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/att.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_client.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_common.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_server.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hcicmds.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/inc/tl.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/src/tl.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/config_host.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/device_struct.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/error_code.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/int_interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/device_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/profile_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/service_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/smp_mgr.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/device_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/profile_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/service_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/smp_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/linux/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/linux/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/rw/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/rw/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/uefi/inc/osa_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/osa/uefi/src/osa_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/storage/inc/storage.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/storage/src/storage.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/bt_types.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/log.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/utils.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/device_utils.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_byte_wise.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_pool_mgr.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/utils/src/utils.c
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManager.uni
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManager.vfr
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.h
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.inf
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerHii.h
Features/BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerVfr.h
Features/BluetoothPkg/BluetoothConnectionManagerDxe/ComponentName.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.inf
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.h
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
Features/BluetoothPkg/BluetoothHidDxe/ComponentName.c
Features/BluetoothPkg/BluetoothPkg.ci.yaml
Features/BluetoothPkg/BluetoothPkg.dec
Features/BluetoothPkg/BluetoothPkg.dsc
Features/BluetoothPkg/HidKbDxe/ComponentName.c
Features/BluetoothPkg/HidKbDxe/EfiKey.c
Features/BluetoothPkg/HidKbDxe/HidKbDxe.c
Features/BluetoothPkg/HidKbDxe/HidKbDxe.h
Features/BluetoothPkg/HidKbDxe/HidKbDxe.inf
Features/BluetoothPkg/HidKbDxe/KeyBoard.c
Features/BluetoothPkg/HidKbDxe/KeyBoard.h
Features/BluetoothPkg/HidMouseDxe/ComponentName.c
Features/BluetoothPkg/HidMouseDxe/EfiMouse.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.h
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.inf
Features/BluetoothPkg/Include/Guid/HidKeyBoardLayout.h
Features/BluetoothPkg/Include/IndustryStandard/BluetoothAssignedNumbers.h
Features/BluetoothPkg/Include/IndustryStandard/BluetoothAtt.h
Features/BluetoothPkg/Include/IndustryStandard/BluetoothHci.h
Features/BluetoothPkg/Include/IndustryStandard/BluetoothHid.h
Features/BluetoothPkg/Include/Library/BluetoothLib.h
Features/BluetoothPkg/Include/Library/HidLib.h
Features/BluetoothPkg/Include/Protocol/Hid.h
Features/BluetoothPkg/Library/BluetoothLib/BluetoothLib.inf
Features/BluetoothPkg/Library/BluetoothLib/BluetoothLibGap.c
Features/BluetoothPkg/Library/BluetoothLib/BluetoothLibGatt.c
Features/BluetoothPkg/Library/HidLib/HidLib.c
Features/BluetoothPkg/Library/HidLib/HidLib.inf
Features/BluetoothPkg/UsbBtHciDxe/ComponentName.c
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHci.c
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.c
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.h
Features/BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.inf
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: ac225b6156c064f4c5b23cc129d0c8bca8e49a09 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:35 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Configure MTP-S PCH's GPP_F_23 for VROC hardware enabling key read

[Issue Description]
GNR-WS RVP and ERB boards reserve 2 GPIOs for reading hardware enabling key,
which is stored in a EEPROM installed on a 4-pin header, for VROC (virtual
RAID on CPU) function.

1. IBL's GPP_C_4
2. PCH's GPP_F_23

[Resolution]
The default route is through PCH's GPP_F_23. VROC driver is responsible
for reading the HW key and the driver itself will configure the GPIO to
the required settings anyway. However, BIOS will also configure GPP_F_23 ready.

Package/Module:GnrwsRpPkg

[Impacted Platform]
GNR-WS.

Hsd-es-id: 15016674926

Original commit date: Thu Aug 22 12:46:32 2024 +0800
Change-Id: I673116b5405895c7e3672bc261b5de1ef38a2c42
Original commit hash: 94658e47ab7d326b687be0c5a5c06584ee5987c0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioTableMtlPch.c

================================================================================ 
Commit: baab45a5158303eb3bcb347442a8ad3b4742b95e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:32 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020415287

Original commit date: Wed Aug 21 18:07:43 2024 -0700
Change-Id: Iq4bn8az4l5o3sznrpenzm26mm8qjbk9w8q15m8pd
Original commit hash: d8a637ec5aa419d05bb453cbc4d8046783072c85

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 0fae88c3a2a58ac8fcfb55828ac3705b8c71736e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:29 2024 -0700 
-------------------------------------------------------------------------------- 
Disable per strobe margining by default on backside.

[Issue Description]
RMT with backside enabled can not run due to not enough memory to save results when running per strobe.
RMT is saving data to BDAT each iteration when back to back is enabled, causing data to be hold for AP sockets

[Resolution]
Disable per strobe margining by default on backside
Save RMT BDAT data only on last Back To Back Run, avoiding holding memory on heap for AP socket each run.

Package/Module:

[Impacted Platform]
Granite Rapids

Hsd-es-id: 18039698698

Original commit date: Tue Aug 20 10:00:23 2024 -0600
Change-Id: I4f2ade719c1079ec96165670707ad8cc564bce53
Original commit hash: 8059caf8695c9f2f61ec915e861104f5b0896861

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Library/MemoryServicesLib.h
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/MrcCommonTypes.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Include/MemHost.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/BaseMemoryServicesLib/ConvenienceFunctions.c
CpRcPkg/Library/BaseMemorySsaLib/BiosSsaResultsConfig.c
CpRcPkg/Library/SsaBuiltInRmtLib/SsaBuiltInRmt.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Library/MemoryEvContent/BuiltInEvTest.c
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
ServerSiliconPkg/Mem/Library/MemSocChipLib/Common/InitMemChip.c

================================================================================ 
Commit: 73cd9e071bcaf6a5b10cff013d52197db4c3b9db 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:24 2024 -0700 
-------------------------------------------------------------------------------- 
In failover config 12.1 to 8.3 with 1LM+flat2lm SNC Enabled, system does not boot to OS, DIMM training and POWER RESET is seen multiple times

[Issue Description]
In failover config 12.1 to 8.3 with 1LM+flat2lm SNC Enabled, system does not boot to OS, DIMM training and POWER RESET is seen multiple times.
Bios code does not handle the conflict between SNC enabled and 2Lm resulting in multiple reset loop.

[Resolution]
Added code to handle the case of SNC plus 2Lm Enabling when system goes to Degraded all2all mode and 2Lm/Snc cannot be supported.

Package/Module:
CpRcPkg/Include/
ServerPlatformPkg/Include/
ServerSiliconPkg/Library/
ServerSiliconPkg/Upi/

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS

Hsd-es-id: 22020339369

Original commit date: Fri Aug 9 13:27:30 2024 -0700
Change-Id: I9b507c607066e5d8c97a49666c9c87cf193272a9
Original commit hash: 1903eea1361cb06bb93665eff8cba85e136c4949

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Guid/UboxIpInterface.h
CpRcPkg/Include/Library/KtiApi.h
CpRcPkg/Include/Library/KtiApiGen3.h
CpRcPkg/Include/ScratchpadList.h
CpRcPkg/Include/Upi/KtiHost.h
ServerPlatformPkg/Include/PdaStruct.h
ServerPlatformPkg/Library/PdaAccessLib/PdaVerification.c
ServerPlatformPkg/Library/PdaAccessLib/ReadMe.txt
ServerSiliconPkg/Library/UboxIpLib/Gen3/UboxScratchpad.c
ServerSiliconPkg/Library/UboxIpLib/UboxIpLibGnrSrf.inf
ServerSiliconPkg/Library/UboxScratchPadLib/UboxScratchPad.c
ServerSiliconPkg/Library/UboxScratchPadLib/UboxScratchPadNull.c
ServerSiliconPkg/Upi/Library/KtiApiLib/KtiApi.c
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c
ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibGnrSrf.inf
ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibGnrd.inf

================================================================================ 
Commit: 863346726f02d6dbda928df738f7f45c959df144 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:20 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.38,
LOGANVL.0.RPB.0031.D.23,
KSYVLLE.1.RPB.0025.D.51,
GNRSPWS.0.RPB.0029.D.54

Hsd-es-id: N/A"
Original commit date: Wed Aug 21 11:10:52 2024 -0700
Original commit hash: af6e6023f86e6c09a922edb3dd1f58902e036493

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 02465a06057ddf8957659ec466e80a1787fe2cd2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.37,
LOGANVL.0.RPB.0031.D.22,
KSYVLLE.1.RPB.0025.D.50,
GNRSPWS.0.RPB.0029.D.53,
Server-RC-0x02.0x00.0x01.0238

Hsd-es-id: N/A"
Original commit date: Wed Aug 21 04:10:51 2024 -0700
Original commit hash: 543aa0a3b194bad42dfa1ff1aa2f9f15f0ba0bb3

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 36605f9a6355245b82c7bc27be06d136a6732d7a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:13 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should check RcCheckAllocationSpace per socket

[Issue Description]
RMT does not work with "Error: Unable to create result buffer with requested quantity of elements"

[Resolution]
BIOS should check RcCheckAllocationSpace per socket

Package/Module: CpRcPkg/BaseMemorySsaLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016670312

Original commit date: Wed Aug 21 14:48:20 2024 +0800
Change-Id: I8aa7ecc2e37b75f527095040b85128ec4f7eec58
Original commit hash: dde5ba41008a759d95801cfa5c3e4ddff36f41a5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemorySsaLib/BiosSsaResultsConfig.c

================================================================================ 
Commit: be40c448ccb72ba888d0cbae83cd1af824d1cb0d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:10 2024 -0700 
-------------------------------------------------------------------------------- 
[OC] Legacy Core Ratio Overclocking (OCMB 0x1C/0x1D)

[Feature Description]
Add Per Core Ratio Override support

Package/Module:
BirchStreamOpenBoardPkg
GnrwsRpPkg
ServerSiliconPkg
ServerPlatformPkg

[Impacted Platform]
Granirapids Workstation

Hsd-es-id: 14023133046

Original commit date: Mon Aug 12 16:07:28 2024 +0800
Change-Id: I50d260b1201b7c05efed753f85cacea2f796b764
Original commit hash: 99fd2ea234782fc139a15b79697d0bc12e4ce4cb

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.h
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockStringPool.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.h
ServerPlatformPkg/Include/Configuration.h
ServerSiliconPkg/Overclocking/OcInitPostMem.c

================================================================================ 
Commit: bc0557d54929e5b5ae5c63e8505dc2ec48fd0901 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:07 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-SP]Set IBT RW10 equal to 48 ohms (RW10[1:0] = 1) and CAImode = 0xF for all channels

[Feature Description]
For GNR SP MCR DIMM, MRC shall set:
a) IBT RW10 equal to 48 ohms (RW10[1:0] = 1)
b) CAImode equal to 15 (0XF)
This is to improve CA margin on MCR SP systems.

Package/Module:
ServerSiliconPkg/Mem/Library/MemDdrioIpLib

[Impacted Platform]
Graniterapids-sp

Hsd-es-id: 14023203106

Original commit date: Thu Aug 1 14:01:59 2024 -0600
Change-Id: I4425ae502ed0b026bc7167b0946dc6f60317b263
Original commit hash: a9712d51d7970bdd50add880d04eb2a69d049370

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c

================================================================================ 
Commit: ea2bd59f4cbf37c074aef937b38d626674a42c46 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.36,
LOGANVL.0.RPB.0031.D.21,
KSYVLLE.1.RPB.0025.D.49,
GNRSPWS.0.RPB.0029.D.52

Hsd-es-id: N/A"
Original commit date: Tue Aug 20 11:10:52 2024 -0700
Original commit hash: a2530017d05c4dc8f4ee87372c78b801d254aec2

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b54ccfa7e0394dd9dcac02f0b18aa5c75e10fab3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:32:00 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.35,
LOGANVL.0.RPB.0031.D.20,
KSYVLLE.1.RPB.0025.D.48,
GNRSPWS.0.RPB.0029.D.51,
Server-RC-0x02.0x00.0x01.0237

Hsd-es-id: N/A"
Original commit date: Tue Aug 20 04:11:44 2024 -0700
Original commit hash: daffa3c62ff20f8ccffe3a4b757f5ceca204785f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 70c638431090a6629d667c67dd0687a31faa0acc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:56 2024 -0700 
-------------------------------------------------------------------------------- 
GetMcNvDataPointer() isn't work in MemDataCommonDxeLib.c of DXE phase

[Issue Description] or [Feature Description]
GetMcNvDataPointer() isn't work in MemDataCommonDxeLib.c of DXE phase
In CreateHobDataPerSocket, every socket NVRAM data is saved in several Hobs,
but in DXE phase, GetMcNvDataPointerFromHob only get the data from the first hob

[Resolution]
Change GetMcNvDataPointerFromHob to get every socket NVRAM data from all the hobs.

Package/Module:
ServerSiliconPkg/MemDataInterfaceLib
[Impacted Platform]
GNR

Hsd-es-id: 15016654111

Original commit date: Mon Aug 19 11:42:01 2024 +0800
Change-Id: I013625003a97c5be629f52c90f355ab90c5abe95
Original commit hash: 97ee54be1717f5d51d922df2aed9f63d2ea4bc81

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDataInterfaceLib/Common/MemDataCommonDxeLib.c

================================================================================ 
Commit: 05515ce47780827ac9a6994a3e332d83bcac72c2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.34,
LOGANVL.0.RPB.0031.D.19,
KSYVLLE.1.RPB.0025.D.47,
GNRSPWS.0.RPB.0029.D.50

Hsd-es-id: N/A"
Original commit date: Mon Aug 19 21:45:38 2024 -0700
Original commit hash: c4ee9647e9c4c300d4b90d116f800d21539f0f06

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 552777a5397bd0f04ba07296cb0276c25c362a5b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:48 2024 -0700 
-------------------------------------------------------------------------------- 
Memory Topology Menu, identify 3Ds DIMMs are installed

[Feature Description]
Currently there only way for the client to identify a 3Ds DIMM is through a serial log,
this change implements the information in the Memory Topology menu adding also the
height of the DIMMs stack in case it is 3Ds.

Package/Module: Dxe

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream_clearwaterforest-ap,bios.birchstream_clearwaterforest-sp,bios.birchstream_graniterapids-ap,bios.birchstream_sierraforest-ap

Hsd-es-id: 14023122531

Original commit date: Mon Aug 12 16:44:19 2024 -0600
Change-Id: Ied75079a6cd7447f8456eb5d62b4df43f64c1633
Original commit hash: 0abced659bc5373400f0ef807afc079397b3cc88

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.c

================================================================================ 
Commit: c3688e404b220d9980d6ea074c805e663dcd1889 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:45 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.33,
LOGANVL.0.RPB.0031.D.18,
KSYVLLE.1.RPB.0025.D.46,
GNRSPWS.0.RPB.0029.D.49,
Server-RC-0x02.0x00.0x01.0236

Hsd-es-id: N/A"
Original commit date: Mon Aug 19 11:10:52 2024 -0700
Original commit hash: 8aa3d4ffe9dfaffb80bb3ec0263dbfa3145d976a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: aef9ee547113d92b30a305cf0dd52e1a8523203a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:41 2024 -0700 
-------------------------------------------------------------------------------- 
Issue Description:ASSERT at SalPreMem in S3M UART,
when MMCFG base isn't default and SerialDevice = S3M.
Resolution:
Replace MMIO's method read PCI configution with IO's method read pci configuration in UartLib.

Package/Module:ServerPlatformPkg/UartLib

Impacted Platform:GNR

Hsd-es-id: 15016638452

Original commit date: Tue Aug 13 16:40:33 2024 +0800
Change-Id: Ie335d4d66d55459517eb2d6d22940f092c01d1e5
Original commit hash: 510e633379769c7662bbc22f284ac8b258cb9bda

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/UartLib/UartLib.inf
ServerPlatformPkg/Library/UartLib/UartPcie.c
ServerPlatformPkg/Library/UartLib/UartRegAccess.c

================================================================================ 
Commit: 01e6d7ec2998bd8ab2dba4191dc047c74309ffc4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:38 2024 -0700 
-------------------------------------------------------------------------------- 
Refactor DIMM vendor workarounds to optimize NEM code size

[Feature Description]
Reductions in NEM code size are needed to maintain flash layout stability

[Resolution]
Refactor DIMM vendor workarounds to save space, while ensuring no change to
CSR traces or delays.

Package/Module:
BaseDdr5CoreLib

[Impacted Platform]
ALL

Hsd-es-id: 14023203618

Original commit date: Fri Aug 16 08:57:21 2024 -0700
Change-Id: I6c857c59c4bdb2060a548927c074e1212bf0c994
Original commit hash: fcaee4e32c43d38852de5c6bf2e8500548e3dc3c

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: 725b56974c7dbe7c4be19fdaa8ce374d44c3603d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:34 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.32,
LOGANVL.0.RPB.0031.D.17,
KSYVLLE.1.RPB.0025.D.45,
GNRSPWS.0.RPB.0029.D.48,
Server-RC-0x02.0x00.0x01.0235

Hsd-es-id: N/A"
Original commit date: Mon Aug 19 04:11:58 2024 -0700
Original commit hash: b183b7abb3f79807b0dd62c642e32f25d34e8fbf

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3d1a5f92ce7ad296903ac87dd6812d40be391fe8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:31 2024 -0700 
-------------------------------------------------------------------------------- 
OCR HTTPS boot is failing

[Issue Description]
OCR HTTPS boot is failing due to incorrect BIOS flow.

[Resolution]
Postponed sending ASF Clear Boot options command
to AsfOcrBootOptionsCallback.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039601149

Original commit date: Mon Aug 12 09:49:32 2024 +0200
Change-Id: I9846713ff3089949f3beb9500540ab0e399a8d00
Original commit hash: d9235d6296ea668847b087ad44636929921fc435

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c

================================================================================ 
Commit: e9e6013e5efcda0d52b1a12f52a454b9c749642a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:27 2024 -0700 
-------------------------------------------------------------------------------- 
[OOBRAS]Config PECI for bmc to access CXL MMIO

[Issue Description]
From BMC side, MMIO access for CXL Device Error Handling through PECI failed.

[Resolution]
Enable PECI and configure PECI agents for BMC to access CXL MMIO.

Package/Module: ServerRasPkg/Driver/Dxe/OobRasHandshakeGetCapability

[Impacted Platform]
GNR, SRF

Hsd-es-id: 15016584779

Original commit date: Mon Aug 5 17:06:37 2024 +0800
Change-Id: Ie8fd4f7a629945938e6843d8401199df3de337c7
Original commit hash: 62bec3eb3ac9eb4f6e58236955bbf0f2d09d8753

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Dxe/OobRasHandshakeGetCapability/OobRasHandshakeGetCapability.c
ServerRasPkg/Driver/Dxe/OobRasHandshakeGetCapability/OobRasHandshakeGetCapability.inf
ServerRasPkg/Driver/Dxe/OobRasHandshakeGetCapability/OobRasHandshakeGetCapabilityPrivate.h
ServerSiliconPkg/Include/Library/OobIpLib.h
ServerSiliconPkg/Library/OobMsm/OobIpLib/ChipGen3/OobCommon.c

================================================================================ 
Commit: 8252882d3cd7684dc3776a2efeb8b9ada0139b2c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:25 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.31,
LOGANVL.0.RPB.0031.D.16,
KSYVLLE.1.RPB.0025.D.44,
GNRSPWS.0.RPB.0029.D.47

Hsd-es-id: N/A"
Original commit date: Sun Aug 18 11:11:04 2024 -0700
Original commit hash: 0f90982ce863f991e127da421d02b7b5f624a615

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e6084c2f9cf1af1390bc34039fc103e36584542f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:21 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.30,
LOGANVL.0.RPB.0031.D.15,
KSYVLLE.1.RPB.0025.D.43,
GNRSPWS.0.RPB.0029.D.46

Hsd-es-id: N/A"
Original commit date: Sun Aug 18 04:11:12 2024 -0700
Original commit hash: 51a4c58155a2587769f1472d0e04fc2ebe883c04

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 89eceb10a1ff0d00f0f2978f96d1730ca076e919 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.29,
LOGANVL.0.RPB.0031.D.14,
KSYVLLE.1.RPB.0025.D.42,
GNRSPWS.0.RPB.0029.D.45

Hsd-es-id: N/A"
Original commit date: Sat Aug 17 11:10:55 2024 -0700
Original commit hash: b8fb79690cfae83768a9dc10fef39fe001a0c1f8

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f36a749a9174521106ad6ae77b306edfcd24b08c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:12 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.28,
LOGANVL.0.RPB.0031.D.13,
KSYVLLE.1.RPB.0025.D.41,
GNRSPWS.0.RPB.0029.D.44

Hsd-es-id: N/A"
Original commit date: Sat Aug 17 04:10:59 2024 -0700
Original commit hash: 830cda5a15d972954c167103ff3fcffaee67c76c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a1656aa999e15fb3e9db890f291de37f67a15241 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:08 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.27,
LOGANVL.0.RPB.0031.D.12,
KSYVLLE.1.RPB.0025.D.40,
GNRSPWS.0.RPB.0029.D.43,
Server-RC-0x02.0x00.0x01.0234

Hsd-es-id: N/A"
Original commit date: Fri Aug 16 20:15:54 2024 -0700
Original commit hash: 854a10d340882631d3f099f2eef279533e565b39

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 20f51855ca934b01070e56eff47c0b13954cbcb0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:05 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Add Bounds Check to IsRankValid () and Update Rank Handling in MemDramAccess.c

[Issue Description]
When Rank is used as an array index in functions in MemDramAccess.c it can be out of bounds
compared to the size of the array. This is because the Rank value differs between MCR and
non-MCR DIMMs.

[Resolution]
- Update IsRankValid () to check if Rank is less than max rank.
- Update PackageDimmRankId () to handle MCR and non-MCR rank values.
- Update functions in MemDramAccess.c to handle MCR and non-MCR rank logic.

Package/Module: CpRcPkg,

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14022883588

Original commit date: Fri Aug 16 11:32:51 2024 -0700
Change-Id: I425c5c15e1524050d16efccf297b9e4abe5ca8c7
Original commit hash: 4dd5f73640f85b82f98bdd3961c5f4aa5b83717b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemoryServicesLib.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDramAccess.c
CpRcPkg/Library/BaseMemoryServicesLib/ConvenienceFunctions.c

================================================================================ 
Commit: 585eb72fbd9c8780d5ce825e3bb4a502c4121404 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:31:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.26,
LOGANVL.0.RPB.0031.D.11,
KSYVLLE.1.RPB.0025.D.39,
GNRSPWS.0.RPB.0029.D.42,
Server-RC-0x02.0x00.0x01.0233

Hsd-es-id: N/A"
Original commit date: Fri Aug 16 19:16:20 2024 -0700
Original commit hash: f96517833ded02759c79ffcd0cecfdd4cba477d0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a67fbc9a3a35af7a90fbc55cd6bb92a3f241ea47 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:57 2024 -0700 
-------------------------------------------------------------------------------- 
Fix address mismatch where reported address does not map to DRAM.

[Issue Description]
MC is reporting an incorrect address in the lower 4GB range.
The address reported is outside DRAM decoders range targetting MMIO low.
The reported address by the MC is the same as the injected address
but with the bits [31:32] interchanged.

[Resolution]
Chanel address limit used to calculate address offset in B2CMI TAD,
MC RAT and address limit in MC RAT must consider the total interleave
ways in 1LM DDR+CXL Heterogenous configuration similar to 1LM DDR.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNR AP

Hsd-es-id: 22020378754

[Testing Completed]
RcSim test suite
Test BIOS Verification

Original commit date: Tue Aug 13 16:38:26 2024 -0700
Change-Id: I42f2674bc7428f0a71410544b2798eb1560c7b17
Original commit hash: a4986da5da24c4cdbeefa4953f826b6fa9c10c0a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeGen.c

================================================================================ 
Commit: 914f02b1bd119322c9c1193f3f54a6337d6f6ff8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:54 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR AP][SPD_RECOVERY][RAS_DM]SPD recovery failure when injecting B2B SPD errors with SMI flow

[Issue Description]
In the ReleaseSemaphore(), BIOS is looking at wrong index in SMBUS_REC_DATA_STRUCT data structure
and releasing the semaphore abruptly. The other part of driver doesn't know about this, and checking
for acquring status and eventually times out.

[Resolution]
Use the correct index to access the SMBUS_REC_DATA_STRUCT data structure in the ReleaseSemaphore()

Package/Module:
ServerRasPkg/Library/SmbRecLib

[Impacted Platform]
BHS

Hsd-es-id: 14023190155

Original commit date: Wed Aug 14 21:39:48 2024 -0700
Change-Id: Id2c2f824ae0dcab05beb9f34b4e70545e1bc71c9
Original commit hash: 55074e584fa6946e1180f6180620e041c0e50077

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/SmbRecLib/SmbRecLibGnr.c

================================================================================ 
Commit: 19a0b1946031812da704cae3abb77884550e5b7b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:51 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS DimmAddressToSystemAddress does not work properly on GNR with MCR memory

[Issue Description]
SubRank is wrongly populated by 0xFF, thus casuing the wrong calcuation of
Rank Address, Channel Address and System Address

[Resolution]
If the TA->ChipId == 0xFF (ChipID not valid scenario), set SubRank = 0

Package/Module:

[Impacted Platform]
All

Hsd-es-id: 14023044950

Original commit date: Wed Jul 31 22:08:10 2024 -0700
Change-Id: Ie3e735719a44357ddde4e9fb1c4551e7589c8fb5
Original commit hash: 483fba970c52b9b7bcdc34feba2097ad191dd1c1

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/AddressDecode.c
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/AmapReverse.c

================================================================================ 
Commit: 661484b3c7a14ff345677e4823d2b0849912dc7b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:47 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] BIOS update the B2P timeouts used in ADR flow

[Feature Description]
Update flush timeout set via enhanced ADR B2P command (sub-command 0x1) to scale the value to the number of enabled sockets (i.e. 1 socket - 1 sec, 2 sockets 2 sec, 4 sockets - 4 secs).

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22020381362

Original commit date: Tue Aug 13 12:33:37 2024 -0700
Change-Id: Ide29a429fbb1442be2a2e8dff45f5a90b830ca9f
Original commit hash: b30e75b85a4e597ec233c14dcd118fb301169912

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Ras/Smm/ExtendedAdr/Fadr/Fadr.c
ServerPlatformPkg/Features/Ras/Smm/ExtendedAdr/Fadr/Fadr.h
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetupStrings.uni

================================================================================ 
Commit: 9ac27365d94f2a1cf1c71b5a1cb70c64298cf662 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:43 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.25,
LOGANVL.0.RPB.0031.D.10,
KSYVLLE.1.RPB.0025.D.38,
GNRSPWS.0.RPB.0029.D.41,
Server-RC-0x02.0x00.0x01.0232

Hsd-es-id: N/A"
Original commit date: Fri Aug 16 11:10:56 2024 -0700
Original commit hash: d07d72c749330d02dcec951abcbe52f17a129439

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1d464f48953b1f5086adb23378b94e84b82bcc24 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:39 2024 -0700 
-------------------------------------------------------------------------------- 
Use the minimum RCD timing values, rather than the minimum RCD values, when calculating tCPED2SRX for MRDIMM

[Issue Description] or [Feature Description]
Uncorrectable memory errors were observed with some MRDIMMs after the calculation for tCPDED2SRX
was updated to use the minimum value from the data buffer specification instead of the RCD specification.

[Resolution]
Return to the calculation that uses the minimum value from the RCD specificiation.

Package/Module:
CpRcPkg

[Impacted Platform]
Birchstream-AP GNR, CWF
Birchstream-SP GNR, CWF
Kaseyville GNR-D

Hsd-es-id: 14023167081

Original commit date: Tue Aug 13 13:34:43 2024 -0700
Change-Id: Id4a287891648368adec07fe2450ec6cc1789d8d5
Original commit hash: d232d7ee781a43cf3bbdd1427249c296ac5e2e00

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c

================================================================================ 
Commit: 007821f2a015c47025066e59868bea5f15265230 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:34 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] HIOP IODC mode programming update

[Feature Description]
Before:
For IODC enabled platforms, BIOS is expected to set HIOP to Hybrid Push.
For non-IODC enabled SKUs, BIOS is expected to set HIOP to Always Push.
After:
For 1) IODC enabled -or- 2) IODC disabled but Directory mode is "Inclusive RSF",
BIOS is expected to set HIOP to Hybrid Push.
For non-IODC enabled SKUs, BIOS is expected to set HIOP to Always Push.
"Inclusive RSF" is multi-socket or when CXL Type2 (CXL.cache+CXL.mem) device is connected.
"Inclusive RSF" apply to GNR SP/AP and CWF SP/AP, does not apply to SRF SP/AP and GNRWS.

Package/Module:
ServerSiliconPkg/IioMs2IosfInit

[Impacted Platform]
BHS/GNR, BHS/CWF

Hsd-es-id: 18039557500

Original commit date: Sat Aug 10 11:31:19 2024 +0200
Change-Id: I04e37baa4a5c86fc10bf298c61e05920e71c30ae
Original commit hash: dd128a91d14f78bf06365c999d37ce0394c66618

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioMs2IosfInit/Gen3/IioMs2IosfPsf.c
ServerSiliconPkg/Iio/Library/IioMs2IosfInit/IioMs2IosfInitGen3.inf

================================================================================ 
Commit: 409cb21ea40e47ebd0dc4a7926c5e92d4d48514f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:31 2024 -0700 
-------------------------------------------------------------------------------- 
CWF-AP Memory Reductions

[Feature Description]
CWF-AP scope reduction to align with our targeted customer base

[Impacted Platform]
CWF-AP

Hsd-es-id: 14023196480

Original commit date: Fri Aug 16 00:58:45 2024 +0530
Change-Id: I955b404ba26d8ad75ea46bae06b19c3bc5a4970a
Original commit hash: 3f482ab92f36075efba4441e42478e307ab9c67b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPorLib/GnrSrf/MemPorTableAp.c

================================================================================ 
Commit: 5c689a28447106cf3e5b87ad74d6cf1ec464ce73 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:27 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.24,
LOGANVL.0.RPB.0031.D.09,
KSYVLLE.1.RPB.0025.D.37,
GNRSPWS.0.RPB.0029.D.40,
Server-RC-0x02.0x00.0x01.0231

Hsd-es-id: N/A"
Original commit date: Fri Aug 16 04:14:00 2024 -0700
Original commit hash: 763fe987614bf14e0bbc829b9969c3485f44022f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 71bc1340bbcb4a25889f13da3d8d5b321e3be3c0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:20 2024 -0700 
-------------------------------------------------------------------------------- 
BirchStream remove performance measurement support from DEBUG build image

[Feature Description]
The project BIOS has large size of code occupying NEM code region very much.
The size optimization effort is required.

[Resolution]
This commit removes performance measurement support
for DEBUG build to save image size.

Package/Module:
BirchStreamFspPkg/Include/Dsc/BirchStreamOpenBoardPkgFvLateSiliconDefines.dsc
BirchStreamFspPkg/Include/Dsc/BirchStreamRpPkgFvLateSiliconDefines.dsc
BirchStreamFspPkg/PlatformPkgConfig.dsc
BirchStreamOpenBoardPkg/PlatformPkgConfig.dsc
BirchStreamRpPkg/PlatformPkgConfig.dsc

[Impacted Platform]
BirchStream RP
BirchStream OpenBoard

Hsd-es-id: 14023200299

Original commit date: Thu Aug 15 16:13:05 2024 -0700
Change-Id: Ie470efc732b796881fa9ea4e5f52d22c160e8922
Original commit hash: 6af3eb6dc45b832e9c0456e39d9367dd0b65ff45

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Include/Dsc/BirchStreamOpenBoardPkgFvLateSiliconDefines.dsc
BirchStreamFspPkg/Include/Dsc/BirchStreamRpPkgFvLateSiliconDefines.dsc
BirchStreamFspPkg/PlatformPkgConfig.dsc
BirchStreamOpenBoardPkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: 4d149bfca23228d13cd037ab0f4ba26d698c5b8c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:18 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Porting PcdCpuSmmApSyncTimeout2 related change to EDK2OverRide

[Issue Description]
Hang issue happens when SMI storm comming
The PcdCpuSmmApSyncTimeout2 related change in EDK2 didn't sync to the EDK2OverRide

[Resolution]
porting changes

Package/Module: GnrwsRpPkg/EDK2OverRide

[Impacted Platform]
GNRWS

Hsd-es-id: 14023199543

Original commit date: Fri Aug 16 11:15:00 2024 +0800
Change-Id: I5c0b5a4ae76dd06bcdc5925f3875d7e8fb781ac5
Original commit hash: 3d59f17d9f1c30443c5eb971398843b16046e344

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/MpService.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SyncTimer.c

================================================================================ 
Commit: 5369145cc9479de282d47b5aaa9dd6e6ae74934e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:14 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ERB]:GPIO Configuration for LED Drive

[Feature Description]
Pin GPP_C11 needs to be configured as GPIO and driven LOW during S0
state and driven HIGH during S3/S4 State

[Implementation]
Currently Pin is being configured for Native funtion UART0 controller.
So we need to disable the UART0 controller and configure it as GPIO and
Low during S0 as default. And also we created Modules that register a
Sx Event Handler which configures GPIO pin as per our requirement
during S3/S4.

Package/Module:
GnrwsRpPkg/Uba/UbaMain

[Impacted Platform]
GNRWS

Hsd-es-id: 16024860383

Original commit date: Tue Jul 23 18:28:23 2024 +0530
Change-Id: I9f3af646a908bc3bc7918e73544b82fa34865f20
Original commit hash: 672dec5a223e8b3fbc0dd5bd3c3ca4627982f982

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.hfr
GnrwsRpPkg/Uba/UbaDxe.dsc
GnrwsRpPkg/Uba/UbaDxe.fdf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/DxeSmm/PlatformSxConfig/PlatformSxConfigSmm.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/DxeSmm/PlatformSxConfig/PlatformSxConfigSmm.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/DxeSmm/PlatformSxConfig/PlatformSxConfigSmm.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/DxeSmm/PlatformSxConfig/PlatformSxConfigSmm.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/DxeSmm/PlatformSxConfig/PlatformSxConfigSmm.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/DxeSmm/PlatformSxConfig/PlatformSxConfigSmm.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/DxeSmm/PlatformSxConfig/PlatformSxConfigSmm.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/DxeSmm/PlatformSxConfig/PlatformSxConfigSmm.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/DxeSmm/PlatformSxConfig/PlatformSxConfigSmm.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/GpioTableMtlPch.c

================================================================================ 
Commit: 164182cd263072f87247a2eced39d564da19392c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:10 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS knobs DfxRxDfeTap*InitialValue should under control of DfxRxDfeTapOverrideEnable

[Issue Description]
DfxRxDfeTap*InitialValues are not reflecting the values updated in setup page

[Resolution]
BIOS knobs DfxRxDfeTap1InitialValue/DfxRxDfeTap6InitialValue
should under control of DfxRxDfeTapOverrideEnable

Package/Module: ServerPlatformPkg/PeiMemoryPolicyUpdateLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016639020

Original commit date: Wed Aug 14 16:23:10 2024 +0800
Change-Id: I51b2a4aff90ed254ca2a1895b7658322f23cd6ba
Original commit hash: 7108337afc9eb83836d85fdb1409f39296d5e599

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c

================================================================================ 
Commit: e8404e379a2c6092c6dca53be1c6a0d27019856e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:06 2024 -0700 
-------------------------------------------------------------------------------- 
Fixed issues that margins accross all strobes within one subchannel are the same for QcaDelay.

[Issue Description]
The margin delta between strobes within one subchannel is very small for QcaDelay.

[Resolution]
Removed flag ResultPerSubChnnel from FlagResult when sweeping to make the sweeping is independent for each strobe.

Package/Module:CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016594590

Original commit date: Thu Aug 8 17:17:31 2024 +0800
Change-Id: I6e4a186c76ec5590e4431f08ab1ea0dd38803f14
Original commit hash: 1422671c13dbc65a0b556c3c47eb820f7a0aa1cd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c

================================================================================ 
Commit: 86db7190226bdba142308f965c3e898746a1d591 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:30:03 2024 -0700 
-------------------------------------------------------------------------------- 
Update EnableEvLoader default value to Disable

[Feature Description]
Change EnableEvLoader from Enable to Disable by default to be alinged with SPR default values

Package/Module: CpRcPkg

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream_graniterapids-ap

Hsd-es-id: 14023169527

Original commit date: Tue Aug 13 18:41:27 2024 -0600
Change-Id: I67d07b53de852a498bf2cfecb8e2465cdf99db52
Original commit hash: f0c31b1cc5b0c2eddffea14a43c6e814ff053fef

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec

================================================================================ 
Commit: 7b618031de1c4ae3ca10b7c7e25ea52b56d5d326 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:57 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3]Update Write TCO coarse settings for MCR

[Feature Description]
Update TCO coarse sweep start from 20 for MCR dimms
Update number of TCO coarse sweep step to 5
No changes for RDIMM

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib

[Impacted Platform]
Graniterapids-sp
Clearwaterforest-ap
Graniterapids-ap
Graniterapids-d

Hsd-es-id:14023087668

Original commit date: Tue Aug 6 10:36:51 2024 -0600
Change-Id: Ic79c39eff1031b35d7ec3770acee7fbbac943a22
Original commit hash: a5b58322607976d5e5aef205ef4dbe46b038d36b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/MemDdrioPrivate.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c

================================================================================ 
Commit: de634642dc2cbfdade920b5dee8e9e72ccff0fc7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.23,
LOGANVL.0.RPB.0031.D.08,
KSYVLLE.1.RPB.0025.D.36,
GNRSPWS.0.RPB.0029.D.39,
Server-RC-0x02.0x00.0x01.0230

Hsd-es-id: N/A"
Original commit date: Thu Aug 15 11:11:55 2024 -0700
Original commit hash: 2158568e3ac12692117da293ed400aa546a565ef

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 576e35a8ed1e7caed3a9f784d23b1152eac3945b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:49 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRDIMM DQS_ODT_PARK value to 48 ohms

This change improves MRDIMM TxDq margins

[Resolution]
Program MRDIMM DQS RTT Park value to 48ohms from the GNR frontside ODT table rev 1p73.
This applies to GNR/SRF processors on all BHS-AP and BHS-SP configurations.

Package/Module:
OdtTableLib

[Impacted Platform]
Birchstream-AP
Birchstream-SP

Hsd-es-id: 14023025377

Original commit date: Wed Jul 31 18:52:17 2024 -0700
Change-Id: Ie5dfac499afc101175a2f58626ee8b07a9ef505a
Original commit hash: eccf79daf99b3b13b5c7f6fcc31acb25d45e842b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/OdtTableLib/Gnr/Ddr5OdtValueTable.h

================================================================================ 
Commit: 0015708b270af6dca1326ea6d900f5ffc3ea1163 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:45 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.22,
LOGANVL.0.RPB.0031.D.07,
KSYVLLE.1.RPB.0025.D.35,
GNRSPWS.0.RPB.0029.D.38,
Server-RC-0x02.0x00.0x01.022F

Hsd-es-id: N/A"
Original commit date: Thu Aug 15 04:10:50 2024 -0700
Original commit hash: 55c742fea32693eefc736e2a87d1d10934c61b4d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 17c90388ee853949a3bd8a8268365f3a5b7f5862 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:42 2024 -0700 
-------------------------------------------------------------------------------- 
Add PcdOverclockEnable judgement to include Overclocking module

[Issue Description]
GNR/SRF doesn't require Overclocking module and it takes many NEM code space

[Resolution]
Add PcdOverclockEnable judgement to include Overclocking module

Package/Module:

[Impacted Platform]
BirchStream

Hsd-es-id: 15016638428

Original commit date: Thu Aug 15 14:41:42 2024 +0800
Change-Id: If174618765d2f9dc1269fc1c5a5173cfc84c1fd6
Original commit hash: 76f7b4e4eb6999544f920295e7981db2cd0e78f2

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BirchStreamFspPkg.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
ServerSiliconPkg/Product/BirchStream/PostMemorySiliconFv.fdf
ServerSiliconPkg/Product/BirchStream/PreMemorySilliconFv.fdf
ServerSiliconPkg/Product/BirchStream/SiPkgCommonLib.dsc
ServerSiliconPkg/Product/BirchStream/SiPkgPei.dsc

================================================================================ 
Commit: 9a03ffc56df4ada6b77a3c2317b2da5196831e4f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:38 2024 -0700 
-------------------------------------------------------------------------------- 
Add breakpoints at cpl3/4 are required to enable validating PDG power/current MiscVendor

[Feature Description]
Add breakpoints at cpl3/4 are required to enable validating PDG power/current MiscVendor
Major code: 0x90
Minor code: 0x00 // right before CPL3
Minor code: 0x01 // between CPL3 and CPL4
Minor code: 0x02 // right after CPL4

Package/Module: ServerSiliconPkg/Cpu/Library/CpuPpmLib

[Impacted Platform]
ALL

Hsd-es-id: 15016540534

Original commit date: Mon Aug 5 14:59:38 2024 +0800
Change-Id: I1552f7f8c72c4390476bec354aa60fece8a66122
Original commit hash: 019604c1ef4131a1984bd328baf3aadb4b5841e6

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Include/CpuDataStruct.h
ServerSiliconPkg/Cpu/Library/CpuPpmLib/Common/PpmLateCallback.c
ServerSiliconPkg/Cpu/Library/CpuPpmLib/CpuPpmLibDxe.inf
ServerSiliconPkg/Cpu/Library/CpuPpmLib/CpuPpmLibPei.inf

================================================================================ 
Commit: 04d74d33564bfc4034046015f5ade69db10617e8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:35 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14023176227

Original commit date: Wed Aug 14 09:41:30 2024 -0700
Change-Id: Ilpsc57c5limi6uwe02qzbgthjv8fg7bxivujhhyg
Original commit hash: 000f3e848769525b1ea6573085db6a98209ecabf

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 74096505cfc6b36d8736def04169a348ca0a04d9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:32 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should check PMIC device type when apply workarounds

[Feature Description]
BIOS should check PMIC device type when apply workarounds

Package/Module: CpRcPkg/PmicAccessLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016580841

Original commit date: Tue Aug 6 18:53:02 2024 +0800
Change-Id: I537e145bae6a65c309ce4edfe8cfb0bc9fb68dfb
Original commit hash: b200820fdbd9e7ec86f80d724cff9a055d055eb4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/PmicAccessLib/PmicAccess.c
ServerSiliconPkg/Library/ProcSmbIpLib/Pei/ProcSmbChipPei.c

================================================================================ 
Commit: 539380b6fc345f56219aab6b4a873fd454d765c3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:30 2024 -0700 
-------------------------------------------------------------------------------- 
GNR DDR5 should use the actual backside frequency to determine backside ODT table for MCR/MRDIMM

[Feature Description]
MRDIMM should use the actual backside frequency (DIMM Operating Frequency) to determine backside ODT table.
RDIMM continue using the max DIMM frequency (SPD minTCK) to to determine backside ODT table.

[Resolution]

Package/Module: ServerSiliconPkg

[Impacted Platform]
GNR All

Hsd-es-id: 15016589305

Original commit date: Thu Aug 8 09:38:08 2024 +0800
Change-Id: Id26e7e4db4077d56633eb28ad06d0ea7c60e7b7c
Original commit hash: a45cda66fe001197d0f52880af7b784b6d3a31ed

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/OdtTableLib/MemODTTable.c

================================================================================ 
Commit: db70ba6375c6a8048f682303e67c36328983606a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:27 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-SP 4s/8s] Disable ASPM in Aspeed root port also in socket 2,4,6

[Feature Description]
The Aspeed GPU has problem with ASPM and we need to disable ASPM as WA.
This WA was implemented in socket 0, but in 4s/8s systems the spare GPU
can be activated and also needs ASPM disabled.

[Resolution]
Disable ASMP in Aspeed root port in each even socket.

Package/Module:
Platform defaults

[Impacted Platform]
BHS-SP 4S/8S

Hsd-es-id: 18039554750

Original commit date: Fri Aug 9 13:03:24 2024 +0200
Change-Id: I721cf7f01badd40bcb7498e058cc0d3359def8d7
Original commit hash: a3cf923d5dbd4c84565b5a6ea906b4f2ca12fd9c

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc

================================================================================ 
Commit: 6fe174fc534d7aab74dd54a30a69c7f6acb81ea0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:24 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.21,
LOGANVL.0.RPB.0031.D.06,
KSYVLLE.1.RPB.0025.D.34,
GNRSPWS.0.RPB.0029.D.37,
Server-RC-0x02.0x00.0x01.022E

Hsd-es-id: N/A"
Original commit date: Wed Aug 14 11:10:53 2024 -0700
Original commit hash: 2570f027dac21e39411e6566ba17cf868db82db7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7684e7a5d76d05a9b0a3af0ed049e42f43594686 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:21 2024 -0700 
-------------------------------------------------------------------------------- 
GNR-AP - Fix 1LM+2LM over mapping installed memory

[Issue Description]
In 1LM+F2LM GNR-AP can overmap memory when socket has
equal near memory and far memory.

[Resolution]
Capture the VolMemMode across each socket and check
if volMemMode is the same across sockets. On a mismatch
it should failover to 1LM.

Package/Module:
ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNR-AP

Hsd-es-id: 22020319575

Original commit date: Fri Jul 26 13:29:31 2024 -0700
Change-Id: I797d660c5969ee8ddace1718eec0120596ec8922
Original commit hash: 97eebf3fb31f23f3fb6373dca11152bffeb17ba3

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Memory/MemDefaults.h
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecode.h

================================================================================ 
Commit: fee86b80bf0e60e8fda590521d53e540c4bb7118 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:18 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.20,
LOGANVL.0.RPB.0031.D.05,
KSYVLLE.1.RPB.0025.D.33,
GNRSPWS.0.RPB.0029.D.36,
Server-RC-0x02.0x00.0x01.022D

Hsd-es-id: N/A"
Original commit date: Wed Aug 14 04:10:55 2024 -0700
Original commit hash: f34bb125d70eeaa2c6f52f7823ce305d4a193e93

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1b39e6a8ff44330bfe65ceebe86c701d809c686c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:15 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF] GNR Ax silicon workaround for S22018428423 shall not be applied to CWF

[Issue Description]
The silicon workaround "S22018428423" is only needed for GNR Ax and SRF Ax/Bx stepping.
And the silicon issue is resolved in GNR B0 and SRF C0.

CWF-A0 stepping follows GNR-B0 stepping, so CWF silicon does not have this silicon issue.
However, this silicon workaround is now mistakenly applied to CWF all steppings.

[Resolution]
Remove this silicon workaround for CWF.
Besides, refine a code comment to avoid confusion.

Package/Module:
ServerSiliconPkg/SiliconWorkaroundLibCwf.c
ServerSiliconPkg/Upi

[Impacted Platform]
CWF-AP

Hsd-es-id: 14023055212

Original commit date: Fri Aug 2 11:32:03 2024 +0800
Change-Id: I902fa4e3b5b2332dee18227df61e6250df92497f
Original commit hash: 5173a4431fab824bae2b0b9a3e0d3d485c6cbdc5

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibCwf.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c

================================================================================ 
Commit: 64e32b8d893284d3dd78bf5a1855b1d37a445a62 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:09 2024 -0700 
-------------------------------------------------------------------------------- 
Added PTRR swizzle programming for MiscVendor 24Gb DRAM 1b process 'C' die

[Feature Description]
Added PTRR swizzle programming for MiscVendor 24Gb DRAM 1b process 'C' die
1 - Identify MiscVendor DIMM
2 - Identify 'C' die by confirming SPD byte 554 = 0x43'
3 - Set MC PTRR_CTL0.swizzle0 = 3 for DIMM slot 0 and PTRR_CTL0.swizzle1 = 3 for DIMM slot 1

Dimm : MiscVendor 24Gb , 1b process, C die
Swizzle programming required for ptrr_ctl0.swizzle0/1 register - 0x3

Package/Module:ServerSiliconPkg/MemMcIpLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016528934

Original commit date: Mon Jul 29 09:57:08 2024 +0800
Change-Id: I19423137241fb8ff0ae192ebe27f9821deaf3d74
Original commit hash: aafe5f4308f4409856f7d8f016ea0cfaace1032c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemConfigMcSpecific.c

================================================================================ 
Commit: be06a766140808f30a2be35ed7bbc7503aaa9707 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:07 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.19,
LOGANVL.0.RPB.0031.D.04,
KSYVLLE.1.RPB.0025.D.32,
GNRSPWS.0.RPB.0029.D.35

Hsd-es-id: N/A"
Original commit date: Tue Aug 13 12:51:30 2024 -0700
Original commit hash: c791ca86dde5d08d57a18a860b220e65ff4be550

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a056a6d1eba892c523de44a3e540bbf7871eb095 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:04 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.18,
LOGANVL.0.RPB.0031.D.03,
KSYVLLE.1.RPB.0025.D.31,
GNRSPWS.0.RPB.0029.D.34

Hsd-es-id: N/A"
Original commit date: Tue Aug 13 11:11:04 2024 -0700
Original commit hash: 6936829cabf8ccbcb9cf1896f1b297ae24ffb320

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2b650e29e2f62b5a00747c6f83d8cf7aebe6f7fb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:29:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.17,
LOGANVL.0.RPB.0031.D.02,
KSYVLLE.1.RPB.0025.D.30,
GNRSPWS.0.RPB.0029.D.33

Hsd-es-id: N/A"
Original commit date: Tue Aug 13 07:12:13 2024 -0700
Original commit hash: 712ff96be62404a397102ac4ecd9be656132e6b1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7c87861bf5bc5664fbef3436d42d438b9ce2b95e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:58 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.16,
LOGANVL.0.RPB.0031.D.01,
KSYVLLE.1.RPB.0025.D.29,
GNRSPWS.0.RPB.0029.D.32,
Server-RC-0x02.0x00.0x01.022C

Hsd-es-id: N/A"
Original commit date: Tue Aug 13 05:50:31 2024 -0700
Original commit hash: 2ce77ddb93b9020deabed7f387be6221810348ec

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c94de5679a27fad10f7198705f10e2b1dba0bc3b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:55 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "[GNRWS] Adding EcDxe support into GNRWS."

This reverts commit 133ace0f59ec986c81174a5326e545dbb5261929.

Hsd-es-id: 16025154252
Original commit date: Tue Aug 13 10:58:27 2024 +0530
Change-Id: Ib30d2500e107e2c70f495869782d5aa3d230d5f8
Original commit hash: 54219dddeb629c3423f6ac9cdbc494179bff95d1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcAcpiTables.inf
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcDevice.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcSsdt.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.inf
GnrwsRpPkg/Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
GnrwsRpPkg/Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
GnrwsRpPkg/Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.inf
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf
OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 54283e96fa8f93d45e9119a9db208239a71b74dd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:52 2024 -0700 
-------------------------------------------------------------------------------- 
[Seamless Update][OOB BIOS update] Allow existing reserved field.

[Feature Description]
Currently there are existing reserved field in setup knobs.

Package/Module:
ServerPlatformPkg/BuildScript

[Impacted Platform]
GNR

Hsd-es-id: 15016629447

Original commit date: Tue Aug 13 17:49:25 2024 +0800
Change-Id: I0032916e30c6d410012fc90796734f2cf6af039f
Original commit hash: 4fa20b9faeef2940f722e821fd0ab9128ccb5b3b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdateCmp.py

================================================================================ 
Commit: 719d9d8b5e5684a6a0031352eec46dfad6485719 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:50 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.15,
LOGANVL.0.RPB.0030.D.99,
KSYVLLE.1.RPB.0025.D.28,
GNRSPWS.0.RPB.0029.D.31,
Server-RC-0x02.0x00.0x01.022B

Hsd-es-id: N/A"
Original commit date: Tue Aug 13 04:10:50 2024 -0700
Original commit hash: e755d39521d64658a91e8f531fccfee090e95220

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 65769a857d35ed03ea66053495a547b6a5973f38 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:47 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14023152943

Original commit date: Mon Aug 12 22:33:55 2024 -0700
Change-Id: Ifsz42mr1woirkmwj9g77dp92x7gzie7um42l4q2d
Original commit hash: 6256853ad4fc8762461eba1e16d193b1adf2a7d3

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: e726c779098b15b4292328fd3a11754746024a83 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:44 2024 -0700 
-------------------------------------------------------------------------------- 
Print cache values for dumpdimmstate

[Feature Description]
Print cache values for dumpdimmstate using knob DumpDimmCache

Package/Module: CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016519479

Original commit date: Thu Jul 25 19:49:16 2024 +0800
Change-Id: I2418988c2fb75dc3628c91e53c52c797536d848c
Original commit hash: 351685afe7cdcdbfdc1079c5bfb4881694688d10

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiFspHobCheckLib/FspHobHelpers.h
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Library/MemRcdAccessLib.h
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDbAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDbCwCache.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDramAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDramAccess.h
CpRcPkg/Library/BaseDdr5CoreLib/MemRcdAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/MemRcdCwCache.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c

================================================================================ 
Commit: feed3d67b28d40cc4ac14def1a850466da18a277 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:40 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should check DRAM MR for hPPR resource available during AMT

[Issue Description]
AMT could not apply hPPR if hPPR has already been applied

[Resolution]
BIOS should check DRAM MR for hPPR resource available during AMT

Package/Module: CpRcPkg/AdvMemTestLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016580037

Original commit date: Tue Aug 6 17:26:11 2024 +0800
Change-Id: Iffd5b16a43feca7c38b2b64969054f8ece09df02
Original commit hash: e8a6143b811f16b66aa27cf46edfc94e4822a4d0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Library/AdvMemTestLib/MemTestSeq.c
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemPpr.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c

================================================================================ 
Commit: d2ff5b9f15a222e712020e5399dc7bbe6554bdab 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:37 2024 -0700 
-------------------------------------------------------------------------------- 
Check memory availability for RMT Back To Back

[Issue Description]
When RMT Back to Back is requested memory can run out if memory allocation is not limited to ensure there is still available space to save each Back to back entry.

[Resolution]
When a running Back To Back RMT add a check to verify if we can save the results data, if not, skip RMT Back To Back Run.

Package/Module:

[Impacted Platform]
birchstream-sp_sierraforest-fb, birchstream_graniterapids-ap, birchstream_sierraforest-ap

Hsd-es-id: 14023080624

Original commit date: Mon Aug 5 16:42:40 2024 -0600
Change-Id: I714c55b3b8cdef0cd665cb8cca5438ca35187bdd
Original commit hash: 1c7c5c4daadd0f0bd7ed36579141d96b563558d6

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/RcMemAllocLib.h
CpRcPkg/Library/BaseMemorySsaLib/BiosSsaResultsConfig.c
CpRcPkg/Library/BaseRcMemAllocLib/RcMemAllocLib.c
CpRcPkg/Library/PeiRcMemAllocLibPeiServices/RcMemAllocLib.c

================================================================================ 
Commit: 69c60f292b06628f85b443edee71b4fc25062a03 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:34 2024 -0700 
-------------------------------------------------------------------------------- 
Disable Durable Memory on GNR Platforms

[Feature Description]
WBPMPushMtoI / DRAM_RULE_CFG2_N.durable_mem_en=1
is not reliable and this feature can not be counted
on to work and so FW/SW shouldn't be setting it.

Package/Module:
ServerSiliconPkg

[Impacted Platform]
BHS

Hsd-es-id: 22020374632

Original commit date: Mon Aug 12 10:32:20 2024 -0700
Change-Id: I13a649729b67c34f9fd5b7af10dde30781633052
Original commit hash: feead513aae407826738f82e118e5b078a7e9cda

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeGen.c

================================================================================ 
Commit: 8df0c798a072b87531dff0a73a8004f20ac1ac45 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:31 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.14,
LOGANVL.0.RPB.0030.D.98,
KSYVLLE.1.RPB.0025.D.27,
GNRSPWS.0.RPB.0029.D.30

Hsd-es-id: N/A"
Original commit date: Mon Aug 12 11:11:07 2024 -0700
Original commit hash: f7ede9b5a109dfce85524e84b5429a5963b0483a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 487af292cf82f3302a50cf3a186bd01bab983dff 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:29 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ERB]:GPIOs for Power Loss Notification to SSDs

[Feature Description]
Pins GPP_C8 and GPP_C9 needs to be configured as GPIO and driven LOW for
PLN

[Implementation]
Currently Pins are being configured for Native funtion UART0 controller.
So we need to disable the UART0 controller and configure pins as per
our requirement.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024811087

Original commit date: Wed Jul 17 18:09:37 2024 +0530
Change-Id: Ic5b60e65f2960f522db7e4eb0c131f6dc43f0ad8
Original commit hash: 0e541e5034828e768373666a837384223a637887

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/GpioTableMtlPch.c

================================================================================ 
Commit: ceaca7a0c522c341059d5a0f06f65c2c2f839e39 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:26 2024 -0700 
-------------------------------------------------------------------------------- 
[Seamless Update][OOB BIOS update] Support more Obsolete and Add cases.

[Feature Description]
When the value of knob is changed, the knob should be Obsolete and Add.
This patch support Obsolete more than 1 time.
Format: "Obsolete"+old variable name+any string
eg: ObsoleteHostDdrFreqLimit1 ObsoleteHostDdrFreqLimit2

Package/Module:
ServerPlatformPkg/BuildScript

[Impacted Platform]
GNR

Hsd-es-id: 22020366798

Original commit date: Mon Aug 12 15:07:23 2024 +0800
Change-Id: Ica3a777568bb8ad13e802d9185b7ea2d59277b52
Original commit hash: f76d7bbea52455afd094d57b301032cb641e1071

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdateCmp.py
ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdateGen.py

================================================================================ 
Commit: 1433a1ce1263dc624bb2061047bda401496dc454 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:23 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.13,
LOGANVL.0.RPB.0030.D.97,
KSYVLLE.1.RPB.0025.D.26,
GNRSPWS.0.RPB.0029.D.29

Hsd-es-id: N/A"
Original commit date: Mon Aug 12 04:08:44 2024 -0700
Original commit hash: 458bb2b4d1d74152812290e7a4756a1f303c8a29

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6a520c4b7d161168059d36d9235a4904d44d1d5e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:18 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.12,
LOGANVL.0.RPB.0030.D.96,
KSYVLLE.1.RPB.0025.D.25,
GNRSPWS.0.RPB.0029.D.28

Hsd-es-id: N/A"
Original commit date: Sun Aug 11 11:11:08 2024 -0700
Original commit hash: 6d369ef3346a7b23c4364f253999da385110f4fc

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 387ecd2f4b844dd546faee7ad4c6648f7b4d5989 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:15 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.11,
LOGANVL.0.RPB.0030.D.95,
KSYVLLE.1.RPB.0025.D.24,
GNRSPWS.0.RPB.0029.D.27

Hsd-es-id: N/A"
Original commit date: Sun Aug 11 04:11:15 2024 -0700
Original commit hash: 5387891b32ce39408c72f0bd2066ce641fefc4bd

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a3d29d161f127ecc8504f2f9447d29bab34301b6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.10,
LOGANVL.0.RPB.0030.D.94,
KSYVLLE.1.RPB.0025.D.23,
GNRSPWS.0.RPB.0029.D.26

Hsd-es-id: N/A"
Original commit date: Sat Aug 10 11:11:10 2024 -0700
Original commit hash: e952077bcd2d6a1a0c1adb0b1df03f4b6f8b8a5c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7a29513385e6cbfc4b63bac6ec8bf7688d0f4ac8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:09 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.09,
LOGANVL.0.RPB.0030.D.93,
KSYVLLE.1.RPB.0025.D.22,
GNRSPWS.0.RPB.0029.D.25

Hsd-es-id: N/A"
Original commit date: Sat Aug 10 04:11:00 2024 -0700
Original commit hash: 16f6a45ec1d98e22b4dd8bf97a9a3f900f0cabfe

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: bcace54ddbcc15a5541506fe42a40797f4ac7cd7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:06 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.08,
LOGANVL.0.RPB.0030.D.92,
KSYVLLE.1.RPB.0025.D.21,
GNRSPWS.0.RPB.0029.D.24,
Server-RC-0x02.0x00.0x01.022A

Hsd-es-id: N/A"
Original commit date: Fri Aug 9 20:21:33 2024 -0700
Original commit hash: 70b028bbf6d96fd05392dfd5c6a44c13afaab3f9

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b377d0b8f12ca1ecf06fd44f8f08422d30a2ee3e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:04 2024 -0700 
-------------------------------------------------------------------------------- 
Memory write performance 15xlower Partial Mirror

[Feature Description]
Distribute the mirrored memory ranges such that the amount mirrored is approximately proportional to the amount of memory on each NUMA node.
eg: with SNC3, if 10% PM is selected, then do 10% PM on each cluster.

Package/Module:ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNR AP, GNR SP.

Hsd-es-id: 14022968710

Original commit date: Tue Jul 23 23:47:27 2024 -0700
Change-Id: I79ed9c34b9fccc8a1eba53b733f69511f525444d
Original commit hash: 6c5bef3df6a552bee415e0f9a7c82bb247729c94

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeRas.c

================================================================================ 
Commit: 2f4c8d30683fbd94844e44e9c802f39b34669d0d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:28:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.07,
LOGANVL.0.RPB.0030.D.91,
KSYVLLE.1.RPB.0025.D.20,
GNRSPWS.0.RPB.0029.D.23

Hsd-es-id: N/A"
Original commit date: Fri Aug 9 18:54:41 2024 -0700
Original commit hash: 187ca105ddef51949b2a7a2ad9c21a981e640ad0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b82181475f21214d3694bf46c1319be89ae58792 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:58 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020363472

Original commit date: Fri Aug 9 11:44:55 2024 -0700
Change-Id: Ifrkhhhvk1d2wfl65epak0d9weju1o4thje3nf4bz
Original commit hash: b5c96c926075ebc2cadbff6e0258a04ef37847ac

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 10a01eff4e3992b80db3c3bce4c233379cd91bf3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:55 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.06,
LOGANVL.0.RPB.0030.D.90,
KSYVLLE.1.RPB.0025.D.19,
GNRSPWS.0.RPB.0029.D.22,
Server-RC-0x02.0x00.0x01.0229

Hsd-es-id: N/A"
Original commit date: Fri Aug 9 11:08:38 2024 -0700
Original commit hash: 11105508641e09ef3ba9669326369ef3e2c6cb64

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b39493c2361d4252cc3410211ffede16c3b5d948 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:52 2024 -0700 
-------------------------------------------------------------------------------- 
Lockstep Mode Error Injection

[Feature Description]
This feature introduces a new MSRs that allow system software to inject miscompares into a core-pair that is in lockstep mode.

Package/Module:ServerRasPkg

[Impacted Platform]
CWF.

Hsd-es-id: 15016516308

Original commit date: Thu Jul 25 11:57:40 2024 +0530
Change-Id: I8c71d8194bd2d665f5fdd96934e4a896beccfe2d
Original commit hash: 00aec18fb638c539514050bb4e148e9911c63def

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerRasPkg/Driver/Smm/WheaErrorInj/ErrorInj.c
ServerRasPkg/Include/Protocol/RasPolicy.h
ServerRasPkg/PolicySample/PolicySample.c
ServerSiliconPkg/Include/Cpu/Msr/Gnr/MiscGenerationMsr.h

================================================================================ 
Commit: c76273449ae601771f39d9d38a39a9ac9fba8fb8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:50 2024 -0700 
-------------------------------------------------------------------------------- 
Merge CPU and PCH crashlog data to a single BERT table

[Feature Description]
1)Added new changes to merge CPU and PCH crashlog data to a single BERT table.
2)Removed changes to create seperate BERT table for PCH crashlog.
3)Default Knob value of "PchCrashLogClear" changed to Enable.

Package/Module:
ServerRasPkg/Driver/Smm/CrashLogSmm

[Impacted Platform]
GNR-WS.

Hsd-es-id:16024906974

Original commit date: Sun Jul 28 17:34:57 2024 +0530
Change-Id: I779ea6eeb622887c41b7c39ca4c18cbd04543ec9
Original commit hash: fac61350e7fce7ec36731493073cf5a087af6431

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Features/CrashLog/CrashLogDxe/BertTable.c
GnrwsRpPkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.c
GnrwsRpPkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.h
GnrwsRpPkg/Features/CrashLog/CrashLogDxe/CrashLogDxe.inf
GnrwsRpPkg/Features/CrashLog/CrashLogPei/CrashLogPei.inf
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/PlatformPkg.dec
GnrwsRpPkg/PlatformPkg.fdf
ServerRasPkg/Driver/Smm/CrashLogSmm/CrashLogSmm.c
ServerRasPkg/Driver/Smm/CrashLogSmm/CrashLogSmm.h
ServerRasPkg/Driver/Smm/CrashLogSmm/CrashLogSmm.inf
ServerRasPkg/RasPkg.dec

================================================================================ 
Commit: 60426856ed4d87f4472d47e6d7d933cb5b44407b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:47 2024 -0700 
-------------------------------------------------------------------------------- 
[GRR] Skipping MiscVendor RCD Gen3 WA for low CaV/DcaDfeV margins for UDIMM and SoDIMM

[Feature Description]
Skipping RCD errata for UDIMM and SoDIMM config.

Package/Module:

[Impacted Platform]
Gen3- GRR

Hsd-es-id: 16025055119

Original commit date: Wed Aug 7 13:45:48 2024 +0530
Change-Id: Ia93e0d9bdc387411477e9ce5d56dec2fbdf4c54d
Original commit hash: 8f99706cd7996c1ebc0eef745e074a58b1e528c4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: 23efbf2cd9b20876e8045b671423865dcf87ba86 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:44 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14023118632

Original commit date: Fri Aug 9 01:37:34 2024 -0700
Change-Id: Ioufmh3pxhkzjczm4w1xn4zhef6sd5whrhxideua9
Original commit hash: 6dfb9c788d057bb98cb66113024f629ad84b5f11

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: c025d04c3c529366b0c8b3e0ba7521ffc03735cc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.05,
LOGANVL.0.RPB.0030.D.89,
KSYVLLE.1.RPB.0025.D.18,
GNRSPWS.0.RPB.0029.D.21,
Server-RC-0x02.0x00.0x01.0228

Hsd-es-id: N/A"
Original commit date: Fri Aug 9 02:24:07 2024 -0700
Original commit hash: e26600cf58ce134464ba2ec25cae559f33415a03

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 094e8010894ee8f6b92f80101667ccc1a975a035 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:38 2024 -0700 
-------------------------------------------------------------------------------- 
HSTI BRWA test is incorrect

[Issue Description]
HSTI is using incorrect value for BRWA verification

[Resolution]
Restrict HSTI allowed BRWA bits to only BIT9 and BIT12

Package/Module: ServerPlatformPkg/HstiIhvProviderDxe

[Impacted Platform]
ALL

Hsd-es-id: 15016519316
Original commit date: Mon Jul 22 13:25:40 2024 -0700
Change-Id: I2cd5fd8c671e325e34a4847f08804b76d1c0b19b
Original commit hash: 608e23b86c81a458093a497779c8fa4d53caf339

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/Hsti/HstiIhvProviderDxe/BHS/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 76862b9ae4cb3e6ca3a1376349d66a270a31659c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:36 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-AP] SAF & SBFT have to be disable in BIOS HII when Degrade All2All is enable

[Feature Description]
When CXL Hetero Mode is enable (Degrade All2All configuration) and SAF and SBFT
cannot co-operate.

[Resolution]
Disable SAF and SBFT in BIOS HII.

Package/Module:SgxPreMemInit.c

[Impacted Platform]
GNR-AP

Hsd-es-id: 18039522546

Original commit date: Tue Aug 6 17:03:53 2024 +0200
Change-Id: I97889589db2031e60a24f4c256ee81b7fd0ba5aa
Original commit hash: f596d752d56ae734cc69b05e55336f51b443d12b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SgxPreMemInit.c

================================================================================ 
Commit: b45f86e6c657e0919135a2396ece65ced8595540 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Fri Sep 20 19:27:33 2024 -0700 
-------------------------------------------------------------------------------- 
[MSWS/EXWS][GNR][OC] Legacy VccDDRD Voltage Override (OCMB 0x10/0x11)

[Feature Description]
Enables VccDDRD Override
Refine OCMB 0x10/0x11 code flow and data structure

[Impacted Platform]
GNRWS

Hsd-es-id: 14023017455

Original commit date: Wed Jul 31 09:39:23 2024 +0800
Change-Id: I1febfda47dfe24765526317139f569eae62839b8
Original commit hash: 22a16438c38c6875f1507f25843c8cf2770806a4

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Overclocking/OcInit.c
ServerSiliconPkg/Overclocking/OcInitPostMem.c
ServerSiliconPkg/Overclocking/OcSupport.c
ServerSiliconPkg/Overclocking/OcSupport.h
