#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Jun 20 12:48:18 2016
# Process ID: 9096
# Current directory: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1
# Command line: vivado.exe -log top_design_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source top_design_wrapper.tcl -notrace
# Log file: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/top_design_wrapper.vdi
# Journal file: D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/top_design_processing_system7_0_0.xdc] for cell 'top_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_processing_system7_0_0/top_design_processing_system7_0_0.xdc] for cell 'top_design_i/processing_system7_0/inst'
Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/top_design_rst_processing_system7_0_100M_1_board.xdc] for cell 'top_design_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/top_design_rst_processing_system7_0_100M_1_board.xdc] for cell 'top_design_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/top_design_rst_processing_system7_0_100M_1.xdc] for cell 'top_design_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/sources_1/bd/top_design/ip/top_design_rst_processing_system7_0_100M_1/top_design_rst_processing_system7_0_100M_1.xdc] for cell 'top_design_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/constrs_1/imports/constrs_1/ZYBO_Master.xdc]
Finished Parsing XDC File [D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.srcs/constrs_1/imports/constrs_1/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 473.602 ; gain = 267.477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 476.879 ; gain = 3.277
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c6622321

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aef0bfd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 907.121 ; gain = 0.008

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 13 cells.
Phase 2 Constant Propagation | Checksum: 1286f2839

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 907.121 ; gain = 0.008

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1180 unconnected nets.
INFO: [Opt 31-11] Eliminated 304 unconnected cells.
Phase 3 Sweep | Checksum: 210c22c3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 907.121 ; gain = 0.008

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 907.121 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 210c22c3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 907.121 ; gain = 0.008

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 12a903d45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 969.789 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12a903d45

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.789 ; gain = 62.668
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 969.789 ; gain = 496.188
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 969.789 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/top_design_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 969.789 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 89584383

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 969.789 ; gain = 0.000
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 89584383

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 89584383

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: b7017698

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 969.789 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1376754e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 119f2e2df

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 969.789 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 129f9aa2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 969.789 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 129f9aa2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 129f9aa2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 969.789 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 129f9aa2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10309e099

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10309e099

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ab583e8a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14a5b6332

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 14a5b6332

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14e199506

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14e199506

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 6ee4c604

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 902e930c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 902e930c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 902e930c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 969.789 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 902e930c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 877b6a0e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.846. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 11db7bc6b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 969.789 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11db7bc6b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 11db7bc6b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 11db7bc6b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 11db7bc6b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 969.789 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 677460c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 969.789 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 677460c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 969.789 ; gain = 0.000
Ending Placer Task | Checksum: 2ee8833a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 969.789 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 969.789 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.549 . Memory (MB): peak = 969.789 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 969.789 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 969.789 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 969.789 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 270fb494 ConstDB: 0 ShapeSum: 7d8cea6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ac338564

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.461 ; gain = 41.672

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ac338564

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1011.461 ; gain = 41.672

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ac338564

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.461 ; gain = 41.672

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ac338564

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.461 ; gain = 41.672
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12cf26526

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.953 ; gain = 43.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.827  | TNS=0.000  | WHS=-0.241 | THS=-31.721|

Phase 2 Router Initialization | Checksum: 1d5e752aa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13da26c2e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 484
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13963d0b2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.331  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1604c83a2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1f00fe46b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.331  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2249c5406

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426
Phase 4 Rip-up And Reroute | Checksum: 2249c5406

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d979f81e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.345  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d979f81e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d979f81e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426
Phase 5 Delay and Skew Optimization | Checksum: 1d979f81e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1918ef209

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.345  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1679ccb26

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426
Phase 6 Post Hold Fix | Checksum: 1679ccb26

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.72874 %
  Global Horizontal Routing Utilization  = 2.41659 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16d6b1056

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d6b1056

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11d45a526

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.215 ; gain = 59.426

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.345  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11d45a526

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.215 ; gain = 59.426
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1029.215 ; gain = 59.426

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.215 ; gain = 59.426
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.709 . Memory (MB): peak = 1029.215 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/flyback_controller/flyback_controller_v01/flyback_controller_v01.runs/impl_1/top_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-5) enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-5) enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - top_design_i/Dig_compensator_0/U0/Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0/Dig_compensator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings, 10 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1370.617 ; gain = 340.523
INFO: [Common 17-206] Exiting Vivado at Mon Jun 20 12:49:53 2016...
