  **** HLS Build v2025.1.1 6214317
Sourcing Tcl script '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/script.tcl'
INFO: [HLS 200-1510] Running: open_component project_1 
INFO: [HLS 200-10] Creating and opening component '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.43 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.71 seconds; current allocated memory: 690.164 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.42 seconds. CPU system time: 1.11 seconds. Elapsed time: 6.72 seconds; current allocated memory: 692.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,953 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 42,745 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 21,490 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 20,187 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,781 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 99,595 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,456 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,459 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,462 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,474 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,472 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,468 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,468 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,468 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,472 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,540 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_272_11' is marked as complete unroll implied by the pipeline pragma (top.cpp:272:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_245_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:245:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_8' is marked as complete unroll implied by the pipeline pragma (top.cpp:256:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_268_9' (top.cpp:268:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_272_11' (top.cpp:272:21) in function 'top_kernel' completely with a factor of 32 (top.cpp:200:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_238_4' (top.cpp:238:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_245_6' (top.cpp:245:20) in function 'top_kernel' completely with a factor of 32 (top.cpp:200:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_8' (top.cpp:256:20) in function 'top_kernel' completely with a factor of 32 (top.cpp:200:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:208:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:206:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp': Cyclic partitioning with factor 32 on dimension 2. (top.cpp:207:0)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 32 on dimension 1. (top.cpp:211:12)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_229_2'(top.cpp:229:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:229:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_281_12'(top.cpp:281:24) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:281:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.04 seconds. CPU system time: 1.4 seconds. Elapsed time: 29.91 seconds; current allocated memory: 702.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 702.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 738.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 742.016 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.51 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.67 seconds; current allocated memory: 825.316 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_229_2'(top.cpp:229:23) and 'VITIS_LOOP_231_3'(top.cpp:231:20) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_281_12'(top.cpp:281:24) and 'VITIS_LOOP_283_13'(top.cpp:283:21) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_229_2' (top.cpp:229:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_281_12' (top.cpp:281:24) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.13 seconds. CPU system time: 0.14 seconds. Elapsed time: 9.34 seconds; current allocated memory: 962.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_223_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.07 seconds; current allocated memory: 973.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 973.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_229_2_VITIS_LOOP_231_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_229_2_VITIS_LOOP_231_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 979.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 979.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_243_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_5'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_5' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_55', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_5' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_55', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_5' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_55', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_5' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_55', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_5' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_127', top.cpp:247) and 'add' operation 24 bit ('add_ln247_8', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_243_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 983.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 983.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_254_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_254_7' (loop 'VITIS_LOOP_254_7'): Unable to schedule 'store' operation 0 bit ('col_sums_addr_write_ln262', top.cpp:262) of variable 'add_ln262', top.cpp:262 on array 'col_sums' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'col_sums'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 45, loop 'VITIS_LOOP_254_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 993.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 993.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_243_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_5'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_51' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_119', top.cpp:247) and 'add' operation 24 bit ('add_ln247_64', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_51' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_119', top.cpp:247) and 'add' operation 24 bit ('add_ln247_64', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_51' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_119', top.cpp:247) and 'add' operation 24 bit ('add_ln247_64', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_51' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_119', top.cpp:247) and 'add' operation 24 bit ('add_ln247_64', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_51' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247', top.cpp:247) and 'add' operation 24 bit ('add_ln247_72', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_243_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1001.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1001.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_254_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_254_72' (loop 'VITIS_LOOP_254_7'): Unable to schedule 'store' operation 0 bit ('col_sums_addr_write_ln262', top.cpp:262) of variable 'add_ln262_4', top.cpp:262 on array 'col_sums' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'col_sums'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 45, loop 'VITIS_LOOP_254_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1011.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1012.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_243_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_5'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_53' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_118', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_53' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_118', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_53' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_118', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_53' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_118', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_53' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_126', top.cpp:247) and 'add' operation 24 bit ('add_ln247_71', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_243_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1020.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1020.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_254_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_254_74' (loop 'VITIS_LOOP_254_7'): Unable to schedule 'store' operation 0 bit ('col_sums_addr_write_ln262', top.cpp:262) of variable 'add_ln262_10', top.cpp:262 on array 'col_sums' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'col_sums'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 45, loop 'VITIS_LOOP_254_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_243_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_5'.
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_55' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_55', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_55' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_55', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_55' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_55', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_55' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_55', top.cpp:247) and 'add' operation 24 bit ('add_ln247', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_243_55' (loop 'VITIS_LOOP_243_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'select' operation 24 bit ('select_ln247_63', top.cpp:247) and 'add' operation 24 bit ('add_ln247_8', top.cpp:247).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_243_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_254_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_7'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_254_76' (loop 'VITIS_LOOP_254_7'): Unable to schedule 'store' operation 0 bit ('col_sums_addr_write_ln262', top.cpp:262) of variable 'add_ln262', top.cpp:262 on array 'col_sums' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'col_sums'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 45, loop 'VITIS_LOOP_254_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_270_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_270_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_270_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_270_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_270_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_270_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_270_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_270_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_270_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_12_VITIS_LOOP_283_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_281_12_VITIS_LOOP_283_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.083 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3' pipeline 'VITIS_LOOP_229_2_VITIS_LOOP_231_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_243_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_243_5' pipeline 'VITIS_LOOP_243_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_243_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_254_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_254_7' pipeline 'VITIS_LOOP_254_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_254_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 1 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_243_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_243_51' pipeline 'VITIS_LOOP_243_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_243_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_254_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_254_72' pipeline 'VITIS_LOOP_254_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_254_72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_243_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_243_53' pipeline 'VITIS_LOOP_243_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_243_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_254_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_254_74' pipeline 'VITIS_LOOP_254_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_254_74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_243_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_243_55' pipeline 'VITIS_LOOP_243_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_243_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.51 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_254_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_254_76' pipeline 'VITIS_LOOP_254_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_254_76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_270_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_270_10' pipeline 'VITIS_LOOP_270_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_17s_24s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_270_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_270_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_270_107' pipeline 'VITIS_LOOP_270_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_17s_24s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_270_107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_270_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_270_108' pipeline 'VITIS_LOOP_270_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_17s_24s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_270_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_270_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_270_109' pipeline 'VITIS_LOOP_270_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_17s_24s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_270_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13' pipeline 'VITIS_LOOP_281_12_VITIS_LOOP_283_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_31_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_30_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_19_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_5_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_4_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_3_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_2_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_1_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_s_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_29_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_28_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_27_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_26_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_25_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_24_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_23_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_22_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_21_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_20_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_18_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_17_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_16_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_15_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_14_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_13_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_12_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_0_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_31_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_30_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_19_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_5_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_4_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_3_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_2_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_1_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_s_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_29_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_28_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_27_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_26_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_25_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_24_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_23_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_22_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_21_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_20_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E10iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_18_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E11iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_17_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E12iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_16_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E13i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_15_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E14jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_14_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E15jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_13_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E16jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_12_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E17jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E18jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E19j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_1_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_31_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_30_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_19_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_5_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_4_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_3_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_2_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_1_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_s_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_29_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_28_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_27_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_26_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_25_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_24_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_23_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_22_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_21_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_20_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_18_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_17_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_16_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_15_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_14_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_13_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_12_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_2_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_31_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_30_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_19_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_5_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_4_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_3_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_2_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_1_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_s_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_29_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_28_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_27_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_26_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_25_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_24_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_23_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_22_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_21_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_20_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_18_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_17_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_16_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_15_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_14_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_13_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_12_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1A_3_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_s_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_1_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_2_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_3_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_4_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_5_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_12_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_13_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_14_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_15_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_16_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_17_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_18_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_19_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_20_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3tmp_21_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_31_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_30_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_19_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_5_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_4_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_3_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_2_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_1_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_s_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_29_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_28_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_27_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_26_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_25_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_24_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_23_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_22_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_21_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_20_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_18_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_17_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_16_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_15_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_14_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_13_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_12_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_0_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_31_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_30_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_19_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_5_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_4_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_3_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_2_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1deE' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1deE' is changed to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1deE_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_1_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_s_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_29_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_28_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_27_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_26_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_25_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_24_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_23_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_22_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1doG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_21_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_20_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_18_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1drG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_17_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_16_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_15_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_14_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_13_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_12_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_1_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_31_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_30_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_19_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_5_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_4_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_3_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_2_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_1_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_s_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_29_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_28_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_27_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_26_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_25_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_24_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_23_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_22_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_21_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_20_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_18_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_17_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_16_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1dZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_15_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_14_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_13_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_12_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_2_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_31_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1d9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_30_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_19_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_8_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_5_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1edO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_4_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_3_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1efO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_2_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1egO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_1_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_s_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_29_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_28_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_27_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_26_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_25_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_24_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_23_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_22_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_21_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_20_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_18_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_17_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_16_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_15_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_14_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_13_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_12_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1ezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_11_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_10_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_9_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_7_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1C_3_6_RAM_AUTO_1R1W' to 'p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1eES' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cfu' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_col_sums_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_col_sums_16_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.25 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.15 seconds; current allocated memory: 1.550 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.63 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.04 seconds; current allocated memory: 1.645 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:01; Allocated memory: 1010.848 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang++"
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
TEST PASSED!!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/2025.1.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj top_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./top_kernel_subsystem -s top_kernel 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_223_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_223_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_51.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_51
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_72
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_53.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_53
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_74.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_74
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_55.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_55
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_76.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_76
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_107.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_107
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_108
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_109.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_109
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_1_divider
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_mul_17s_24s_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_17s_24s_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_65_5_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_65_5_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_9_2_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_9_2_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_col_sums_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_col_sums_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_col_sums_16_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_col_sums_16_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_load
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_read
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_C_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_store
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_write
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_subsystem/top_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.top_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_kernel_p_ZZ10top_kernelPA64_...
Compiling module xil_defaultlib.top_kernel_p_ZZ10top_kernelPA64_...
Compiling module xil_defaultlib.top_kernel_col_sums_RAM_AUTO_1R1...
Compiling module xil_defaultlib.top_kernel_col_sums_16_RAM_AUTO_...
Compiling module xil_defaultlib.top_kernel_flow_control_loop_pip...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sdiv_38ns_24s_38_42_1...
Compiling module xil_defaultlib.top_kernel_sdiv_38ns_24s_38_42_1...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_mul_17s_24s_41_1_1(NU...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sparsemux_65_5_24_1_1...
Compiling module xil_defaultlib.top_kernel_sparsemux_9_2_24_1_1(...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_control_s_axi
Compiling module xil_defaultlib.top_kernel_A_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_A_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.top_kernel_A_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.top_kernel_A_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_burst_sequent...
Compiling module xil_defaultlib.top_kernel_A_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_A_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.top_kernel_A_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_store(CONSERV...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_burst_sequent...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_throttle(CONS...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_write(CONSERV...
Compiling module xil_defaultlib.top_kernel_C_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.top_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=37)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_kernel

****** xsim v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 21:09:17 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top_kernel/xsim_script.tcl
# xsim {top_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=top_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {top_kernel.tcl}
Time resolution is 1 ps
source top_kernel.tcl
## run all
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 top_kernel_test_lib               -     @369             
  top_env                    top_kernel_env                    -     @380             
    axi_lite_control         uvm_env                           -     @465             
      item_rtr_port          uvm_analysis_port                 -     @484             
      item_wtr_port          uvm_analysis_port                 -     @474             
      master                 uvm_agent                         -     @897             
        ardrv                uvm_driver #(REQ,RSP)             -     @1572            
          item_read_imp      uvm_analysis_port                 -     @1601            
          rsp_port           uvm_analysis_port                 -     @1591            
          seq_item_port      uvm_seq_item_pull_port            -     @1581            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1611            
          rsp_export         uvm_analysis_export               -     @1620            
          seq_item_export    uvm_seq_item_pull_imp             -     @1738            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1044            
          item_read_imp      uvm_analysis_port                 -     @1073            
          rsp_port           uvm_analysis_port                 -     @1063            
          seq_item_port      uvm_seq_item_pull_port            -     @1053            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1083            
          rsp_export         uvm_analysis_export               -     @1092            
          seq_item_export    uvm_seq_item_pull_imp             -     @1210            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1396            
          item_read_imp      uvm_analysis_port                 -     @1425            
          rsp_port           uvm_analysis_port                 -     @1415            
          seq_item_port      uvm_seq_item_pull_port            -     @1405            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1435            
          rsp_export         uvm_analysis_export               -     @1444            
          seq_item_export    uvm_seq_item_pull_imp             -     @1562            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1748            
          item_read_imp      uvm_analysis_port                 -     @1777            
          rsp_port           uvm_analysis_port                 -     @1767            
          seq_item_port      uvm_seq_item_pull_port            -     @1757            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1787            
          rsp_export         uvm_analysis_export               -     @1796            
          seq_item_export    uvm_seq_item_pull_imp             -     @1914            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1220            
          item_read_imp      uvm_analysis_port                 -     @1249            
          rsp_port           uvm_analysis_port                 -     @1239            
          seq_item_port      uvm_seq_item_pull_port            -     @1229            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1259            
          rsp_export         uvm_analysis_export               -     @1268            
          seq_item_export    uvm_seq_item_pull_imp             -     @1386            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @719             
        item_ar2r_port       uvm_analysis_port                 -     @788             
        item_ar_port         uvm_analysis_port                 -     @758             
        item_aw2b_port       uvm_analysis_port                 -     @778             
        item_aw_port         uvm_analysis_port                 -     @728             
        item_b_port          uvm_analysis_port                 -     @748             
        item_r_port          uvm_analysis_port                 -     @768             
        item_w_port          uvm_analysis_port                 -     @738             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @798             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @867             
        ar_imp               uvm_analysis_imp_ar               -     @837             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @857             
        aw_imp               uvm_analysis_imp_aw               -     @807             
        b_imp                uvm_analysis_imp_b                -     @827             
        item_rtr_port        uvm_analysis_port                 -     @887             
        item_wtr_port        uvm_analysis_port                 -     @877             
        r_imp                uvm_analysis_imp_r                -     @847             
        w_imp                uvm_analysis_imp_w                -     @817             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @906             
        rsp_export           uvm_analysis_export               -     @915             
        seq_item_export      uvm_seq_item_pull_imp             -     @1033            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_A             uvm_env                           -     @403             
      item_rtr_port          uvm_analysis_port                 -     @422             
      item_wtr_port          uvm_analysis_port                 -     @412             
      monitor                uvm_monitor                       -     @1997            
        item_ar2r_port       uvm_analysis_port                 -     @2066            
        item_ar_port         uvm_analysis_port                 -     @2036            
        item_aw2b_port       uvm_analysis_port                 -     @2056            
        item_aw_port         uvm_analysis_port                 -     @2006            
        item_b_port          uvm_analysis_port                 -     @2026            
        item_r_port          uvm_analysis_port                 -     @2046            
        item_w_port          uvm_analysis_port                 -     @2016            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2175            
        ardrv                uvm_driver #(REQ,RSP)             -     @2852            
          item_read_imp      uvm_analysis_port                 -     @2881            
          rsp_port           uvm_analysis_port                 -     @2871            
          seq_item_port      uvm_seq_item_pull_port            -     @2861            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2891            
          rsp_export         uvm_analysis_export               -     @2900            
          seq_item_export    uvm_seq_item_pull_imp             -     @3018            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2324            
          item_read_imp      uvm_analysis_port                 -     @2353            
          rsp_port           uvm_analysis_port                 -     @2343            
          seq_item_port      uvm_seq_item_pull_port            -     @2333            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2363            
          rsp_export         uvm_analysis_export               -     @2372            
          seq_item_export    uvm_seq_item_pull_imp             -     @2490            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2676            
          item_read_imp      uvm_analysis_port                 -     @2705            
          rsp_port           uvm_analysis_port                 -     @2695            
          seq_item_port      uvm_seq_item_pull_port            -     @2685            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2715            
          rsp_export         uvm_analysis_export               -     @2724            
          seq_item_export    uvm_seq_item_pull_imp             -     @2842            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3028            
          item_read_imp      uvm_analysis_port                 -     @3057            
          rsp_port           uvm_analysis_port                 -     @3047            
          seq_item_port      uvm_seq_item_pull_port            -     @3037            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3067            
          rsp_export         uvm_analysis_export               -     @3076            
          seq_item_export    uvm_seq_item_pull_imp             -     @3194            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2500            
          item_read_imp      uvm_analysis_port                 -     @2529            
          rsp_port           uvm_analysis_port                 -     @2519            
          seq_item_port      uvm_seq_item_pull_port            -     @2509            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2539            
          rsp_export         uvm_analysis_export               -     @2548            
          seq_item_export    uvm_seq_item_pull_imp             -     @2666            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2076            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2145            
        ar_imp               uvm_analysis_imp_ar               -     @2115            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2135            
        aw_imp               uvm_analysis_imp_aw               -     @2085            
        b_imp                uvm_analysis_imp_b                -     @2105            
        item_rtr_port        uvm_analysis_port                 -     @2165            
        item_wtr_port        uvm_analysis_port                 -     @2155            
        r_imp                uvm_analysis_imp_r                -     @2125            
        w_imp                uvm_analysis_imp_w                -     @2095            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2184            
        rsp_export           uvm_analysis_export               -     @2193            
        seq_item_export      uvm_seq_item_pull_imp             -     @2311            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_C             uvm_env                           -     @434             
      item_rtr_port          uvm_analysis_port                 -     @453             
      item_wtr_port          uvm_analysis_port                 -     @443             
      monitor                uvm_monitor                       -     @3275            
        item_ar2r_port       uvm_analysis_port                 -     @3344            
        item_ar_port         uvm_analysis_port                 -     @3314            
        item_aw2b_port       uvm_analysis_port                 -     @3334            
        item_aw_port         uvm_analysis_port                 -     @3284            
        item_b_port          uvm_analysis_port                 -     @3304            
        item_r_port          uvm_analysis_port                 -     @3324            
        item_w_port          uvm_analysis_port                 -     @3294            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3453            
        ardrv                uvm_driver #(REQ,RSP)             -     @4130            
          item_read_imp      uvm_analysis_port                 -     @4159            
          rsp_port           uvm_analysis_port                 -     @4149            
          seq_item_port      uvm_seq_item_pull_port            -     @4139            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4169            
          rsp_export         uvm_analysis_export               -     @4178            
          seq_item_export    uvm_seq_item_pull_imp             -     @4296            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3602            
          item_read_imp      uvm_analysis_port                 -     @3631            
          rsp_port           uvm_analysis_port                 -     @3621            
          seq_item_port      uvm_seq_item_pull_port            -     @3611            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3641            
          rsp_export         uvm_analysis_export               -     @3650            
          seq_item_export    uvm_seq_item_pull_imp             -     @3768            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @3954            
          item_read_imp      uvm_analysis_port                 -     @3983            
          rsp_port           uvm_analysis_port                 -     @3973            
          seq_item_port      uvm_seq_item_pull_port            -     @3963            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @3993            
          rsp_export         uvm_analysis_export               -     @4002            
          seq_item_export    uvm_seq_item_pull_imp             -     @4120            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4306            
          item_read_imp      uvm_analysis_port                 -     @4335            
          rsp_port           uvm_analysis_port                 -     @4325            
          seq_item_port      uvm_seq_item_pull_port            -     @4315            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4345            
          rsp_export         uvm_analysis_export               -     @4354            
          seq_item_export    uvm_seq_item_pull_imp             -     @4472            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3778            
          item_read_imp      uvm_analysis_port                 -     @3807            
          rsp_port           uvm_analysis_port                 -     @3797            
          seq_item_port      uvm_seq_item_pull_port            -     @3787            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3817            
          rsp_export         uvm_analysis_export               -     @3826            
          seq_item_export    uvm_seq_item_pull_imp             -     @3944            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3354            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3423            
        ar_imp               uvm_analysis_imp_ar               -     @3393            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3413            
        aw_imp               uvm_analysis_imp_aw               -     @3363            
        b_imp                uvm_analysis_imp_b                -     @3383            
        item_rtr_port        uvm_analysis_port                 -     @3443            
        item_wtr_port        uvm_analysis_port                 -     @3433            
        r_imp                uvm_analysis_imp_r                -     @3403            
        w_imp                uvm_analysis_imp_w                -     @3373            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3462            
        rsp_export           uvm_analysis_export               -     @3471            
        seq_item_export      uvm_seq_item_pull_imp             -     @3589            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     top_kernel_reference_model        -     @494             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               top_kernel_subsystem_monitor      -     @507             
      A_rtr_imp              uvm_analysis_imp_axi_rtr_A        -     @526             
      A_wtr_imp              uvm_analysis_imp_axi_wtr_A        -     @516             
      C_rtr_imp              uvm_analysis_imp_axi_rtr_C        -     @546             
      C_wtr_imp              uvm_analysis_imp_axi_wtr_C        -     @536             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @566             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @556             
      scbd                   top_kernel_scoreboard             -     @4554            
        refm                 top_kernel_reference_model        -     @494             
          trans_num_idx      integral                          32    'h0              
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
      rsp_export             uvm_analysis_export               -     @585             
      seq_item_export        uvm_seq_item_pull_imp             -     @703             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    refm                     top_kernel_reference_model        -     @494             
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
    top_kernel_cfg           top_kernel_config                 -     @394             
      A_cfg                  axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      C_cfg                  axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "476275000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 476345 ns : File "/tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:28 . Memory (MB): peak = 1606.934 ; gain = 0.000 ; free physical = 49854 ; free virtual = 99473
## quit
INFO: xsimkernel Simulation Memory Usage: 1062932 KB (Peak: 1062932 KB), Simulation CPU Usage: 29150 ms
INFO: [Common 17-206] Exiting xsim at Sat Feb  7 21:09:50 2026...
INFO: [COSIM 212-316] Starting C post checking ...
TEST PASSED!!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:05; Allocated memory: 16.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 21:10:06 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls_data.json outdir=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip srcdir=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/misc
INFO: Copied 30 verilog file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/verilog
INFO: Copied 28 vhdl file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/drivers
INFO: Import ports from HDL: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/vhdl/top_kernel.vhd (top_kernel)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
INFO: Add axi4full interface m_axi_A
INFO: Add axi4full interface m_axi_C
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/component.xml
INFO: Created IP archive /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/xilinx_com_hls_top_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Feb  7 21:10:24 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 21:10:48 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module top_kernel
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:top_kernel:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 0
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "top_kernel"
# dict set report_options funcmodules {top_kernel_top_kernel_Pipeline_VITIS_LOOP_223_1 top_kernel_top_kernel_Pipeline_VITIS_LOOP_229_2_VITIS_LOOP_231_3 top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_5 top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_7 top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_51 top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_72 top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_53 top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_74 top_kernel_top_kernel_Pipeline_VITIS_LOOP_243_55 top_kernel_top_kernel_Pipeline_VITIS_LOOP_254_76 top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_10 top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_107 top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_108 top_kernel_top_kernel_Pipeline_VITIS_LOOP_270_109 top_kernel_top_kernel_Pipeline_VITIS_LOOP_281_12_VITIS_LOOP_283_13}
# dict set report_options bindmodules {top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_mul_17s_24s_41_1_1 top_kernel_sparsemux_65_5_24_1_1 top_kernel_sparsemux_9_2_24_1_1 top_kernel_p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E1bkb top_kernel_p_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E3cfu top_kernel_col_sums_RAM_AUTO_1R1W top_kernel_col_sums_16_RAM_AUTO_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_A/Reg' is being assigned into address space '/hls_inst/Data_m_axi_A' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_C/Reg' is being assigned into address space '/hls_inst/Data_m_axi_C' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2052.730 ; gain = 40.020 ; free physical = 51394 ; free virtual = 101521
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2026-02-07 21:11:13 EST
# if { $has_subcore } { report_ip_status }
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Feb  7 21:11:13 2026] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Feb  7 21:11:13 2026] Launched synth_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/synth_1/runme.log
[Sat Feb  7 21:11:13 2026] Waiting for synth_1 to finish...
