v++ -c -k  xilLz4DecompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilLz4DecompressMM.cpp -o xilLz4DecompressMM.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/report/xilLz4DecompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/log/xilLz4DecompressMM
Running Dispatch Server on port:37743
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/xilLz4DecompressMM.xo.compile_summary, at Mon Jan  9 05:27:49 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:27:49 2023
Running Rule Check Server on port:45291
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/report/xilLz4DecompressMM/v++_compile_xilLz4DecompressMM_guidance.html', at Mon Jan  9 05:27:51 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilLz4DecompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilLz4DecompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/xilLz4DecompressMM/xilLz4DecompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple_VITIS_LOOP_611_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple_VITIS_LOOP_611_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_370_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_370_2'
INFO: [v++ 204-61] Pipelining loop 'lz4_decompressr'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_decompressr'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_648_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_648_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 216.65 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/report/xilLz4DecompressMM/system_estimate_xilLz4DecompressMM.xtxt
INFO: [v++ 60-586] Created xilLz4DecompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/xilLz4DecompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 13s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilLz4DecompressMM.xo -o lz4_decompress.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/logs/link
Running Dispatch Server on port:37033
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/lz4_decompress.xclbin.link_summary, at Mon Jan  9 05:31:07 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:31:07 2023
Running Rule Check Server on port:46261
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/reports/link/v++_link_lz4_decompress_guidance.html', at Mon Jan  9 05:31:10 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [05:31:21] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/xilLz4DecompressMM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:31:25 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/xilLz4DecompressMM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [05:31:26] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilLz4DecompressMM_1_0,xilLz4DecompressMM -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [05:31:41] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 94898 ; free virtual = 203820
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [05:31:41] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilLz4DecompressMM:8:xilLz4DecompressMM_1.xilLz4DecompressMM_2.xilLz4DecompressMM_3.xilLz4DecompressMM_4.xilLz4DecompressMM_5.xilLz4DecompressMM_6.xilLz4DecompressMM_7.xilLz4DecompressMM_8 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilLz4DecompressMM, num: 8  {xilLz4DecompressMM_1 xilLz4DecompressMM_2 xilLz4DecompressMM_3 xilLz4DecompressMM_4 xilLz4DecompressMM_5 xilLz4DecompressMM_6 xilLz4DecompressMM_7 xilLz4DecompressMM_8}
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.dec_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_2.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_2.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_2.dec_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_2.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_3.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_3.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_3.dec_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_3.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_4.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_4.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_4.dec_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_4.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_5.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_5.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_5.dec_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_5.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_6.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_6.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_6.dec_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_6.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_7.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_7.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_7.dec_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_7.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_8.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_8.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_8.dec_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_8.in_compress_size to HBM[0]
INFO: [SYSTEM_LINK 82-37] [05:31:52] cfgen finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 94819 ; free virtual = 203891
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [05:31:52] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [05:31:59] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 94043 ; free virtual = 203018
INFO: [v++ 60-1441] [05:31:59] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 94085 ; free virtual = 203055
INFO: [v++ 60-1443] [05:31:59] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/run_link
INFO: [v++ 60-1441] [05:32:09] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 93663 ; free virtual = 202780
INFO: [v++ 60-1443] [05:32:09] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/run_link
INFO: [v++ 60-1441] [05:32:12] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 94857 ; free virtual = 203729
INFO: [v++ 60-1443] [05:32:12] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilLz4DecompressMM_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[05:32:58] Run vpl: Step create_project: Started
Creating Vivado project.
[05:33:02] Run vpl: Step create_project: Completed
[05:33:02] Run vpl: Step create_bd: Started
[05:34:18] Run vpl: Step create_bd: RUNNING...
[05:35:29] Run vpl: Step create_bd: Completed
[05:35:29] Run vpl: Step update_bd: Started
[05:35:31] Run vpl: Step update_bd: Completed
[05:35:31] Run vpl: Step generate_target: Started
[05:36:46] Run vpl: Step generate_target: RUNNING...
[05:38:02] Run vpl: Step generate_target: RUNNING...
[05:38:52] Run vpl: Step generate_target: Completed
[05:38:52] Run vpl: Step config_hw_runs: Started
[05:39:01] Run vpl: Step config_hw_runs: Completed
[05:39:01] Run vpl: Step synth: Started
[05:39:31] Block-level synthesis in progress, 0 of 24 jobs complete, 3 jobs running.
[05:40:01] Block-level synthesis in progress, 0 of 24 jobs complete, 8 jobs running.
[05:40:32] Block-level synthesis in progress, 0 of 24 jobs complete, 8 jobs running.
[05:41:02] Block-level synthesis in progress, 0 of 24 jobs complete, 8 jobs running.
[05:41:32] Block-level synthesis in progress, 1 of 24 jobs complete, 7 jobs running.
[05:42:03] Block-level synthesis in progress, 2 of 24 jobs complete, 7 jobs running.
[05:42:33] Block-level synthesis in progress, 3 of 24 jobs complete, 7 jobs running.
[05:43:03] Block-level synthesis in progress, 4 of 24 jobs complete, 7 jobs running.
[05:43:34] Block-level synthesis in progress, 5 of 24 jobs complete, 7 jobs running.
[05:44:04] Block-level synthesis in progress, 6 of 24 jobs complete, 7 jobs running.
[05:44:35] Block-level synthesis in progress, 9 of 24 jobs complete, 5 jobs running.
[05:45:05] Block-level synthesis in progress, 10 of 24 jobs complete, 6 jobs running.
[05:45:35] Block-level synthesis in progress, 10 of 24 jobs complete, 6 jobs running.
[05:46:06] Block-level synthesis in progress, 10 of 24 jobs complete, 6 jobs running.
[05:46:37] Block-level synthesis in progress, 10 of 24 jobs complete, 6 jobs running.
[05:47:07] Block-level synthesis in progress, 11 of 24 jobs complete, 5 jobs running.
[05:47:37] Block-level synthesis in progress, 11 of 24 jobs complete, 5 jobs running.
[05:48:08] Block-level synthesis in progress, 12 of 24 jobs complete, 4 jobs running.
[05:48:38] Block-level synthesis in progress, 13 of 24 jobs complete, 3 jobs running.
[05:49:09] Block-level synthesis in progress, 13 of 24 jobs complete, 3 jobs running.
[05:49:39] Block-level synthesis in progress, 14 of 24 jobs complete, 2 jobs running.
[05:50:10] Block-level synthesis in progress, 14 of 24 jobs complete, 2 jobs running.
[05:50:40] Block-level synthesis in progress, 15 of 24 jobs complete, 1 job running.
[05:51:11] Block-level synthesis in progress, 15 of 24 jobs complete, 2 jobs running.
[05:51:42] Block-level synthesis in progress, 15 of 24 jobs complete, 2 jobs running.
[05:52:12] Block-level synthesis in progress, 15 of 24 jobs complete, 2 jobs running.
[05:52:42] Block-level synthesis in progress, 15 of 24 jobs complete, 2 jobs running.
[05:53:13] Block-level synthesis in progress, 15 of 24 jobs complete, 2 jobs running.
[05:53:43] Block-level synthesis in progress, 15 of 24 jobs complete, 2 jobs running.
[05:54:14] Block-level synthesis in progress, 16 of 24 jobs complete, 4 jobs running.
[05:54:45] Block-level synthesis in progress, 22 of 24 jobs complete, 2 jobs running.
[05:55:15] Block-level synthesis in progress, 23 of 24 jobs complete, 1 job running.
[05:55:46] Block-level synthesis in progress, 23 of 24 jobs complete, 1 job running.
[05:56:16] Block-level synthesis in progress, 24 of 24 jobs complete, 0 jobs running.
[05:56:47] Top-level synthesis in progress.
[05:57:17] Top-level synthesis in progress.
[05:57:47] Top-level synthesis in progress.
[05:58:18] Top-level synthesis in progress.
[05:58:49] Top-level synthesis in progress.
[05:59:19] Top-level synthesis in progress.
[05:59:50] Top-level synthesis in progress.
[06:00:22] Run vpl: Step synth: Completed
[06:00:22] Run vpl: Step impl: Started
[06:16:38] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 44m 21s 

[06:16:38] Starting logic optimization..
[06:18:40] Phase 1 Retarget
[06:19:41] Phase 2 Constant propagation
[06:20:12] Phase 3 Sweep
[06:21:13] Phase 4 BUFG optimization
[06:21:43] Phase 5 Shift Register Optimization
[06:21:43] Phase 6 Post Processing Netlist
[06:25:17] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 38s 

[06:25:17] Starting logic placement..
[06:25:47] Phase 1 Placer Initialization
[06:25:47] Phase 1.1 Placer Initialization Netlist Sorting
[06:31:52] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[06:33:23] Phase 1.3 Build Placer Netlist Model
[06:36:26] Phase 1.4 Constrain Clocks/Macros
[06:36:56] Phase 2 Global Placement
[06:36:56] Phase 2.1 Floorplanning
[06:37:26] Phase 2.1.1 Partition Driven Placement
[06:37:26] Phase 2.1.1.1 PBP: Partition Driven Placement
[06:38:58] Phase 2.1.1.2 PBP: Clock Region Placement
[06:41:31] Phase 2.1.1.3 PBP: Compute Congestion
[06:41:31] Phase 2.1.1.4 PBP: UpdateTiming
[06:42:01] Phase 2.1.1.5 PBP: Add part constraints
[06:42:01] Phase 2.2 Update Timing before SLR Path Opt
[06:42:32] Phase 2.3 Global Placement Core
[06:56:50] Phase 2.3.1 Physical Synthesis In Placer
[07:03:26] Phase 3 Detail Placement
[07:03:26] Phase 3.1 Commit Multi Column Macros
[07:03:26] Phase 3.2 Commit Most Macros & LUTRAMs
[07:05:28] Phase 3.3 Small Shape DP
[07:05:28] Phase 3.3.1 Small Shape Clustering
[07:07:00] Phase 3.3.2 Flow Legalize Slice Clusters
[07:07:31] Phase 3.3.3 Slice Area Swap
[07:09:33] Phase 3.4 Place Remaining
[07:09:33] Phase 3.5 Re-assign LUT pins
[07:11:05] Phase 3.6 Pipeline Register Optimization
[07:11:05] Phase 3.7 Fast Optimization
[07:12:36] Phase 4 Post Placement Optimization and Clean-Up
[07:12:36] Phase 4.1 Post Commit Optimization
[07:14:39] Phase 4.1.1 Post Placement Optimization
[07:14:39] Phase 4.1.1.1 BUFG Insertion
[07:14:39] Phase 1 Physical Synthesis Initialization
[07:15:10] Phase 4.1.1.2 BUFG Replication
[07:18:44] Phase 4.1.1.3 Replication
[07:20:47] Phase 4.2 Post Placement Cleanup
[07:21:18] Phase 4.3 Placer Reporting
[07:21:18] Phase 4.3.1 Print Estimated Congestion
[07:21:48] Phase 4.4 Final Placement Cleanup
[07:25:54] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 00m 37s 

[07:25:54] Starting logic routing..
[07:27:57] Phase 1 Build RT Design
[07:31:32] Phase 2 Router Initialization
[07:31:32] Phase 2.1 Fix Topology Constraints
[07:35:37] Phase 2.2 Pre Route Cleanup
[07:35:37] Phase 2.3 Global Clock Net Routing
[07:36:38] Phase 2.4 Update Timing
[07:39:42] Phase 2.5 Update Timing for Bus Skew
[07:39:42] Phase 2.5.1 Update Timing
[07:41:13] Phase 3 Initial Routing
[07:41:13] Phase 3.1 Global Routing
[07:43:46] Phase 4 Rip-up And Reroute
[07:43:46] Phase 4.1 Global Iteration 0
[07:59:05] Phase 4.2 Global Iteration 1
[08:04:09] Phase 4.3 Global Iteration 2
[08:08:14] Phase 4.4 Global Iteration 3
[08:18:24] Phase 4.5 Global Iteration 4
[08:29:37] Phase 4.6 Global Iteration 5
[08:38:47] Phase 4.7 Global Iteration 6
[08:46:59] Phase 4.8 Global Iteration 7
[08:56:10] Phase 4.9 Global Iteration 8
[09:06:22] Phase 4.10 Global Iteration 9
[09:14:33] Phase 5 Delay and Skew Optimization
[09:14:33] Phase 5.1 Delay CleanUp
[09:14:33] Phase 5.1.1 Update Timing
[09:16:05] Phase 5.1.2 Update Timing
[09:16:36] Phase 5.2 Clock Skew Optimization
[09:17:07] Phase 6 Post Hold Fix
[09:17:07] Phase 6.1 Hold Fix Iter
[09:17:37] Phase 6.1.1 Update Timing
[09:18:39] Phase 7 Leaf Clock Prog Delay Opt
[09:21:43] Phase 7.1 Delay CleanUp
[09:21:43] Phase 7.1.1 Update Timing
[09:22:44] Phase 7.1.2 Update Timing
[09:23:14] Phase 7.2 Hold Fix Iter
[09:23:45] Phase 7.2.1 Update Timing
[09:24:46] Phase 7.3 Additional Hold Fix
[09:26:48] Phase 7.4 Global Iteration for Hold
[09:26:48] Phase 7.4.1 Update Timing
[09:29:21] Phase 8 Route finalize
[09:29:52] Phase 9 Verifying routed nets
[09:29:52] Phase 10 Depositing Routes
[09:30:53] Phase 11 Post Router Timing
[09:31:55] Phase 12 Physical Synthesis in Router
[09:31:55] Phase 12.1 Physical Synthesis Initialization
[09:33:57] Phase 12.2 Critical Path Optimization
[09:35:28] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 02h 09m 33s 

[09:35:28] Starting bitstream generation..
[09:58:26] Creating bitmap...
[10:11:13] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[10:11:43] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 36m 15s 
[10:13:59] Run vpl: Step impl: Completed
[10:14:00] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [10:14:01] Run run_link: Step vpl: Completed
Time (s): cpu = 00:04:37 ; elapsed = 04:41:49 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 71830 ; free virtual = 185195
INFO: [v++ 60-1443] [10:14:01] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 291
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [10:14:11] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 74375 ; free virtual = 187745
INFO: [v++ 60-1443] [10:14:11] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress.rtd --append-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/lz4_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 33756668 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2906 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15489 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/lz4_decompress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 28469 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (33839087 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/lz4_decompress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [10:14:12] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 74345 ; free virtual = 187747
INFO: [v++ 60-1443] [10:14:12] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/lz4_decompress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/lz4_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/run_link
INFO: [v++ 60-1441] [10:14:13] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 74344 ; free virtual = 187746
INFO: [v++ 60-1443] [10:14:13] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/link/run_link
INFO: [v++ 60-1441] [10:14:13] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 74344 ; free virtual = 187746
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/reports/link/system_estimate_lz4_decompress.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/lz4_decompress.ltx
INFO: [v++ 60-586] Created lz4_decompress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/reports/link/v++_link_lz4_decompress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/lz4_decompress/lz4_decompress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 43m 16s
INFO: [v++ 60-1653] Closing dispatch client.
