vhdl work "C:\Users\s246132\Xilinx_Projects\MyFPGAProject\Calc_Projekt\DivClk.vhd"
