#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 15 17:34:04 2021
# Process ID: 17452
# Current directory: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11680 C:\Users\andre\Documents\GitHub\PFRL_pizzamiglio_prisciantelli\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/vivado.log
# Journal file: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/Generatore test/multipleTests.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/Generatore test/multipleTests.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/Generatore test/multipleTests.vhd}}
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB4/threeConsecutiveRunsAndResetOnFirstRun.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB3/test_bench.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/ProgettoREL/tb_2x2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB1/rst_asincrono.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB1/tbl5_delta.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/Generato128_128_1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/Generato128_128_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/Generato128_128_3.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/PixelIncremento2n.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/PixelTutti1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/PixelTutti255.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/Test3Immagini.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/TestFornito.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/TestFornito2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/TestFornitoDoppio.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/UnPixel.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/ZeroPixel.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB4/maxDimOneRun.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB4/simpleTestOneRun.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/1_pixel.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_128_128.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_3.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_4.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_5.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/min_max_last.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/multi_start.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/reset.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/test_0.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/test_0_255.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/test_255.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/test_finale.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB4/threeConsecutiveRunsAndResetOnFirstRun.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB3/test_bench.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/ProgettoREL/tb_2x2.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB1/rst_asincrono.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB1/tbl5_delta.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/Generato128_128_1.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/Generato128_128_2.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/Generato128_128_3.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/PixelIncremento2n.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/PixelTutti1.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/PixelTutti255.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/Test3Immagini.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/TestFornito.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/TestFornito2.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/TestFornitoDoppio.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/UnPixel.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB2/ZeroPixel.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB4/maxDimOneRun.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB4/simpleTestOneRun.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/1_pixel.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_128_128.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_1.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_2.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_3.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_4.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/Test_es_5.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/min_max_last.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/multi_start.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/reset.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/test_0.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/test_0_255.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/test_255.vhd C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB_Salice/TB5/test_finale.vhd}
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/mux_2_1_8_bit.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/mux_2_1_8_bit.vhd
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/Generatore test/multipleTests.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_tb_func_synth.wcfg
open_wave_config C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_tb_behav.wcfg
source project_tb.tcl
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run all
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
report_utilization
launch_simulation -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
close_sim
