--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\xlinix\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
com_data_ready|    2.560(R)|   -0.803(R)|clk_BUFGP         |   0.000|
com_tbre      |    2.434(R)|   -0.702(R)|clk_BUFGP         |   0.000|
com_tsre      |    3.032(R)|   -1.181(R)|clk_BUFGP         |   0.000|
data_ram1<0>  |    1.223(R)|    0.266(R)|clk_BUFGP         |   0.000|
data_ram1<1>  |    1.237(R)|    0.286(R)|clk_BUFGP         |   0.000|
data_ram1<2>  |    0.284(R)|    1.032(R)|clk_BUFGP         |   0.000|
data_ram1<3>  |    0.188(R)|    1.109(R)|clk_BUFGP         |   0.000|
data_ram1<4>  |    1.754(R)|   -0.170(R)|clk_BUFGP         |   0.000|
data_ram1<5>  |    1.205(R)|    0.270(R)|clk_BUFGP         |   0.000|
data_ram1<6>  |    0.620(R)|    0.761(R)|clk_BUFGP         |   0.000|
data_ram1<7>  |    0.241(R)|    1.065(R)|clk_BUFGP         |   0.000|
data_ram1<8>  |    0.334(R)|    0.981(R)|clk_BUFGP         |   0.000|
data_ram1<9>  |    1.144(R)|    0.333(R)|clk_BUFGP         |   0.000|
data_ram1<10> |    1.049(R)|    0.405(R)|clk_BUFGP         |   0.000|
data_ram1<11> |    0.909(R)|    0.517(R)|clk_BUFGP         |   0.000|
data_ram1<12> |    1.100(R)|    0.343(R)|clk_BUFGP         |   0.000|
data_ram1<13> |    0.821(R)|    0.566(R)|clk_BUFGP         |   0.000|
data_ram1<14> |    1.351(R)|    0.156(R)|clk_BUFGP         |   0.000|
data_ram1<15> |    0.875(R)|    0.536(R)|clk_BUFGP         |   0.000|
data_ram2<0>  |    2.962(R)|   -0.157(R)|clk_BUFGP         |   0.000|
data_ram2<1>  |    3.190(R)|    0.085(R)|clk_BUFGP         |   0.000|
data_ram2<2>  |    3.062(R)|    0.308(R)|clk_BUFGP         |   0.000|
data_ram2<3>  |    4.526(R)|    0.389(R)|clk_BUFGP         |   0.000|
data_ram2<4>  |    1.836(R)|    0.294(R)|clk_BUFGP         |   0.000|
data_ram2<5>  |    2.082(R)|    0.575(R)|clk_BUFGP         |   0.000|
data_ram2<6>  |    2.832(R)|    0.115(R)|clk_BUFGP         |   0.000|
data_ram2<7>  |    3.209(R)|    0.845(R)|clk_BUFGP         |   0.000|
data_ram2<8>  |    2.872(R)|   -0.410(R)|clk_BUFGP         |   0.000|
data_ram2<9>  |    3.520(R)|   -0.221(R)|clk_BUFGP         |   0.000|
data_ram2<10> |    2.723(R)|    1.000(R)|clk_BUFGP         |   0.000|
data_ram2<11> |    1.987(R)|    0.118(R)|clk_BUFGP         |   0.000|
data_ram2<12> |    2.664(R)|    0.471(R)|clk_BUFGP         |   0.000|
data_ram2<13> |    2.904(R)|    0.318(R)|clk_BUFGP         |   0.000|
data_ram2<14> |    1.739(R)|    0.251(R)|clk_BUFGP         |   0.000|
data_ram2<15> |    1.945(R)|    0.008(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
addr_ram2<0> |   13.240(R)|clk_BUFGP         |   0.000|
addr_ram2<1> |   12.616(R)|clk_BUFGP         |   0.000|
addr_ram2<2> |   12.232(R)|clk_BUFGP         |   0.000|
addr_ram2<3> |   13.921(R)|clk_BUFGP         |   0.000|
addr_ram2<4> |   13.548(R)|clk_BUFGP         |   0.000|
addr_ram2<5> |   12.569(R)|clk_BUFGP         |   0.000|
addr_ram2<6> |   14.682(R)|clk_BUFGP         |   0.000|
addr_ram2<7> |   12.873(R)|clk_BUFGP         |   0.000|
addr_ram2<8> |   13.436(R)|clk_BUFGP         |   0.000|
addr_ram2<9> |   13.087(R)|clk_BUFGP         |   0.000|
addr_ram2<10>|   13.580(R)|clk_BUFGP         |   0.000|
addr_ram2<11>|   13.516(R)|clk_BUFGP         |   0.000|
addr_ram2<12>|   13.677(R)|clk_BUFGP         |   0.000|
addr_ram2<13>|   14.484(R)|clk_BUFGP         |   0.000|
addr_ram2<14>|   14.506(R)|clk_BUFGP         |   0.000|
addr_ram2<15>|   15.351(R)|clk_BUFGP         |   0.000|
com_rdn      |    9.773(R)|clk_BUFGP         |   0.000|
com_wrn      |   10.932(R)|clk_BUFGP         |   0.000|
data_ram2<0> |    8.580(R)|clk_BUFGP         |   0.000|
data_ram2<1> |   10.326(R)|clk_BUFGP         |   0.000|
data_ram2<2> |    9.768(R)|clk_BUFGP         |   0.000|
data_ram2<3> |    9.765(R)|clk_BUFGP         |   0.000|
data_ram2<4> |    8.929(R)|clk_BUFGP         |   0.000|
data_ram2<5> |    9.649(R)|clk_BUFGP         |   0.000|
data_ram2<6> |    9.924(R)|clk_BUFGP         |   0.000|
data_ram2<7> |    9.462(R)|clk_BUFGP         |   0.000|
data_ram2<8> |    9.526(R)|clk_BUFGP         |   0.000|
data_ram2<9> |   10.488(R)|clk_BUFGP         |   0.000|
data_ram2<10>|    9.195(R)|clk_BUFGP         |   0.000|
data_ram2<11>|    9.927(R)|clk_BUFGP         |   0.000|
data_ram2<12>|    9.841(R)|clk_BUFGP         |   0.000|
data_ram2<13>|   10.625(R)|clk_BUFGP         |   0.000|
data_ram2<14>|    8.910(R)|clk_BUFGP         |   0.000|
data_ram2<15>|    9.782(R)|clk_BUFGP         |   0.000|
disp_g<0>    |   10.770(R)|clk_BUFGP         |   0.000|
disp_g<1>    |   12.031(R)|clk_BUFGP         |   0.000|
disp_g<2>    |   12.141(R)|clk_BUFGP         |   0.000|
disp_g<3>    |   14.497(R)|clk_BUFGP         |   0.000|
disp_g<4>    |   12.358(R)|clk_BUFGP         |   0.000|
disp_g<6>    |   14.105(R)|clk_BUFGP         |   0.000|
oe_ram2      |    9.196(R)|clk_BUFGP         |   0.000|
we_ram2      |   11.285(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.571|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 01 20:15:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



