/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  reg [8:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [5:0] celloutsig_0_21z;
  reg [16:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  reg [17:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~(celloutsig_0_35z & celloutsig_0_27z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_23z = ~(celloutsig_0_3z & celloutsig_0_16z);
  assign celloutsig_0_61z = ~(celloutsig_0_43z | celloutsig_0_23z);
  assign celloutsig_1_6z = ~(in_data[144] | celloutsig_1_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z | celloutsig_1_7z);
  assign celloutsig_1_12z = ~(in_data[147] | celloutsig_1_5z[8]);
  assign celloutsig_0_11z = ~(celloutsig_0_9z[16] | celloutsig_0_0z[6]);
  assign celloutsig_0_17z = ~(celloutsig_0_10z[0] | celloutsig_0_8z[6]);
  assign celloutsig_0_27z = ~(celloutsig_0_11z | celloutsig_0_7z);
  assign celloutsig_0_35z = ~((celloutsig_0_24z[9] | celloutsig_0_7z) & celloutsig_0_6z);
  assign celloutsig_0_95z = ~((celloutsig_0_0z[1] | celloutsig_0_33z) & celloutsig_0_61z);
  assign celloutsig_1_0z = ~((in_data[125] | in_data[102]) & in_data[191]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[160]) & celloutsig_1_1z);
  assign celloutsig_1_14z = ~((celloutsig_1_3z[3] | celloutsig_1_3z[2]) & celloutsig_1_6z);
  assign celloutsig_1_18z = ~((celloutsig_1_15z[4] | celloutsig_1_8z[1]) & celloutsig_1_3z[2]);
  assign celloutsig_0_16z = ~((celloutsig_0_10z[9] | celloutsig_0_10z[5]) & celloutsig_0_9z[9]);
  assign celloutsig_0_19z = ~((celloutsig_0_5z | celloutsig_0_3z) & celloutsig_0_12z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[5] ^ celloutsig_0_0z[9]);
  assign celloutsig_0_7z = ~(celloutsig_0_3z ^ celloutsig_0_6z);
  assign celloutsig_1_13z = ~(celloutsig_1_8z[3] ^ celloutsig_1_2z);
  assign celloutsig_0_9z = { in_data[31:21], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z } & { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_10z[7:3] / { 1'h1, celloutsig_0_14z[4:1] };
  assign celloutsig_0_33z = celloutsig_0_9z[18:16] === { celloutsig_0_2z[2], celloutsig_0_30z, celloutsig_0_19z };
  assign celloutsig_1_10z = celloutsig_1_5z[9:6] === { in_data[112:111], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_8z[6:1], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_15z } === { celloutsig_0_14z[3:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_12z } >= { in_data[142:124], celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_18z };
  assign celloutsig_0_20z = { celloutsig_0_4z[3:0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_19z } <= celloutsig_0_4z[6:0];
  assign celloutsig_0_4z = in_data[18:9] % { 1'h1, in_data[35:29], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_94z = celloutsig_0_29z[3:0] % { 1'h1, celloutsig_0_8z[5:4], celloutsig_0_5z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_12z } % { 1'h1, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2:0], celloutsig_1_0z, celloutsig_1_1z } * in_data[168:164];
  assign celloutsig_0_12z = celloutsig_0_10z[12:6] * { celloutsig_0_4z[6:1], celloutsig_0_6z };
  assign celloutsig_0_0z = - in_data[94:85];
  assign celloutsig_0_8z = - { celloutsig_0_4z[9:3], celloutsig_0_1z };
  assign celloutsig_1_5z = - in_data[139:128];
  assign celloutsig_1_9z = - { celloutsig_1_8z[1:0], celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_4z[4:1] - { celloutsig_1_9z[1:0], celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_28z = celloutsig_0_24z[16:5] - { celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_10z = celloutsig_0_9z[17:0] ~^ { celloutsig_0_0z[2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[29:24] ~^ { in_data[79:75], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_14z[4:3], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_5z } ~^ celloutsig_0_22z;
  assign celloutsig_0_3z = ~((celloutsig_0_0z[5] & celloutsig_0_1z) | in_data[55]);
  assign celloutsig_0_6z = ~((celloutsig_0_2z[1] & celloutsig_0_3z) | celloutsig_0_4z[9]);
  assign celloutsig_0_1z = ~((in_data[62] & celloutsig_0_0z[0]) | in_data[41]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | in_data[133]);
  assign celloutsig_1_17z = ~((celloutsig_1_11z & celloutsig_1_1z) | in_data[181]);
  assign celloutsig_0_30z = ~((celloutsig_0_17z & celloutsig_0_9z[0]) | celloutsig_0_28z[11]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_4z[4:3], celloutsig_1_3z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_14z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_21z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_21z = { celloutsig_0_10z[5:1], celloutsig_0_17z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_22z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_22z = { celloutsig_0_9z[8:6], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_15z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_29z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_29z = { celloutsig_0_22z[16:5], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_11z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
