//
// Module mopshub_lib.node_rec_mux.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 16:19:15 06/17/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module node_rec_mux( 
   // Port Declarations
   input   wire            clk, 
   input   wire            enable_cs_sig, 
   input   wire            endwait, 
   input   wire            genrst, 
   input   wire            ireqsucrec0, 
   input   wire            ireqsucrec1, 
   input   wire            ireqsucrec10, 
   input   wire            ireqsucrec11, 
   input   wire            ireqsucrec12, 
   input   wire            ireqsucrec13, 
   input   wire            ireqsucrec14, 
   input   wire            ireqsucrec15, 
   input   wire            ireqsucrec16, 
   input   wire            ireqsucrec17, 
   input   wire            ireqsucrec18, 
   input   wire            ireqsucrec19, 
   input   wire            ireqsucrec2, 
   input   wire            ireqsucrec20, 
   input   wire            ireqsucrec21, 
   input   wire            ireqsucrec22, 
   input   wire            ireqsucrec23, 
   input   wire            ireqsucrec24, 
   input   wire            ireqsucrec25, 
   input   wire            ireqsucrec26, 
   input   wire            ireqsucrec27, 
   input   wire            ireqsucrec28, 
   input   wire            ireqsucrec29, 
   input   wire            ireqsucrec3, 
   input   wire            ireqsucrec30, 
   input   wire            ireqsucrec31, 
   input   wire            ireqsucrec4, 
   input   wire            ireqsucrec5, 
   input   wire            ireqsucrec6, 
   input   wire            ireqsucrec7, 
   input   wire            ireqsucrec8, 
   input   wire            ireqsucrec9, 
   input   wire            read_n_sig, 
   input   wire    [15:0]  readdata0, 
   input   wire    [15:0]  readdata1, 
   input   wire    [15:0]  readdata10, 
   input   wire    [15:0]  readdata11, 
   input   wire    [15:0]  readdata12, 
   input   wire    [15:0]  readdata13, 
   input   wire    [15:0]  readdata14, 
   input   wire    [15:0]  readdata15, 
   input   wire    [15:0]  readdata16, 
   input   wire    [15:0]  readdata17, 
   input   wire    [15:0]  readdata18, 
   input   wire    [15:0]  readdata19, 
   input   wire    [15:0]  readdata2, 
   input   wire    [15:0]  readdata20, 
   input   wire    [15:0]  readdata21, 
   input   wire    [15:0]  readdata22, 
   input   wire    [15:0]  readdata23, 
   input   wire    [15:0]  readdata24, 
   input   wire    [15:0]  readdata25, 
   input   wire    [15:0]  readdata26, 
   input   wire    [15:0]  readdata27, 
   input   wire    [15:0]  readdata28, 
   input   wire    [15:0]  readdata29, 
   input   wire    [15:0]  readdata3, 
   input   wire    [15:0]  readdata30, 
   input   wire    [15:0]  readdata31, 
   input   wire    [15:0]  readdata4, 
   input   wire    [15:0]  readdata5, 
   input   wire    [15:0]  readdata6, 
   input   wire    [15:0]  readdata7, 
   input   wire    [15:0]  readdata8, 
   input   wire    [15:0]  readdata9, 
   input   wire            reset, 
   input   wire            restirq, 
   output  wire    [4:0]   bus_rec_select, 
   output  wire            choose_bus_end, 
   output  wire    [4:0]   count_bus_dbg, 
   output  wire            cs0, 
   output  wire            cs1, 
   output  wire            cs10, 
   output  wire            cs11, 
   output  wire            cs12, 
   output  wire            cs13, 
   output  wire            cs14, 
   output  wire            cs15, 
   output  wire            cs16, 
   output  wire            cs17, 
   output  wire            cs18, 
   output  wire            cs19, 
   output  wire            cs2, 
   output  wire            cs20, 
   output  wire            cs21, 
   output  wire            cs22, 
   output  wire            cs23, 
   output  wire            cs24, 
   output  wire            cs25, 
   output  wire            cs26, 
   output  wire            cs27, 
   output  wire            cs28, 
   output  wire            cs29, 
   output  wire            cs3, 
   output  wire            cs30, 
   output  wire            cs31, 
   output  wire            cs4, 
   output  wire            cs5, 
   output  wire            cs6, 
   output  wire            cs7, 
   output  wire            cs8, 
   output  wire            cs9, 
   output  wire            init_bus_select, 
   output  wire            irq_can_rec, 
   output  wire            read_n0, 
   output  wire            read_n1, 
   output  wire            read_n10, 
   output  wire            read_n11, 
   output  wire            read_n12, 
   output  wire            read_n13, 
   output  wire            read_n14, 
   output  wire            read_n15, 
   output  wire            read_n16, 
   output  wire            read_n17, 
   output  wire            read_n18, 
   output  wire            read_n19, 
   output  wire            read_n2, 
   output  wire            read_n20, 
   output  wire            read_n21, 
   output  wire            read_n22, 
   output  wire            read_n23, 
   output  wire            read_n24, 
   output  wire            read_n25, 
   output  wire            read_n26, 
   output  wire            read_n27, 
   output  wire            read_n28, 
   output  wire            read_n29, 
   output  wire            read_n3, 
   output  wire            read_n30, 
   output  wire            read_n31, 
   output  wire            read_n4, 
   output  wire            read_n5, 
   output  wire            read_n6, 
   output  wire            read_n7, 
   output  wire            read_n8, 
   output  wire            read_n9, 
   output  wire    [15:0]  readdata
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [31:0] can_rec;
wire         ireqsucrec;


// Instances 
dec32_Nbit ireqsucrec_decoder( 
   .Input9         (ireqsucrec9), 
   .Input18        (ireqsucrec18), 
   .Input19        (ireqsucrec19), 
   .Input20        (ireqsucrec20), 
   .Input21        (ireqsucrec21), 
   .Input22        (ireqsucrec22), 
   .Input23        (ireqsucrec23), 
   .Input24        (ireqsucrec24), 
   .Input4         (ireqsucrec4), 
   .Input5         (ireqsucrec5), 
   .Input6         (ireqsucrec6), 
   .Input7         (ireqsucrec7), 
   .Input8         (ireqsucrec8), 
   .Input10        (ireqsucrec10), 
   .Input11        (ireqsucrec11), 
   .Input12        (ireqsucrec12), 
   .Input13        (ireqsucrec13), 
   .Input14        (ireqsucrec14), 
   .Input15        (ireqsucrec15), 
   .Input16        (ireqsucrec16), 
   .Input17        (ireqsucrec17), 
   .Input0         (ireqsucrec0), 
   .Input1         (ireqsucrec1), 
   .Input2         (ireqsucrec2), 
   .Input3         (ireqsucrec3), 
   .Input26        (ireqsucrec26), 
   .Input27        (ireqsucrec27), 
   .Input28        (ireqsucrec28), 
   .Input29        (ireqsucrec29), 
   .Input30        (ireqsucrec30), 
   .Input31        (ireqsucrec31), 
   .Input25        (ireqsucrec25), 
   .output_bus     (can_rec), 
   .output_bus_sig (ireqsucrec)
); 

demux1_1bit #(1'b0) cs_rec_demux( 
   .sel        (bus_rec_select), 
   .input_port (enable_cs_sig), 
   .output9    (cs9), 
   .output18   (cs18), 
   .output19   (cs19), 
   .output20   (cs20), 
   .output21   (cs21), 
   .output22   (cs22), 
   .output23   (cs23), 
   .output24   (cs24), 
   .output4    (cs4), 
   .output5    (cs5), 
   .output6    (cs6), 
   .output7    (cs7), 
   .output8    (cs8), 
   .output10   (cs10), 
   .output11   (cs11), 
   .output12   (cs12), 
   .output13   (cs13), 
   .output14   (cs14), 
   .output15   (cs15), 
   .output16   (cs16), 
   .output17   (cs17), 
   .output0    (cs0), 
   .output1    (cs1), 
   .output2    (cs2), 
   .output3    (cs3), 
   .output26   (cs26), 
   .output27   (cs27), 
   .output28   (cs28), 
   .output29   (cs29), 
   .output30   (cs30), 
   .output31   (cs31), 
   .output25   (cs25)
); 

demux1_1bit #(1'b1) read_n_demux( 
   .sel        (bus_rec_select), 
   .input_port (read_n_sig), 
   .output9    (read_n9), 
   .output18   (read_n18), 
   .output19   (read_n19), 
   .output20   (read_n20), 
   .output21   (read_n21), 
   .output22   (read_n22), 
   .output23   (read_n23), 
   .output24   (read_n24), 
   .output4    (read_n4), 
   .output5    (read_n5), 
   .output6    (read_n6), 
   .output7    (read_n7), 
   .output8    (read_n8), 
   .output10   (read_n10), 
   .output11   (read_n11), 
   .output12   (read_n12), 
   .output13   (read_n13), 
   .output14   (read_n14), 
   .output15   (read_n15), 
   .output16   (read_n16), 
   .output17   (read_n17), 
   .output0    (read_n0), 
   .output1    (read_n1), 
   .output2    (read_n2), 
   .output3    (read_n3), 
   .output26   (read_n26), 
   .output27   (read_n27), 
   .output28   (read_n28), 
   .output29   (read_n29), 
   .output30   (read_n30), 
   .output31   (read_n31), 
   .output25   (read_n25)
); 

node_readdata_SM CANAKAR_readdata_SM( 
   .bus_rec_select  (bus_rec_select), 
   .readdata0       (readdata0), 
   .readdata1       (readdata1), 
   .readdata2       (readdata2), 
   .readdata3       (readdata3), 
   .readdata4       (readdata4), 
   .readdata5       (readdata5), 
   .readdata6       (readdata6), 
   .readdata7       (readdata7), 
   .readdata8       (readdata8), 
   .readdata9       (readdata9), 
   .readdata10      (readdata10), 
   .readdata11      (readdata11), 
   .readdata12      (readdata12), 
   .readdata13      (readdata13), 
   .readdata14      (readdata14), 
   .readdata15      (readdata15), 
   .readdata16      (readdata16), 
   .readdata17      (readdata17), 
   .readdata18      (readdata18), 
   .readdata19      (readdata19), 
   .readdata20      (readdata20), 
   .readdata21      (readdata21), 
   .readdata22      (readdata22), 
   .readdata23      (readdata23), 
   .readdata24      (readdata24), 
   .readdata25      (readdata25), 
   .readdata26      (readdata26), 
   .readdata27      (readdata27), 
   .readdata28      (readdata28), 
   .readdata29      (readdata29), 
   .readdata30      (readdata30), 
   .readdata31      (readdata31), 
   .can_rec         (can_rec), 
   .irq_can_rec     (irq_can_rec), 
   .readdata        (readdata), 
   .clk             (clk), 
   .choose_bus_end  (choose_bus_end), 
   .endwait         (endwait), 
   .genrst          (genrst), 
   .init_bus_select (init_bus_select), 
   .ireqsucrec      (ireqsucrec), 
   .reset           (reset), 
   .count_bus_dbg   (count_bus_dbg), 
   .count_bus       (), 
   .restirq         (restirq)
); 


endmodule // node_rec_mux

