Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sun Jan  5 18:21:22 2025
| Host              : M_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ft600_16B_loopback_timing_summary_routed.rpt -pb ft600_16B_loopback_timing_summary_routed.pb -rpx ft600_16B_loopback_timing_summary_routed.rpx -warn_on_violation
| Design            : ft600_16B_loopback
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  18          
TIMING-18  Warning   Missing input or output delay     28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.522        0.000                      0                   54        0.059        0.000                      0                   54        4.725        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
ftdi_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk            8.522        0.000                      0                   54        0.059        0.000                      0                   54        4.725        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ftdi_clk                    
(none)                      ftdi_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.440ns (32.613%)  route 0.909ns (67.387%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 11.283 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.298     3.021    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659    11.283    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[4]/C
                         clock pessimism              0.370    11.653    
                         clock uncertainty           -0.035    11.617    
    SLICE_X2Y171         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    11.543    u_ftdi_clk_beat/count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.440ns (32.613%)  route 0.909ns (67.387%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 11.283 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.298     3.021    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659    11.283    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[5]/C
                         clock pessimism              0.370    11.653    
                         clock uncertainty           -0.035    11.617    
    SLICE_X2Y171         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    11.543    u_ftdi_clk_beat/count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.440ns (32.613%)  route 0.909ns (67.387%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 11.283 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.298     3.021    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659    11.283    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[6]/C
                         clock pessimism              0.370    11.653    
                         clock uncertainty           -0.035    11.617    
    SLICE_X2Y171         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    11.543    u_ftdi_clk_beat/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.440ns (32.613%)  route 0.909ns (67.387%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 11.283 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.298     3.021    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659    11.283    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/C
                         clock pessimism              0.370    11.653    
                         clock uncertainty           -0.035    11.617    
    SLICE_X2Y171         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    11.543    u_ftdi_clk_beat/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.440ns (32.589%)  route 0.910ns (67.411%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.299     3.022    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657    11.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[0]/C
                         clock pessimism              0.384    11.664    
                         clock uncertainty           -0.035    11.629    
    SLICE_X2Y171         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    11.555    u_ftdi_clk_beat/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.440ns (32.589%)  route 0.910ns (67.411%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.299     3.022    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657    11.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/C
                         clock pessimism              0.384    11.664    
                         clock uncertainty           -0.035    11.629    
    SLICE_X2Y171         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    11.555    u_ftdi_clk_beat/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.440ns (32.589%)  route 0.910ns (67.411%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.299     3.022    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657    11.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
                         clock pessimism              0.384    11.664    
                         clock uncertainty           -0.035    11.629    
    SLICE_X2Y171         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    11.555    u_ftdi_clk_beat/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.440ns (32.589%)  route 0.910ns (67.411%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.299     3.022    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657    11.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
                         clock pessimism              0.384    11.664    
                         clock uncertainty           -0.035    11.629    
    SLICE_X2Y171         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    11.555    u_ftdi_clk_beat/count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.440ns (33.920%)  route 0.857ns (66.080%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.246     2.969    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657    11.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/C
                         clock pessimism              0.359    11.640    
                         clock uncertainty           -0.035    11.604    
    SLICE_X2Y173         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    11.530    u_ftdi_clk_beat/count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  8.561    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ftdi_clk rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.440ns (33.920%)  route 0.857ns (66.080%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.202     1.954    u_ftdi_clk_beat/count_reg[2]
    SLICE_X1Y171         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.079 r  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.147     2.226    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X1Y172         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.279 f  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.223     2.502    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y174         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.650 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.039     2.689    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     2.724 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.246     2.969    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657    11.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C
                         clock pessimism              0.359    11.640    
                         clock uncertainty           -0.035    11.604    
    SLICE_X2Y173         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    11.530    u_ftdi_clk_beat/count_reg[17]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  8.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[11]/Q
                         net (fo=3, routed)           0.048     0.866    u_ftdi_clk_beat/count_reg[11]
    SLICE_X2Y172         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.883 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.890    u_ftdi_clk_beat/count_reg[8]_i_1_n_12
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.485     1.066    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/C
                         clock pessimism             -0.280     0.786    
    SLICE_X2Y172         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[19]/Q
                         net (fo=2, routed)           0.048     0.866    u_ftdi_clk_beat/count_reg[19]
    SLICE_X2Y173         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.883 r  u_ftdi_clk_beat/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.890    u_ftdi_clk_beat/count_reg[16]_i_1_n_12
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/C
                         clock pessimism             -0.281     0.786    
    SLICE_X2Y173         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.048     0.866    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.883 r  u_ftdi_clk_beat/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.007     0.890    u_ftdi_clk_beat/count_reg[0]_i_2_n_12
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.485     1.066    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
                         clock pessimism             -0.280     0.786    
    SLICE_X2Y171         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[17]/Q
                         net (fo=2, routed)           0.049     0.867    u_ftdi_clk_beat/count_reg[17]
    SLICE_X2Y173         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.884 r  u_ftdi_clk_beat/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.891    u_ftdi_clk_beat/count_reg[16]_i_1_n_14
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C
                         clock pessimism             -0.281     0.786    
    SLICE_X2Y173         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[1]/Q
                         net (fo=2, routed)           0.049     0.867    u_ftdi_clk_beat/count_reg[1]
    SLICE_X2Y171         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.884 r  u_ftdi_clk_beat/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.007     0.891    u_ftdi_clk_beat/count_reg[0]_i_2_n_14
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.485     1.066    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/C
                         clock pessimism             -0.280     0.786    
    SLICE_X2Y171         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[9]/Q
                         net (fo=2, routed)           0.049     0.867    u_ftdi_clk_beat/count_reg[9]
    SLICE_X2Y172         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.884 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.891    u_ftdi_clk_beat/count_reg[8]_i_1_n_14
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.485     1.066    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[9]/C
                         clock pessimism             -0.280     0.786    
    SLICE_X2Y172         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.428     0.783    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.822 r  u_ftdi_clk_beat/count_reg[15]/Q
                         net (fo=3, routed)           0.050     0.871    u_ftdi_clk_beat/count_reg[15]
    SLICE_X2Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.888 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.895    u_ftdi_clk_beat/count_reg[8]_i_1_n_8
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.489     1.070    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[15]/C
                         clock pessimism             -0.281     0.789    
    SLICE_X2Y172         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.835    u_ftdi_clk_beat/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.428     0.783    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.822 r  u_ftdi_clk_beat/count_reg[23]/Q
                         net (fo=3, routed)           0.050     0.871    u_ftdi_clk_beat/count_reg[23]
    SLICE_X2Y173         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.888 r  u_ftdi_clk_beat/count_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.895    u_ftdi_clk_beat/count_reg[16]_i_1_n_8
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.490     1.071    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[23]/C
                         clock pessimism             -0.282     0.789    
    SLICE_X2Y173         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.835    u_ftdi_clk_beat/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.428     0.783    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.822 r  u_ftdi_clk_beat/count_reg[7]/Q
                         net (fo=2, routed)           0.050     0.871    u_ftdi_clk_beat/count_reg[7]
    SLICE_X2Y171         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.888 r  u_ftdi_clk_beat/count_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.007     0.895    u_ftdi_clk_beat/count_reg[0]_i_2_n_8
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.489     1.070    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/C
                         clock pessimism             -0.281     0.789    
    SLICE_X2Y171         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.835    u_ftdi_clk_beat/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[10]/Q
                         net (fo=2, routed)           0.050     0.868    u_ftdi_clk_beat/count_reg[10]
    SLICE_X2Y172         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.885 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.892    u_ftdi_clk_beat/count_reg[8]_i_1_n_13
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.485     1.066    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/C
                         clock pessimism             -0.280     0.786    
    SLICE_X2Y172         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X0Y56  ftdi_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y159  send_recieve_module/end_write_delay_flag_reg/C
Min Period        n/a     FDPE/C    n/a            0.550         10.000      9.450      SLICE_X0Y158  send_recieve_module/ftdi_data_tx_en_reg/C
Min Period        n/a     FDPE/C    n/a            0.550         10.000      9.450      SLICE_X0Y159  send_recieve_module/reg_ftdi_oe_n_reg/C
Min Period        n/a     FDPE/C    n/a            0.550         10.000      9.450      SLICE_X0Y160  send_recieve_module/reg_ftdi_rd_n_reg/C
Min Period        n/a     FDPE/C    n/a            0.550         10.000      9.450      SLICE_X0Y158  send_recieve_module/reg_ftdi_wr_n_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X0Y159  send_recieve_module/write_rd_delay_flag_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X2Y174  u_ftdi_clk_beat/beat_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X2Y171  u_ftdi_clk_beat/count_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X2Y172  u_ftdi_clk_beat/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y159  send_recieve_module/end_write_delay_flag_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y159  send_recieve_module/end_write_delay_flag_reg/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y158  send_recieve_module/ftdi_data_tx_en_reg/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y158  send_recieve_module/ftdi_data_tx_en_reg/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y159  send_recieve_module/reg_ftdi_oe_n_reg/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y159  send_recieve_module/reg_ftdi_oe_n_reg/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y160  send_recieve_module/reg_ftdi_rd_n_reg/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y160  send_recieve_module/reg_ftdi_rd_n_reg/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y158  send_recieve_module/reg_ftdi_wr_n_reg/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y158  send_recieve_module/reg_ftdi_wr_n_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y159  send_recieve_module/end_write_delay_flag_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X0Y159  send_recieve_module/end_write_delay_flag_reg/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y158  send_recieve_module/ftdi_data_tx_en_reg/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y158  send_recieve_module/ftdi_data_tx_en_reg/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y159  send_recieve_module/reg_ftdi_oe_n_reg/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y159  send_recieve_module/reg_ftdi_oe_n_reg/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y160  send_recieve_module/reg_ftdi_rd_n_reg/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y160  send_recieve_module/reg_ftdi_rd_n_reg/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y158  send_recieve_module/reg_ftdi_wr_n_reg/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         5.000       4.725      SLICE_X0Y158  send_recieve_module/reg_ftdi_wr_n_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.329ns  (logic 1.339ns (40.219%)  route 1.990ns (59.781%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.990     2.505    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.824     3.329 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     3.329    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.382ns  (logic 0.551ns (39.851%)  route 0.831ns (60.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.831     0.981    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     1.382 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     1.382    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.276ns  (logic 4.827ns (39.323%)  route 7.449ns (60.677%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          7.449    14.179    ftdi_be_TRI[0]
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.748    18.927 r  ftdi_data_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    18.927    ftdi_data[4]
    B14                                                               r  ftdi_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 4.813ns (42.963%)  route 6.390ns (57.037%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          6.390    13.120    ftdi_be_TRI[0]
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.734    17.854 r  ftdi_data_OBUFT[9]_inst/O
                         net (fo=0)                   0.000    17.854    ftdi_data[9]
    C12                                                               r  ftdi_data[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.086ns  (logic 4.825ns (47.833%)  route 5.262ns (52.167%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          5.262    11.992    ftdi_be_TRI[0]
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.746    16.738 r  ftdi_data_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    16.738    ftdi_data[3]
    B15                                                               r  ftdi_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.050ns  (logic 4.810ns (53.143%)  route 4.241ns (46.857%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          4.241    10.971    ftdi_be_TRI[0]
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.731    15.702 r  ftdi_data_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    15.702    ftdi_data[6]
    D13                                                               r  ftdi_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 4.807ns (53.150%)  route 4.237ns (46.850%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          4.237    10.968    ftdi_be_TRI[0]
    D8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.728    15.696 r  ftdi_data_OBUFT[13]_inst/O
                         net (fo=0)                   0.000    15.696    ftdi_data[13]
    D8                                                                r  ftdi_data[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 4.835ns (58.916%)  route 3.371ns (41.084%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          3.371    10.102    ftdi_be_TRI[0]
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.756    14.857 r  ftdi_data_OBUFT[10]_inst/O
                         net (fo=0)                   0.000    14.857    ftdi_data[10]
    A12                                                               r  ftdi_data[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.150ns  (logic 4.835ns (59.317%)  route 3.316ns (40.683%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          3.316    10.046    ftdi_be_TRI[0]
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.756    14.802 r  ftdi_data_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    14.802    ftdi_data[2]
    A15                                                               r  ftdi_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.103ns  (logic 4.807ns (59.326%)  route 3.296ns (40.674%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          3.296    10.026    ftdi_be_TRI[0]
    D15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      4.728    14.754 r  ftdi_data_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    14.754    ftdi_data[1]
    D15                                                               r  ftdi_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.807ns (59.493%)  route 3.273ns (40.507%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          3.273    10.003    ftdi_be_TRI[0]
    C13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.728    14.731 r  ftdi_data_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    14.731    ftdi_data[7]
    C13                                                               r  ftdi_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 4.829ns (60.079%)  route 3.209ns (39.921%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.735     6.651    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.730 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          3.209     9.939    ftdi_be_TRI[0]
    A14                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.750    14.689 r  ftdi_data_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    14.689    ftdi_data[5]
    A14                                                               r  ftdi_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_clk_beat/beat_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.449ns (50.206%)  route 0.445ns (49.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.422     0.777    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.816 r  u_ftdi_clk_beat/beat_reg/Q
                         net (fo=2, routed)           0.445     1.261    LED_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.410     1.672 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.672    LED[3]
    G11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_rd_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.456ns (51.803%)  route 0.424ns (48.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.415     5.770    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y160         FDPE                                         r  send_recieve_module/reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.811 r  send_recieve_module/reg_ftdi_rd_n_reg/Q
                         net (fo=1, routed)           0.424     6.235    ftdi_rd_n_OBUF
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.415     6.650 r  ftdi_rd_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.650    ftdi_rd_n
    A10                                                               r  ftdi_rd_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_wr_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_wr_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.901ns  (logic 0.445ns (49.392%)  route 0.456ns (50.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.417     5.772    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/reg_ftdi_wr_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     5.812 r  send_recieve_module/reg_ftdi_wr_n_reg/Q
                         net (fo=1, routed)           0.456     6.268    ftdi_wr_n_OBUF
    D11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.405     6.673 r  ftdi_wr_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.673    ftdi_wr_n
    D11                                                               r  ftdi_wr_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_oe_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.452ns (49.741%)  route 0.456ns (50.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.421     5.776    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     5.815 r  send_recieve_module/reg_ftdi_oe_n_reg/Q
                         net (fo=5, routed)           0.456     6.271    ftdi_oe_n_OBUF
    B10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.413     6.684 r  ftdi_oe_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.684    ftdi_oe_n
    B10                                                               r  ftdi_oe_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.936ns  (logic 0.580ns (61.906%)  route 0.357ns (38.094%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.417     5.772    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.811 f  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          0.357     6.168    ftdi_be_TRI[0]
    E8                   OBUFT (TriStatE_OUTBUF_HPIOB_M_T_O)
                                                      0.541     6.708 r  ftdi_data_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     6.708    ftdi_data[12]
    E8                                                                r  ftdi_data[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.571ns (60.899%)  route 0.367ns (39.101%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.417     5.772    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.811 f  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          0.367     6.178    ftdi_be_TRI[0]
    D9                   OBUFT (TriStatE_OUTBUF_HPIOB_SNGL_T_O)
                                                      0.532     6.710 r  ftdi_data_OBUFT[15]_inst/O
                         net (fo=0)                   0.000     6.710    ftdi_data[15]
    D9                                                                r  ftdi_data[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.509ns  (logic 0.555ns (36.782%)  route 0.954ns (63.218%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.417     5.772    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.811 f  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          0.954     6.765    ftdi_be_TRI[0]
    F12                  OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.516     7.281 r  ftdi_be_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.281    ftdi_be[1]
    F12                                                               r  ftdi_be[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.537ns  (logic 0.585ns (38.054%)  route 0.952ns (61.946%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.417     5.772    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.811 f  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          0.952     6.763    ftdi_be_TRI[0]
    C8                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.546     7.309 r  ftdi_data_OBUFT[14]_inst/O
                         net (fo=0)                   0.000     7.309    ftdi_data[14]
    C8                                                                r  ftdi_data[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 0.548ns (27.962%)  route 1.412ns (72.038%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.417     5.772    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.811 f  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          1.412     7.223    ftdi_be_TRI[0]
    F13                  OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.509     7.732 r  ftdi_data_OBUFT[8]_inst/O
                         net (fo=0)                   0.000     7.732    ftdi_data[8]
    F13                                                               r  ftdi_data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 0.546ns (27.410%)  route 1.447ns (72.590%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.417     5.772    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.811 f  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=18, routed)          1.447     7.258    ftdi_be_TRI[0]
    E15                  OBUFT (TriStatE_OUTBUF_HPIOB_SNGL_T_O)
                                                      0.507     7.766 r  ftdi_data_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     7.766    ftdi_data[0]
    E15                                                               r  ftdi_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.055ns  (logic 0.664ns (32.282%)  route 1.392ns (67.718%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.299     2.055    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657     1.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.055ns  (logic 0.664ns (32.282%)  route 1.392ns (67.718%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.299     2.055    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657     1.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.055ns  (logic 0.664ns (32.282%)  route 1.392ns (67.718%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.299     2.055    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657     1.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.055ns  (logic 0.664ns (32.282%)  route 1.392ns (67.718%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.299     2.055    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657     1.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.664ns (32.298%)  route 1.391ns (67.702%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.298     2.054    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659     1.283    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.664ns (32.298%)  route 1.391ns (67.702%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.298     2.054    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659     1.283    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.664ns (32.298%)  route 1.391ns (67.702%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.298     2.054    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659     1.283    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.664ns (32.298%)  route 1.391ns (67.702%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.298     2.054    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.659     1.283    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 0.664ns (33.137%)  route 1.339ns (66.863%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.246     2.002    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657     1.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 0.664ns (33.137%)  route 1.339ns (66.863%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           1.093     1.608    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.757 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.246     2.002    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.657     1.281    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            send_recieve_module/reg_ftdi_wr_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.199ns (37.169%)  route 0.336ns (62.831%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 6.057 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 r  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 r  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.336     0.535    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/reg_ftdi_wr_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.477     6.057    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/reg_ftdi_wr_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            send_recieve_module/ftdi_data_tx_en_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.199ns (36.689%)  route 0.343ns (63.311%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 6.057 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 r  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 r  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.343     0.542    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.477     6.057    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            send_recieve_module/write_rd_delay_flag_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.218ns (39.708%)  route 0.331ns (60.292%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.325     0.523    send_recieve_module/ftdi_rxf_n_IBUF
    SLICE_X0Y159         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.543 r  send_recieve_module/write_rd_delay_flag_i_1/O
                         net (fo=1, routed)           0.006     0.549    send_recieve_module/write_rd_delay_flag_i_1_n_0
    SLICE_X0Y159         FDRE                                         r  send_recieve_module/write_rd_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.478     6.059    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  send_recieve_module/write_rd_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            send_recieve_module/end_write_delay_flag_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.220ns (39.215%)  route 0.341ns (60.785%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 6.059 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.325     0.523    send_recieve_module/ftdi_rxf_n_IBUF
    SLICE_X0Y159         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.545 r  send_recieve_module/end_write_delay_flag_i_1/O
                         net (fo=1, routed)           0.016     0.561    send_recieve_module/end_write_delay_flag_i_1_n_0
    SLICE_X0Y159         FDRE                                         r  send_recieve_module/end_write_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.478     6.059    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y159         FDRE                                         r  send_recieve_module/end_write_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            send_recieve_module/reg_ftdi_oe_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.236ns (41.476%)  route 0.333ns (58.524%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns = ( 6.063 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.327     0.525    send_recieve_module/ftdi_rxf_n_IBUF
    SLICE_X0Y159         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.038     0.563 r  send_recieve_module/reg_ftdi_oe_n_i_1/O
                         net (fo=1, routed)           0.006     0.569    send_recieve_module/reg_ftdi_oe_n_i_1_n_0
    SLICE_X0Y159         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.482     6.063    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            send_recieve_module/reg_ftdi_rd_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.218ns (38.305%)  route 0.351ns (61.695%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 6.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.345     0.543    send_recieve_module/ftdi_rxf_n_IBUF
    SLICE_X0Y160         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.563 r  send_recieve_module/reg_ftdi_rd_n_i_2/O
                         net (fo=1, routed)           0.006     0.569    send_recieve_module/reg_ftdi_rd_n_i_2_n_0
    SLICE_X0Y160         FDPE                                         r  send_recieve_module/reg_ftdi_rd_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.475     6.055    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y160         FDPE                                         r  send_recieve_module/reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/beat_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.239%)  route 0.437ns (72.761%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.421     0.571    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X2Y174         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.585 r  u_ftdi_clk_beat/beat_i_1/O
                         net (fo=1, routed)           0.016     0.601    u_ftdi_clk_beat/beat_i_1_n_0
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/beat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.482     1.062    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            send_recieve_module/reg_ftdi_rd_n_reg/CE
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.239ns (37.052%)  route 0.406ns (62.948%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 6.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.327     0.525    send_recieve_module/ftdi_rxf_n_IBUF
    SLICE_X0Y159         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     0.566 r  send_recieve_module/reg_ftdi_rd_n_i_1/O
                         net (fo=1, routed)           0.079     0.645    send_recieve_module/reg_ftdi_rd_n_i_1_n_0
    SLICE_X0Y160         FDPE                                         r  send_recieve_module/reg_ftdi_rd_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.475     6.055    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y160         FDPE                                         r  send_recieve_module/reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            send_recieve_module/reg_ftdi_oe_n_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.150ns (22.429%)  route 0.517ns (77.571%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns = ( 6.063 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.517     0.667    send_recieve_module/ftdi_resetn_OBUF
    SLICE_X0Y159         FDPE                                         f  send_recieve_module/reg_ftdi_oe_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.482     6.063    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y159         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            send_recieve_module/ftdi_data_tx_en_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.150ns (21.628%)  route 0.542ns (78.372%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns = ( 6.057 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.542     0.692    send_recieve_module/ftdi_resetn_OBUF
    SLICE_X0Y158         FDPE                                         f  send_recieve_module/ftdi_data_tx_en_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.477     6.057    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)





