<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Single_Cycle.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Execution_Writeback.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Execution_Writeback.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Execution_Writeback.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Fetch.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instruction_Fetch.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Instruction_Fetch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Instruction_Fetch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Fetch_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Main_Processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Main_Processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_Processor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Main_Processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Main_Processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Main_Processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_Processor_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_Processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_File.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register_File.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Main_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Main_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_Main_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1617541181" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1617541181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617619558" xil_pn:in_ck="2409943977276071096" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1617619557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Execution_Writeback.v"/>
      <outfile xil_pn:name="Instruction_Fetch.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="Main_Processor.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="test_Main.v"/>
    </transform>
    <transform xil_pn:end_ts="1617541181" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6987045207801913317" xil_pn:start_ts="1617541181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617541181" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5102605031427944163" xil_pn:start_ts="1617541181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617541181" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5003031064404261286" xil_pn:start_ts="1617541181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617619578" xil_pn:in_ck="2409943977276071096" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1617619578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Execution_Writeback.v"/>
      <outfile xil_pn:name="Instruction_Fetch.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="Main_Processor.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="test_Main.v"/>
    </transform>
    <transform xil_pn:end_ts="1617619581" xil_pn:in_ck="2409943977276071096" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9170361257217579351" xil_pn:start_ts="1617619578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_Main_beh.prj"/>
      <outfile xil_pn:name="test_Main_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1617619581" xil_pn:in_ck="4418287604783762893" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-127205740111049798" xil_pn:start_ts="1617619581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_Main_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1617541026" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1617541026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617541026" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1500674783911718979" xil_pn:start_ts="1617541026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617541026" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5003031064404261286" xil_pn:start_ts="1617541026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617541026" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1617541026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617541026" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4636570163052580603" xil_pn:start_ts="1617541026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617541026" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297138737980" xil_pn:start_ts="1617541026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617541026" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7518470977293204764" xil_pn:start_ts="1617541026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617541038" xil_pn:in_ck="-5789775888138590512" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="367669900301422413" xil_pn:start_ts="1617541026">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Main_Processor.lso"/>
      <outfile xil_pn:name="Main_Processor.prj"/>
      <outfile xil_pn:name="Main_Processor.syr"/>
      <outfile xil_pn:name="Main_Processor.xst"/>
      <outfile xil_pn:name="Main_Processor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
