{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575606734131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575606734141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 20:32:14 2019 " "Processing started: Thu Dec 05 20:32:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575606734141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606734141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606734141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575606735116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575606735116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.sv 0 0 " "Found 0 design units, including 0 entities, in source file modules.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/shiftreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor " "Found entity 1: substractor" {  } { { "substractor.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/substractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/sevenseg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/mux2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_decoder " "Found entity 1: keyboard_decoder" {  } { { "keyboard_decoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nesreader.sv 5 5 " "Found 5 design units, including 5 entities, in source file nesreader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesReader " "Found entity 1: NesReader" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751138 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter4 " "Found entity 2: Counter4" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751138 ""} { "Info" "ISGN_ENTITY_NAME" "3 NesLatchStateDecoder " "Found entity 3: NesLatchStateDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751138 ""} { "Info" "ISGN_ENTITY_NAME" "4 NesClockStateDecoder " "Found entity 4: NesClockStateDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751138 ""} { "Info" "ISGN_ENTITY_NAME" "5 NesDataReceiverDecoder " "Found entity 5: NesDataReceiverDecoder" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "witchcraft.sv 1 1 " "Found 1 design units, including 1 entities, in source file witchcraft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 witchcraft " "Found entity 1: witchcraft" {  } { { "witchcraft.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/witchcraft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/comparator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nesdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nesdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesDecoder " "Found entity 1: NesDecoder" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2keyboard.sv 5 5 " "Found 5 design units, including 5 entities, in source file ps2keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2keyboard " "Found entity 1: PS2keyboard" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751179 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftregister11 " "Found entity 2: shiftregister11" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751179 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftregistertotal " "Found entity 3: shiftregistertotal" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751179 ""} { "Info" "ISGN_ENTITY_NAME" "4 idlecounter2 " "Found entity 4: idlecounter2" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751179 ""} { "Info" "ISGN_ENTITY_NAME" "5 comparator11 " "Found entity 5: comparator11" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/vga.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator2.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Found entity 1: comparator2" {  } { { "comparator2.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/comparator2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sound.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sound " "Found entity 1: clk_sound" {  } { { "clk_sound.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_sound.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speaker.sv 1 1 " "Found 1 design units, including 1 entities, in source file speaker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speaker " "Found entity 1: speaker" {  } { { "speaker.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_strip.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_strip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_strip " "Found entity 1: LED_strip" {  } { { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_led.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_LED " "Found entity 1: clk_LED" {  } { { "clk_LED.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_comparator11 PS2keyboard.sv(16) " "Verilog HDL Implicit Net warning at PS2keyboard.sv(16): created implicit net for \"c_comparator11\"" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751240 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(14) " "Verilog HDL Instantiation warning at vga.sv(14): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/vga.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575606751243 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(21) " "Verilog HDL Instantiation warning at vga.sv(21): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/vga.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575606751243 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(26) " "Verilog HDL Instantiation warning at vga.sv(26): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/vga.sv" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575606751243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575606751453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesReader NesReader:NesReader " "Elaborating entity \"NesReader\" for hierarchy \"NesReader:NesReader\"" {  } { { "FinalProject.sv" "NesReader" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 NesReader:NesReader\|Counter4:matt_i1 " "Elaborating entity \"Counter4\" for hierarchy \"NesReader:NesReader\|Counter4:matt_i1\"" {  } { { "NesReader.sv" "matt_i1" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NesReader.sv(69) " "Verilog HDL assignment warning at NesReader.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "NesReader.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575606751461 "|FinalProject|NesReader:comb_3|Counter4:matt_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesClockStateDecoder NesReader:NesReader\|NesClockStateDecoder:matt_i2 " "Elaborating entity \"NesClockStateDecoder\" for hierarchy \"NesReader:NesReader\|NesClockStateDecoder:matt_i2\"" {  } { { "NesReader.sv" "matt_i2" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesLatchStateDecoder NesReader:NesReader\|NesLatchStateDecoder:matt_i3 " "Elaborating entity \"NesLatchStateDecoder\" for hierarchy \"NesReader:NesReader\|NesLatchStateDecoder:matt_i3\"" {  } { { "NesReader.sv" "matt_i3" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesDataReceiverDecoder NesReader:NesReader\|NesDataReceiverDecoder:matt_i4 " "Elaborating entity \"NesDataReceiverDecoder\" for hierarchy \"NesReader:NesReader\|NesDataReceiverDecoder:matt_i4\"" {  } { { "NesReader.sv" "matt_i4" { Text "C:/Users/Khang/Desktop/Final Project/NesReader.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesDecoder NesDecoder:NesDecoder " "Elaborating entity \"NesDecoder\" for hierarchy \"NesDecoder:NesDecoder\"" {  } { { "FinalProject.sv" "NesDecoder" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751473 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "select_button NesDecoder.sv(12) " "Verilog HDL Always Construct warning at NesDecoder.sv(12): variable \"select_button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575606751474 "|FinalProject|NesDecoder:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a NesDecoder.sv(14) " "Verilog HDL Always Construct warning at NesDecoder.sv(14): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575606751474 "|FinalProject|NesDecoder:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b NesDecoder.sv(16) " "Verilog HDL Always Construct warning at NesDecoder.sv(16): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575606751474 "|FinalProject|NesDecoder:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select_key NesDecoder.sv(10) " "Verilog HDL Always Construct warning at NesDecoder.sv(10): inferring latch(es) for variable \"select_key\", which holds its previous value in one or more paths through the always construct" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575606751474 "|FinalProject|NesDecoder:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select NesDecoder.sv(10) " "Verilog HDL Always Construct warning at NesDecoder.sv(10): inferring latch(es) for variable \"select\", which holds its previous value in one or more paths through the always construct" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575606751474 "|FinalProject|NesDecoder:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select NesDecoder.sv(10) " "Inferred latch for \"select\" at NesDecoder.sv(10)" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751474 "|FinalProject|NesDecoder:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select_key NesDecoder.sv(10) " "Inferred latch for \"select_key\" at NesDecoder.sv(10)" {  } { { "NesDecoder.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/NesDecoder.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751474 "|FinalProject|NesDecoder:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2keyboard PS2keyboard:PS2keyboard " "Elaborating entity \"PS2keyboard\" for hierarchy \"PS2keyboard:PS2keyboard\"" {  } { { "FinalProject.sv" "PS2keyboard" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister11 PS2keyboard:PS2keyboard\|shiftregister11:shiftregister11 " "Elaborating entity \"shiftregister11\" for hierarchy \"PS2keyboard:PS2keyboard\|shiftregister11:shiftregister11\"" {  } { { "PS2keyboard.sv" "shiftregister11" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idlecounter2 PS2keyboard:PS2keyboard\|idlecounter2:idlecounter2 " "Elaborating entity \"idlecounter2\" for hierarchy \"PS2keyboard:PS2keyboard\|idlecounter2:idlecounter2\"" {  } { { "PS2keyboard.sv" "idlecounter2" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PS2keyboard.sv(104) " "Verilog HDL assignment warning at PS2keyboard.sv(104): truncated value with size 32 to match size of target (4)" {  } { { "PS2keyboard.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575606751486 "|FinalProject|PS2keyboard:comb_5|idlecounter2:idlecounter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator11 PS2keyboard:PS2keyboard\|comparator11:comparator11 " "Elaborating entity \"comparator11\" for hierarchy \"PS2keyboard:PS2keyboard\|comparator11:comparator11\"" {  } { { "PS2keyboard.sv" "comparator11" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregistertotal PS2keyboard:PS2keyboard\|shiftregistertotal:shiftregistertotal " "Elaborating entity \"shiftregistertotal\" for hierarchy \"PS2keyboard:PS2keyboard\|shiftregistertotal:shiftregistertotal\"" {  } { { "PS2keyboard.sv" "shiftregistertotal" { Text "C:/Users/Khang/Desktop/Final Project/PS2keyboard.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_decoder keyboard_decoder:keyboard_decoder " "Elaborating entity \"keyboard_decoder\" for hierarchy \"keyboard_decoder:keyboard_decoder\"" {  } { { "FinalProject.sv" "keyboard_decoder" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751496 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "pll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575606751526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL keyboard_decoder:keyboard_decoder\|PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"keyboard_decoder:keyboard_decoder\|PLL:pll\"" {  } { { "keyboard_decoder.sv" "pll" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Khang/Desktop/Final Project/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751623 ""}  } { { "pll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575606751623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"keyboard_decoder:keyboard_decoder\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "witchcraft keyboard_decoder:keyboard_decoder\|witchcraft:h " "Elaborating entity \"witchcraft\" for hierarchy \"keyboard_decoder:keyboard_decoder\|witchcraft:h\"" {  } { { "keyboard_decoder.sv" "h" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "witchcraft keyboard_decoder:keyboard_decoder\|witchcraft:v " "Elaborating entity \"witchcraft\" for hierarchy \"keyboard_decoder:keyboard_decoder\|witchcraft:v\"" {  } { { "keyboard_decoder.sv" "v" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder keyboard_decoder:keyboard_decoder\|decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"keyboard_decoder:keyboard_decoder\|decoder:decoder\"" {  } { { "keyboard_decoder.sv" "decoder" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg keyboard_decoder:keyboard_decoder\|sevenseg:seven " "Elaborating entity \"sevenseg\" for hierarchy \"keyboard_decoder:keyboard_decoder\|sevenseg:seven\"" {  } { { "keyboard_decoder.sv" "seven" { Text "C:/Users/Khang/Desktop/Final Project/keyboard_decoder.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator2 comparator2:comparator2 " "Elaborating entity \"comparator2\" for hierarchy \"comparator2:comparator2\"" {  } { { "FinalProject.sv" "comparator2" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:numbers " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:numbers\"" {  } { { "FinalProject.sv" "numbers" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add_sub " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add_sub\"" {  } { { "FinalProject.sv" "add_sub" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751792 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y add_sub.sv(15) " "Verilog HDL Always Construct warning at add_sub.sv(15): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575606751793 "|FinalProject|add_sub:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] add_sub.sv(15) " "Inferred latch for \"y\[0\]\" at add_sub.sv(15)" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751793 "|FinalProject|add_sub:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] add_sub.sv(15) " "Inferred latch for \"y\[1\]\" at add_sub.sv(15)" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751793 "|FinalProject|add_sub:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] add_sub.sv(15) " "Inferred latch for \"y\[2\]\" at add_sub.sv(15)" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751794 "|FinalProject|add_sub:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] add_sub.sv(15) " "Inferred latch for \"y\[3\]\" at add_sub.sv(15)" {  } { { "add_sub.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/add_sub.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751794 "|FinalProject|add_sub:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2\"" {  } { { "FinalProject.sv" "mux2" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speaker speaker:speaker " "Elaborating entity \"speaker\" for hierarchy \"speaker:speaker\"" {  } { { "FinalProject.sv" "speaker" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_sound speaker:speaker\|clk_sound:sound " "Elaborating entity \"clk_sound\" for hierarchy \"speaker:speaker\|clk_sound:sound\"" {  } { { "speaker.sv" "sound" { Text "C:/Users/Khang/Desktop/Final Project/speaker.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll speaker:speaker\|clk_sound:sound\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"speaker:speaker\|clk_sound:sound\|altpll:altpll_component\"" {  } { { "clk_sound.v" "altpll_component" { Text "C:/Users/Khang/Desktop/Final Project/clk_sound.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "speaker:speaker\|clk_sound:sound\|altpll:altpll_component " "Elaborated megafunction instantiation \"speaker:speaker\|clk_sound:sound\|altpll:altpll_component\"" {  } { { "clk_sound.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_sound.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "speaker:speaker\|clk_sound:sound\|altpll:altpll_component " "Instantiated megafunction \"speaker:speaker\|clk_sound:sound\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1250000 " "Parameter \"clk0_divide_by\" = \"1250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 11 " "Parameter \"clk0_multiply_by\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50000000 " "Parameter \"clk1_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 261 " "Parameter \"clk1_multiply_by\" = \"261\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_sound " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_sound\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606751841 ""}  } { { "clk_sound.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_sound.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575606751841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_sound_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_sound_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sound_altpll " "Found entity 1: clk_sound_altpll" {  } { { "db/clk_sound_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/clk_sound_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606751966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606751966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_sound_altpll speaker:speaker\|clk_sound:sound\|altpll:altpll_component\|clk_sound_altpll:auto_generated " "Elaborating entity \"clk_sound_altpll\" for hierarchy \"speaker:speaker\|clk_sound:sound\|altpll:altpll_component\|clk_sound_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_strip LED_strip:LED_strip " "Elaborating entity \"LED_strip\" for hierarchy \"LED_strip:LED_strip\"" {  } { { "FinalProject.sv" "LED_strip" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606751992 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "LED_strip.sv(14) " "Verilog HDL warning at LED_strip.sv(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1575606751994 "|FinalProject|LED_strip:LED_strip"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "LED_strip.sv(15) " "Verilog HDL warning at LED_strip.sv(15): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 15 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1575606751995 "|FinalProject|LED_strip:LED_strip"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "LED_strip.sv(16) " "Verilog HDL warning at LED_strip.sv(16): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 16 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1575606751995 "|FinalProject|LED_strip:LED_strip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_LED LED_strip:LED_strip\|clk_LED:clk_LED " "Elaborating entity \"clk_LED\" for hierarchy \"LED_strip:LED_strip\|clk_LED:clk_LED\"" {  } { { "LED_strip.sv" "clk_LED" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606752012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\"" {  } { { "clk_LED.v" "altpll_component" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606752037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component " "Elaborated megafunction instantiation \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\"" {  } { { "clk_LED.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606752039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component " "Instantiated megafunction \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_LED " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_LED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575606752039 ""}  } { { "clk_LED.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575606752039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_led_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_led_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_LED_altpll " "Found entity 1: clk_LED_altpll" {  } { { "db/clk_led_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/clk_led_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575606752162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606752162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_LED_altpll LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\|clk_LED_altpll:auto_generated " "Elaborating entity \"clk_LED_altpll\" for hierarchy \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\|clk_LED_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606752167 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752258 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575606752258 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752258 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752258 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752258 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575606752258 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752259 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575606752259 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752260 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752260 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575606752260 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752261 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752261 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752261 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752261 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752261 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575606752261 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752264 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752264 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752264 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752264 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752264 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575606752264 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752266 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752266 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752266 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752266 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752266 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575606752266 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752267 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575606752267 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "a\[4\] " "Net \"a\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "a\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "b\[4\] " "Net \"b\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "b\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "s\[4\] " "Net \"s\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "s\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y\[4\] " "Net \"y\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "y\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "num_out\[4\] " "Net \"num_out\[4\]\" is missing source, defaulting to GND" {  } { { "FinalProject.sv" "num_out\[4\]" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1575606752269 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1575606752269 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\|clk_LED_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"LED_strip:LED_strip\|clk_LED:clk_LED\|altpll:altpll_component\|clk_LED_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clk_led_altpll.v" "" { Text "C:/Users/Khang/Desktop/Final Project/db/clk_led_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "clk_LED.v" "" { Text "C:/Users/Khang/Desktop/Final Project/clk_LED.v" 90 0 0 } } { "LED_strip.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/LED_strip.sv" 9 0 0 } } { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606752452 "|FinalProject|LED_strip:LED_strip|clk_LED:clk_LED|altpll:altpll_component|clk_LED_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575606752452 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575606752452 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575606753016 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[0\] VCC " "Pin \"ledred\[0\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledred[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[1\] VCC " "Pin \"ledred\[1\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledred[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[2\] VCC " "Pin \"ledred\[2\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledred[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[3\] VCC " "Pin \"ledred\[3\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledred[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[4\] VCC " "Pin \"ledred\[4\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledred[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[5\] VCC " "Pin \"ledred\[5\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledred[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[6\] VCC " "Pin \"ledred\[6\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledred[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledred\[7\] VCC " "Pin \"ledred\[7\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledred[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[0\] VCC " "Pin \"ledgreen\[0\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledgreen[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[1\] VCC " "Pin \"ledgreen\[1\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledgreen[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[2\] VCC " "Pin \"ledgreen\[2\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledgreen[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[3\] VCC " "Pin \"ledgreen\[3\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledgreen[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[4\] VCC " "Pin \"ledgreen\[4\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledgreen[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[5\] VCC " "Pin \"ledgreen\[5\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledgreen[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[6\] VCC " "Pin \"ledgreen\[6\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledgreen[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledgreen\[7\] VCC " "Pin \"ledgreen\[7\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledgreen[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[0\] VCC " "Pin \"ledblue\[0\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledblue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[1\] VCC " "Pin \"ledblue\[1\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledblue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[2\] VCC " "Pin \"ledblue\[2\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledblue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[3\] VCC " "Pin \"ledblue\[3\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledblue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[4\] VCC " "Pin \"ledblue\[4\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledblue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[5\] VCC " "Pin \"ledblue\[5\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledblue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[6\] VCC " "Pin \"ledblue\[6\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledblue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledblue\[7\] VCC " "Pin \"ledblue\[7\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|ledblue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] VCC " "Pin \"seg\[6\]\" is stuck at VCC" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575606753051 "|FinalProject|seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575606753051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575606753171 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575606753642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575606754263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575606754263 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_keyboard " "No output dependent on input pin \"input_keyboard\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|input_keyboard"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[7\] " "No output dependent on input pin \"analog\[7\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|analog[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[6\] " "No output dependent on input pin \"analog\[6\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|analog[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[5\] " "No output dependent on input pin \"analog\[5\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|analog[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[4\] " "No output dependent on input pin \"analog\[4\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|analog[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[3\] " "No output dependent on input pin \"analog\[3\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|analog[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[2\] " "No output dependent on input pin \"analog\[2\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|analog[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[1\] " "No output dependent on input pin \"analog\[1\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|analog[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "analog\[0\] " "No output dependent on input pin \"analog\[0\]\"" {  } { { "FinalProject.sv" "" { Text "C:/Users/Khang/Desktop/Final Project/FinalProject.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575606754449 "|FinalProject|analog[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575606754449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575606754449 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575606754449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575606754449 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575606754449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575606754449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575606754555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 20:32:34 2019 " "Processing ended: Thu Dec 05 20:32:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575606754555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575606754555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575606754555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575606754555 ""}
