ARM GAS  /tmp/cc0iHq0p.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"stm32f3xx_it.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.SysTick_Handler,"ax",%progbits
  22              		.align	2
  23              		.global	SysTick_Handler
  24              		.thumb
  25              		.thumb_func
  27              	SysTick_Handler:
  28              	.LFB129:
  29              		.file 1 "Src/stm32f3xx_it.c"
   1:Src/stm32f3xx_it.c **** /**
   2:Src/stm32f3xx_it.c ****   ******************************************************************************
   3:Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   4:Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32f3xx_it.c ****   ******************************************************************************
   6:Src/stm32f3xx_it.c ****   *
   7:Src/stm32f3xx_it.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
   8:Src/stm32f3xx_it.c ****   *
   9:Src/stm32f3xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32f3xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32f3xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32f3xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32f3xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32f3xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32f3xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32f3xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32f3xx_it.c ****   *
  20:Src/stm32f3xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32f3xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32f3xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32f3xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32f3xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32f3xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32f3xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32f3xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32f3xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32f3xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /tmp/cc0iHq0p.s 			page 2


  30:Src/stm32f3xx_it.c ****   *
  31:Src/stm32f3xx_it.c ****   ******************************************************************************
  32:Src/stm32f3xx_it.c ****   */
  33:Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Src/stm32f3xx_it.c **** #include "stm32f3xx_hal.h"
  35:Src/stm32f3xx_it.c **** #include "stm32f3xx.h"
  36:Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  37:Src/stm32f3xx_it.c **** #include "cmsis_os.h"
  38:Src/stm32f3xx_it.c **** 
  39:Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  40:Src/stm32f3xx_it.c **** 
  41:Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  42:Src/stm32f3xx_it.c **** 
  43:Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  44:Src/stm32f3xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  45:Src/stm32f3xx_it.c **** 
  46:Src/stm32f3xx_it.c **** extern TIM_HandleTypeDef htim15;
  47:Src/stm32f3xx_it.c **** 
  48:Src/stm32f3xx_it.c **** /******************************************************************************/
  49:Src/stm32f3xx_it.c **** /*            Cortex-M4 Processor Interruption and Exception Handlers         */ 
  50:Src/stm32f3xx_it.c **** /******************************************************************************/
  51:Src/stm32f3xx_it.c **** 
  52:Src/stm32f3xx_it.c **** /**
  53:Src/stm32f3xx_it.c **** * @brief This function handles System tick timer.
  54:Src/stm32f3xx_it.c **** */
  55:Src/stm32f3xx_it.c **** void SysTick_Handler(void)
  56:Src/stm32f3xx_it.c **** {
  30              		.loc 1 56 0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  57:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
  58:Src/stm32f3xx_it.c **** 
  59:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
  60:Src/stm32f3xx_it.c ****   osSystickHandler();
  39              		.loc 1 60 0
  40 0002 FFF7FEFF 		bl	osSystickHandler
  41              	.LVL0:
  42 0006 08BD     		pop	{r3, pc}
  43              		.cfi_endproc
  44              	.LFE129:
  46              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
  47              		.align	2
  48              		.global	DMA1_Channel1_IRQHandler
  49              		.thumb
  50              		.thumb_func
  52              	DMA1_Channel1_IRQHandler:
  53              	.LFB130:
  61:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
  62:Src/stm32f3xx_it.c **** 
  63:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
  64:Src/stm32f3xx_it.c **** }
ARM GAS  /tmp/cc0iHq0p.s 			page 3


  65:Src/stm32f3xx_it.c **** 
  66:Src/stm32f3xx_it.c **** /******************************************************************************/
  67:Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
  68:Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
  69:Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
  70:Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
  71:Src/stm32f3xx_it.c **** /******************************************************************************/
  72:Src/stm32f3xx_it.c **** 
  73:Src/stm32f3xx_it.c **** /**
  74:Src/stm32f3xx_it.c **** * @brief This function handles DMA1 channel1 global interrupt.
  75:Src/stm32f3xx_it.c **** */
  76:Src/stm32f3xx_it.c **** void DMA1_Channel1_IRQHandler(void)
  77:Src/stm32f3xx_it.c **** {
  54              		.loc 1 77 0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58 0000 08B5     		push	{r3, lr}
  59              	.LCFI1:
  60              		.cfi_def_cfa_offset 8
  61              		.cfi_offset 3, -8
  62              		.cfi_offset 14, -4
  78:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  79:Src/stm32f3xx_it.c **** 
  80:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
  81:Src/stm32f3xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
  63              		.loc 1 81 0
  64 0002 0248     		ldr	r0, .L5
  65 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
  66              	.LVL1:
  67 0008 08BD     		pop	{r3, pc}
  68              	.L6:
  69 000a 00BF     		.align	2
  70              	.L5:
  71 000c 00000000 		.word	hdma_adc1
  72              		.cfi_endproc
  73              	.LFE130:
  75              		.section	.text.TIM1_BRK_TIM15_IRQHandler,"ax",%progbits
  76              		.align	2
  77              		.global	TIM1_BRK_TIM15_IRQHandler
  78              		.thumb
  79              		.thumb_func
  81              	TIM1_BRK_TIM15_IRQHandler:
  82              	.LFB131:
  82:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  83:Src/stm32f3xx_it.c **** 
  84:Src/stm32f3xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
  85:Src/stm32f3xx_it.c **** }
  86:Src/stm32f3xx_it.c **** 
  87:Src/stm32f3xx_it.c **** /**
  88:Src/stm32f3xx_it.c **** * @brief This function handles TIM1 break and TIM15 interrupts.
  89:Src/stm32f3xx_it.c **** */
  90:Src/stm32f3xx_it.c **** void TIM1_BRK_TIM15_IRQHandler(void)
  91:Src/stm32f3xx_it.c **** {
  83              		.loc 1 91 0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc0iHq0p.s 			page 4


  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87 0000 08B5     		push	{r3, lr}
  88              	.LCFI2:
  89              		.cfi_def_cfa_offset 8
  90              		.cfi_offset 3, -8
  91              		.cfi_offset 14, -4
  92:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
  93:Src/stm32f3xx_it.c **** 
  94:Src/stm32f3xx_it.c ****   /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  95:Src/stm32f3xx_it.c ****   HAL_TIM_IRQHandler(&htim15);
  92              		.loc 1 95 0
  93 0002 0248     		ldr	r0, .L9
  94 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
  95              	.LVL2:
  96 0008 08BD     		pop	{r3, pc}
  97              	.L10:
  98 000a 00BF     		.align	2
  99              	.L9:
 100 000c 00000000 		.word	htim15
 101              		.cfi_endproc
 102              	.LFE131:
 104              		.text
 105              	.Letext0:
 106              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 107              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 108              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 109              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 110              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 111              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 112              		.file 8 "Drivers/CMSIS/Include/core_cm4.h"
 113              		.file 9 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
ARM GAS  /tmp/cc0iHq0p.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_it.c
     /tmp/cc0iHq0p.s:22     .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc0iHq0p.s:27     .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cc0iHq0p.s:47     .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/cc0iHq0p.s:52     .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/cc0iHq0p.s:71     .text.DMA1_Channel1_IRQHandler:000000000000000c $d
     /tmp/cc0iHq0p.s:76     .text.TIM1_BRK_TIM15_IRQHandler:0000000000000000 $t
     /tmp/cc0iHq0p.s:81     .text.TIM1_BRK_TIM15_IRQHandler:0000000000000000 TIM1_BRK_TIM15_IRQHandler
     /tmp/cc0iHq0p.s:100    .text.TIM1_BRK_TIM15_IRQHandler:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
osSystickHandler
HAL_DMA_IRQHandler
hdma_adc1
HAL_TIM_IRQHandler
htim15
