
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033361                       # Number of seconds simulated
sim_ticks                                 33361207215                       # Number of ticks simulated
final_tick                               604864130334                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54851                       # Simulator instruction rate (inst/s)
host_op_rate                                    71428                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 803632                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894552                       # Number of bytes of host memory used
host_seconds                                 41513.04                       # Real time elapsed on the host
sim_insts                                  2277039384                       # Number of instructions simulated
sim_ops                                    2965209356                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2161664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2924800                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5090176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       819584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            819584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16888                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22850                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39767                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6403                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6403                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64795737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     87670688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               152577692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             111267                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24566977                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24566977                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24566977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64795737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     87670688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              177144669                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80002896                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28435385                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24864175                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802297                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14183820                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13680813                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044898                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56768                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33534222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158217914                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28435385                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15725711                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32574623                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8852033                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4141916                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16530840                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77290255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.356388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44715632     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614535      2.09%     59.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953641      3.82%     63.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769526      3.58%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4561360      5.90%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4751179      6.15%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127261      1.46%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846444      1.10%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950677     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77290255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355429                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.977652                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34597500                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4007243                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31526228                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       124988                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7034286                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093829                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177019533                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7034286                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36052245                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1549173                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       437491                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30185534                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2031517                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172366672                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689245                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       831364                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228865071                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784550891                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784550891                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79968860                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20361                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5408183                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26514437                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762711                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96837                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1808660                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163140940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137707036                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183504                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48943622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134353421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77290255                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781687                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840838                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26904477     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14442357     18.69%     53.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12473476     16.14%     69.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7671841      9.93%     79.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8043504     10.41%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722300      6.11%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2092622      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556468      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383210      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77290255                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541403     66.17%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175352     21.43%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101390     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108008870     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085275      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23700714     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4902256      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137707036                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.721276                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818145                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005941                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353705970                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212104850                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133211318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138525181                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338240                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7584366                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          831                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409356                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7034286                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         928505                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        61376                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163160804                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26514437                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762711                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          245                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021840                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135130899                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22778592                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576131                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27560002                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20421114                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4781410                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.689075                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133360194                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133211318                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81836043                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199727928                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.665081                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409738                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49549882                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807053                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70255969                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617109                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32445171     46.18%     46.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846532     21.13%     67.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309677     11.83%     79.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2817042      4.01%     83.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695398      3.84%     86.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1117397      1.59%     88.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2998423      4.27%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875173      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4151156      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70255969                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4151156                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229266281                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333362776                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2712641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.800029                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.800029                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.249955                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.249955                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625081343                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174603774                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182462902                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80002896                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28026737                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22803076                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1911687                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11639743                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10916636                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2953780                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80966                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28098313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155456204                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28026737                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13870416                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34183991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10278972                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6375682                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13748425                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       806139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76982464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42798473     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3005970      3.90%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2440776      3.17%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5891571      7.65%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1593702      2.07%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2044198      2.66%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1485704      1.93%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          831554      1.08%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16890516     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76982464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350322                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.943132                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29397091                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6202885                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32870706                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225326                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8286451                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4770882                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38329                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185829805                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75062                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8286451                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31547674                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1353974                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1658570                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30893555                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3242235                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179303885                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        33505                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1342370                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1006438                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2786                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251064237                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    837035888                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    837035888                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153756332                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97307807                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36898                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20814                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8887395                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16727954                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8507806                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132156                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2527728                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169518359                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35513                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134627875                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263472                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58625308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178976596                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5729                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76982464                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748812                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27091900     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16523462     21.46%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10684842     13.88%     70.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7976462     10.36%     80.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6878687      8.94%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3546730      4.61%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3057883      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       570337      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       652161      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76982464                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         787894     70.97%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161929     14.59%     85.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160383     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112168505     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1917042      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14891      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13359284      9.92%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7168153      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134627875                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.682788                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1110213                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008247                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    347611899                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228179763                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131205046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135738088                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       507572                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6609893                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2580                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2180277                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8286451                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         531670                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73558                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169553873                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       419010                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16727954                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8507806                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20621                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65845                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1139296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1078821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2218117                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132498608                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12538816                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2129267                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19518543                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18691030                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6979727                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.656173                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131291826                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131205046                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85520166                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241410247                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.640004                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354252                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90073582                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110617293                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58937454                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1916121                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68696013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610243                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137138                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27066431     39.40%     39.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18878398     27.48%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7681437     11.18%     78.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4318176      6.29%     84.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3521964      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1421259      2.07%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1693340      2.46%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       852762      1.24%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3262246      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68696013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90073582                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110617293                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16445580                       # Number of memory references committed
system.switch_cpus1.commit.loads             10118055                       # Number of loads committed
system.switch_cpus1.commit.membars              14892                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15893334                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99670047                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2251723                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3262246                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234988514                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          347401180                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3020432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90073582                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110617293                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90073582                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.888195                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.888195                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.125879                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.125879                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       596057255                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181346336                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171493350                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29784                       # number of misc regfile writes
system.l20.replacements                         16905                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172703                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21001                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.223561                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.713966                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.419240                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3134.197062                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           892.669732                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016288                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000591                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.765185                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.217937                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32677                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32677                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8182                       # number of Writeback hits
system.l20.Writeback_hits::total                 8182                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32677                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32677                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32677                       # number of overall hits
system.l20.overall_hits::total                  32677                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16888                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16904                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16888                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16904                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16888                       # number of overall misses
system.l20.overall_misses::total                16904                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2270644                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1686097964                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1688368608                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2270644                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1686097964                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1688368608                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2270644                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1686097964                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1688368608                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49565                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49581                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8182                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8182                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49565                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49581                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49565                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49581                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.340724                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340937                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.340724                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.340937                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.340724                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.340937                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99840.002605                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99879.827733                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99840.002605                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99879.827733                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99840.002605                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99879.827733                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2640                       # number of writebacks
system.l20.writebacks::total                     2640                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16888                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16904                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16888                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16904                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16888                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16904                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1559272473                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1561422889                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1559272473                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1561422889                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1559272473                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1561422889                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.340724                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340937                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.340724                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.340937                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.340724                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.340937                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92330.203280                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92370.024195                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92330.203280                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92370.024195                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92330.203280                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92370.024195                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22863                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          346067                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26959                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.836789                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.150761                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.668463                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2581.213264                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1474.967512                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009070                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000651                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.630179                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.360099                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42563                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42563                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11677                       # number of Writeback hits
system.l21.Writeback_hits::total                11677                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42563                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42563                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42563                       # number of overall hits
system.l21.overall_hits::total                  42563                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22850                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22863                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22850                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22863                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22850                       # number of overall misses
system.l21.overall_misses::total                22863                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1432906                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2401576708                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2403009614                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1432906                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2401576708                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2403009614                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1432906                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2401576708                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2403009614                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65413                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65426                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11677                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11677                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65413                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65426                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65413                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65426                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.349319                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.349448                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.349319                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.349448                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.349319                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.349448                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 110223.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 105101.825295                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 105104.737524                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 110223.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 105101.825295                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 105104.737524                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 110223.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 105101.825295                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 105104.737524                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3763                       # number of writebacks
system.l21.writebacks::total                     3763                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22850                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22863                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22850                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22863                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22850                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22863                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1334527                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2226043466                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2227377993                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1334527                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2226043466                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2227377993                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1334527                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2226043466                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2227377993                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.349319                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.349448                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.349319                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.349448                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.349319                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.349448                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102655.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97419.845339                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 97422.822595                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102655.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 97419.845339                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 97422.822595                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102655.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 97419.845339                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 97422.822595                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.985424                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016562935                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872123.268877                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.985424                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025618                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16530821                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16530821                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16530821                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16530821                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16530821                       # number of overall hits
system.cpu0.icache.overall_hits::total       16530821                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3021793                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3021793                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16530840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16530840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16530840                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16530840                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16530840                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16530840                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49565                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246453286                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49821                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4946.775175                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.305751                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.694249                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825413                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174587                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20670516                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20670516                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004008                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004008                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004008                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004008                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       166007                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       166007                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       166007                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        166007                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       166007                       # number of overall misses
system.cpu0.dcache.overall_misses::total       166007                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11534648425                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11534648425                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11534648425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11534648425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11534648425                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11534648425                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20836523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20836523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25170015                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25170015                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25170015                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25170015                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007967                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007967                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006595                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006595                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006595                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006595                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 69482.903884                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69482.903884                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69482.903884                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69482.903884                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69482.903884                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69482.903884                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8182                       # number of writebacks
system.cpu0.dcache.writebacks::total             8182                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       116442                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       116442                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       116442                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       116442                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       116442                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       116442                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49565                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49565                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49565                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1932088172                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1932088172                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1932088172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1932088172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1932088172                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1932088172                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38980.897246                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38980.897246                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38980.897246                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38980.897246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38980.897246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38980.897246                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996891                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100721821                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219197.219758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996891                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13748407                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13748407                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13748407                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13748407                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13748407                       # number of overall hits
system.cpu1.icache.overall_hits::total       13748407                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2037368                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2037368                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2037368                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2037368                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2037368                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2037368                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13748425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13748425                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13748425                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13748425                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13748425                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13748425                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 113187.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113187.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 113187.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113187.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 113187.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113187.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1456576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1456576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1456576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1456576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1456576                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1456576                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112044.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 112044.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 112044.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 112044.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 112044.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 112044.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65413                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192055773                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65669                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2924.603283                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.109321                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.890679                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898865                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101135                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9522214                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9522214                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6297742                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6297742                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20241                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20241                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14892                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14892                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15819956                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15819956                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15819956                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15819956                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140198                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140198                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140198                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140198                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140198                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140198                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7674399485                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7674399485                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7674399485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7674399485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7674399485                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7674399485                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9662412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9662412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6297742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6297742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15960154                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15960154                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15960154                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15960154                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014510                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008784                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008784                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008784                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008784                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 54739.721572                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54739.721572                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 54739.721572                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54739.721572                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 54739.721572                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54739.721572                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11677                       # number of writebacks
system.cpu1.dcache.writebacks::total            11677                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74785                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74785                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74785                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74785                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74785                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74785                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65413                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65413                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65413                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65413                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65413                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2732323821                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2732323821                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2732323821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2732323821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2732323821                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2732323821                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41770.348723                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41770.348723                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41770.348723                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41770.348723                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41770.348723                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41770.348723                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
