<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <title>Sign-off Ownership Highlight</title>

  <style>
    details {
      margin-top: 10px;
      background: #f9fafb;
      padding: 12px 16px;
      border-radius: 8px;
      border: 1px solid #e5e7eb;
    }

    summary {
      cursor: pointer;
      color: #1e40af;
    }

    summary:hover {
      text-decoration: underline;
    }

   details > summary {
    margin-bottom: 10px;
  }

    details ul li + li {
      margin-top: 10px;
    }
  </style>
</head>
<body> 
<nav style="margin-bottom: 20px;">
  <strong>TechNotesPark</strong> |
  <a href="../">Home</a> |
  <a href="../projects/career/career_timeline.pdf" target="_blank">Career</a> |
  <a href="../resume/">CV</a> |
  <a href="../projects/eda/">EDA Portfolio</a> |
  <a href="../projects/sales/">Sales & Customer Success</a>
</nav>

<hr>
  
<h3>Interview Discussion â€“ Sign-off Ownership</h3>

<ul>
  <li>
    <strong>
      "Can you walk us through a time when you owned sign-off readiness
      under tight schedule constraints?"
    </strong>

    <details>
      <summary><strong>My Talking Points</strong></summary>
      <ul>
        <li><strong>Situation:</strong> Late-stage ASIC approaching tape-out with unresolved DRC and manufacturability risks.</li>
        <li><strong>Task:</strong> Own end-to-end sign-off readiness without impacting schedule.</li>
        <li><strong>Action:</strong> Identified systematic violations, worked directly with layout and foundry teams, and prioritized fixes based on manufacturing risk.</li>
        <li><strong>Result:</strong> Achieved first-time-right tape-out with no critical sign-off issues.</li>
      </ul>
    </details>
  </li>

  <li>
    <strong>
      "How do you decide whether a violation requires a local fix
      versus a systematic layout or rule-level change?"
    </strong>

    <details>
      <summary><strong>My Talking Points</strong></summary>
      <ul>
        <li>Look for spatial repetition and pattern dependency.</li>
        <li>Evaluate impact on manufacturability and OPC sensitivity.</li>
        <li>Prefer systematic fixes when violations indicate process interaction.</li>
        <li>Balance risk vs. schedule when deciding scope of change.</li>
      </ul>
    </details>
  </li>

  <li>
    <strong>
      "What trade-offs do you consider between verification closure
      and manufacturing robustness?"
    </strong>

    <details>
      <summary><strong>My Talking Points</strong></summary>
      <ul>
        <li>Short-term closure vs. long-term yield and stability.</li>
        <li>Foundry guidance and silicon history.</li>
        <li>Risk of re-spin outweighs small schedule gain.</li>
      </ul>
    </details>
  </li>
</ul>
