stat,value,comment,file_name
sim_num_insn,19402,total number of instructions committed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_num_refs,5864,total number of loads and stores committed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_num_loads,3423,total number of loads committed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_num_stores,2441.0000,total number of stores committed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_num_branches,3083,total number of branches committed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_elapsed_time,1,total simulation time in seconds,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_inst_rate,19402.0000,simulation speed (in insts/sec),sim-outorder_test-fmath_bimod.cfg.out.txt
sim_total_insn,21736,total number of instructions executed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_total_refs,6363,total number of loads and stores executed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_total_loads,3776,total number of loads executed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_total_stores,2587.0000,total number of stores executed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_total_branches,3430,total number of branches executed,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_cycle,24829,total simulation time in cycles,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_IPC,0.7814,instructions per cycle,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_CPI,1.2797,cycles per instruction,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_exec_BW,0.8754,total instructions (mis-spec + committed) per cycle,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_IPB,6.2932,instruction per branch,sim-outorder_test-fmath_bimod.cfg.out.txt
IFQ_count,32260,cumulative IFQ occupancy,sim-outorder_test-fmath_bimod.cfg.out.txt
IFQ_fcount,6990,cumulative IFQ full count,sim-outorder_test-fmath_bimod.cfg.out.txt
ifq_occupancy,1.2993,avg IFQ occupancy (insn's),sim-outorder_test-fmath_bimod.cfg.out.txt
ifq_rate,0.8754,avg IFQ dispatch rate (insn/cycle),sim-outorder_test-fmath_bimod.cfg.out.txt
ifq_latency,1.4842,avg IFQ occupant latency (cycle's),sim-outorder_test-fmath_bimod.cfg.out.txt
ifq_full,0.2815,fraction of time (cycle's) IFQ was full,sim-outorder_test-fmath_bimod.cfg.out.txt
RUU_count,127183,cumulative RUU occupancy,sim-outorder_test-fmath_bimod.cfg.out.txt
RUU_fcount,3658,cumulative RUU full count,sim-outorder_test-fmath_bimod.cfg.out.txt
ruu_occupancy,5.1224,avg RUU occupancy (insn's),sim-outorder_test-fmath_bimod.cfg.out.txt
ruu_rate,0.8754,avg RUU dispatch rate (insn/cycle),sim-outorder_test-fmath_bimod.cfg.out.txt
ruu_latency,5.8513,avg RUU occupant latency (cycle's),sim-outorder_test-fmath_bimod.cfg.out.txt
ruu_full,0.1473,fraction of time (cycle's) RUU was full,sim-outorder_test-fmath_bimod.cfg.out.txt
LSQ_count,38447,cumulative LSQ occupancy,sim-outorder_test-fmath_bimod.cfg.out.txt
LSQ_fcount,990,cumulative LSQ full count,sim-outorder_test-fmath_bimod.cfg.out.txt
lsq_occupancy,1.5485,avg LSQ occupancy (insn's),sim-outorder_test-fmath_bimod.cfg.out.txt
lsq_rate,0.8754,avg LSQ dispatch rate (insn/cycle),sim-outorder_test-fmath_bimod.cfg.out.txt
lsq_latency,1.7688,avg LSQ occupant latency (cycle's),sim-outorder_test-fmath_bimod.cfg.out.txt
lsq_full,0.0399,fraction of time (cycle's) LSQ was full,sim-outorder_test-fmath_bimod.cfg.out.txt
sim_slip,179466,total number of slip cycles,sim-outorder_test-fmath_bimod.cfg.out.txt
avg_sim_slip,9.2499,the average slip between issue and retirement,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.lookups,3547,total number of bpred lookups,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.updates,3083,total number of updates,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.addr_hits,2422,total number of address-predicted hits,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.dir_hits,2697,total number of direction-predicted hits (includes addr-hits),sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.misses,386,total number of misses,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.jr_hits,339,total number of address-predicted hits for JR's,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.jr_seen,414,total number of JR's seen,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.jr_non_ras_hits.PP,44,total number of address-predicted hits for non-RAS JR's,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.jr_non_ras_seen.PP,75,total number of non-RAS JR's seen,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.bpred_addr_rate,0.7856,"branch address-prediction rate (i.e., addr-hits/updates)",sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.bpred_dir_rate,0.8748,"branch direction-prediction rate (i.e., all-hits/updates)",sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.bpred_jr_rate,0.8188,"JR address-prediction rate (i.e., JR addr-hits/JRs seen)",sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.bpred_jr_non_ras_rate.PP,0.5867,"non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)",sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.retstack_pushes,384,total number of address pushed onto ret-addr stack,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.retstack_pops,387,total number of address popped off of ret-addr stack,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.used_ras.PP,339,total number of RAS predictions used,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.ras_hits.PP,295,total number of RAS hits,sim-outorder_test-fmath_bimod.cfg.out.txt
bpred_bimod.ras_rate.PP,0.8702,"RAS prediction rate (i.e., RAS hits/used RAS)",sim-outorder_test-fmath_bimod.cfg.out.txt
il1.accesses,23213,total number of accesses,sim-outorder_test-fmath_bimod.cfg.out.txt
il1.hits,22275,total number of hits,sim-outorder_test-fmath_bimod.cfg.out.txt
il1.misses,938,total number of misses,sim-outorder_test-fmath_bimod.cfg.out.txt
il1.replacements,544,total number of replacements,sim-outorder_test-fmath_bimod.cfg.out.txt
il1.writebacks,0,total number of writebacks,sim-outorder_test-fmath_bimod.cfg.out.txt
il1.invalidations,0,total number of invalidations,sim-outorder_test-fmath_bimod.cfg.out.txt
il1.miss_rate,0.0404,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
il1.repl_rate,0.0234,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
il1.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
il1.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.accesses,5886,total number of accesses,sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.hits,5596,total number of hits,sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.misses,290,total number of misses,sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.replacements,1,total number of replacements,sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.writebacks,1,total number of writebacks,sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.invalidations,0,total number of invalidations,sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.miss_rate,0.0493,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.repl_rate,0.0002,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.wb_rate,0.0002,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
dl1.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.accesses,1229,total number of accesses,sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.hits,706,total number of hits,sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.misses,523,total number of misses,sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.replacements,0,total number of replacements,sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.writebacks,0,total number of writebacks,sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.invalidations,0,total number of invalidations,sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.miss_rate,0.4255,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
ul2.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.accesses,23213,total number of accesses,sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.hits,23190,total number of hits,sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.misses,23,total number of misses,sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.replacements,0,total number of replacements,sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.writebacks,0,total number of writebacks,sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.invalidations,0,total number of invalidations,sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.miss_rate,0.0010,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
itlb.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.accesses,5964,total number of accesses,sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.hits,5948,total number of hits,sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.misses,16,total number of misses,sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.replacements,0,total number of replacements,sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.writebacks,0,total number of writebacks,sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.invalidations,0,total number of invalidations,sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.miss_rate,0.0027,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
dtlb.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_bimod.cfg.out.txt
sim_invalid_addrs,0,total non-speculative bogus addresses seen (debug var),sim-outorder_test-fmath_bimod.cfg.out.txt
ld_text_base,0x0120000000,program text (code) segment base,sim-outorder_test-fmath_bimod.cfg.out.txt
ld_text_size,155648,program text (code) size in bytes,sim-outorder_test-fmath_bimod.cfg.out.txt
ld_data_base,0x0140000000,program initialized data segment base,sim-outorder_test-fmath_bimod.cfg.out.txt
ld_data_size,41216,program init'ed `.data' and uninit'ed `.bss' size in bytes,sim-outorder_test-fmath_bimod.cfg.out.txt
ld_stack_base,0x011ff9b000,program stack segment base (highest address in stack),sim-outorder_test-fmath_bimod.cfg.out.txt
ld_stack_size,16384,program initial stack size,sim-outorder_test-fmath_bimod.cfg.out.txt
ld_prog_entry,0x012000aed0,program entry point (initial PC),sim-outorder_test-fmath_bimod.cfg.out.txt
ld_environ_base,0x011ff97000,program environment base address address,sim-outorder_test-fmath_bimod.cfg.out.txt
ld_target_big_endian,0,"target executable endian-ness, non-zero if big endian",sim-outorder_test-fmath_bimod.cfg.out.txt
mem.page_count,24,total number of pages allocated,sim-outorder_test-fmath_bimod.cfg.out.txt
mem.page_mem,192k,total size of memory pages allocated,sim-outorder_test-fmath_bimod.cfg.out.txt
mem.ptab_misses,119,total first level page table misses,sim-outorder_test-fmath_bimod.cfg.out.txt
mem.ptab_accesses,489660,total page table accesses,sim-outorder_test-fmath_bimod.cfg.out.txt
mem.ptab_miss_rate,0.0002,first level page table miss rate,sim-outorder_test-fmath_bimod.cfg.out.txt
