$date
	Mon Mar 29 03:35:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_test $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module UUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 & S0 $end
$var wire 1 ! S $end
$var wire 1 ' C1 $end
$var wire 1 ( C0 $end
$scope module HA0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ( C $end
$var wire 1 & S $end
$upscope $end
$scope module HA1 $end
$var wire 1 & A $end
$var wire 1 % B $end
$var wire 1 ' C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
1&
1!
1$
0%
#15
1"
1'
0!
1%
#20
0"
0'
1!
1#
0$
0%
#25
1"
1'
0!
1%
#30
1(
0&
0'
0!
1$
0%
#35
1!
1%
#40
