============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/bin/td
   Built by =   dk
   Built at =   2024, j√∫n 20
   Run by =     dk
   Run Date =   Wed Nov 19 15:42:02 2025

   Run on =     dk-HP-250-G8-Notebook-PC
============================================================
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B -basic"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :       jtagen       |         P120          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "read_verilog -file al_ip/sample_memory.v"
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=6143,DATA_DEPTH_B=6143,MODE="PDPW",IMPLEMENT="32K") in /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/arch/ef2_macro.v(2846)
HDL-5007 WARNING: actual bit length 2 differs from formal bit length 1 for port 'beb' in al_ip/sample_memory.v(60)
HDL-1200 : Current top model is sample_memory
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/dk/Downloads/TD_5.0.3_28716_NL_Linux/TD_5.0.3_28716_NL/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1011 : Flatten model sample_memory
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "map_macro -nopad"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 12 instances.
SYN-2571 : Optimize after map_dsp, round 1, 12 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog al_ip/sample_memory_sim.v"
HDL-1201 : write out verilog file al_ip/sample_memory_sim.v
