{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606549091279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606549091279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 14:38:11 2020 " "Processing started: Sat Nov 28 14:38:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606549091279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606549091279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map 16bit_Processer -c 16bit_Processer --generate_functional_sim_netlist " "Command: quartus_map 16bit_Processer -c 16bit_Processer --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606549091280 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606549091888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "F:/VerilogHDL/Lab4/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549091971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549091971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veriloghdl/lab3/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /veriloghdl/lab3/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Lab3/RegisterFile.v" "" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549091976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549091976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/VerilogHDL/Lab4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549091981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549091981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab4/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab4/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "../../Lab4/DMEM.v" "" { Text "F:/Lab4/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549091987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549091987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "F:/VerilogHDL/Lab4/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549091992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549091992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "F:/VerilogHDL/Lab4/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549091998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549091998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft1.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft1 " "Found entity 1: ShiftLeft1" {  } { { "ShiftLeft1.v" "" { Text "F:/VerilogHDL/Lab4/ShiftLeft1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addconst.v 1 1 " "Found 1 design units, including 1 entities, in source file addconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddConst " "Found entity 1: AddConst" {  } { { "AddConst.v" "" { Text "F:/VerilogHDL/Lab4/AddConst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc2.v 1 1 " "Found 1 design units, including 1 entities, in source file inc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inc2 " "Found entity 1: Inc2" {  } { { "Inc2.v" "" { Text "F:/VerilogHDL/Lab4/Inc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5bit " "Found entity 1: Mux5bit" {  } { { "Mux5bit.v" "" { Text "F:/VerilogHDL/Lab4/Mux5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit " "Found entity 1: Mux16bit" {  } { { "Mux16bit.v" "" { Text "F:/VerilogHDL/Lab4/Mux16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "F:/VerilogHDL/Lab4/Datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3bit " "Found entity 1: Mux3bit" {  } { { "Mux3bit.v" "" { Text "F:/VerilogHDL/Lab4/Mux3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processer_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processer_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processer_Controller " "Found entity 1: Processer_Controller" {  } { { "Processer_Controller.v" "" { Text "F:/VerilogHDL/Lab4/Processer_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file processer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processer_16bit " "Found entity 1: Processer_16bit" {  } { { "Processer_16bit.v" "" { Text "F:/VerilogHDL/Lab4/Processer_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "F:/VerilogHDL/Lab4/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activate.v 1 1 " "Found 1 design units, including 1 entities, in source file activate.v" { { "Info" "ISGN_ENTITY_NAME" "1 activate " "Found entity 1: activate" {  } { { "activate.v" "" { Text "F:/VerilogHDL/Lab4/activate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processer_16bit " "Elaborating entity \"Processer_16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606549092125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processer_Controller Processer_Controller:Processer_Controller_inst0 " "Elaborating entity \"Processer_Controller\" for hierarchy \"Processer_Controller:Processer_Controller_inst0\"" {  } { { "Processer_16bit.v" "Processer_Controller_inst0" { Text "F:/VerilogHDL/Lab4/Processer_16bit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Datapath_inst1 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:Datapath_inst1\"" {  } { { "Processer_16bit.v" "Datapath_inst1" { Text "F:/VerilogHDL/Lab4/Processer_16bit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5bit Datapath:Datapath_inst1\|Mux5bit:PCSrcBlock " "Elaborating entity \"Mux5bit\" for hierarchy \"Datapath:Datapath_inst1\|Mux5bit:PCSrcBlock\"" {  } { { "Datapath.v" "PCSrcBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Datapath:Datapath_inst1\|PC:PCBlock " "Elaborating entity \"PC\" for hierarchy \"Datapath:Datapath_inst1\|PC:PCBlock\"" {  } { { "Datapath.v" "PCBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inc2 Datapath:Datapath_inst1\|Inc2:Inc2Block " "Elaborating entity \"Inc2\" for hierarchy \"Datapath:Datapath_inst1\|Inc2:Inc2Block\"" {  } { { "Datapath.v" "Inc2Block" { Text "F:/VerilogHDL/Lab4/Datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM Datapath:Datapath_inst1\|IMEM:IMEMBlock " "Elaborating entity \"IMEM\" for hierarchy \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\"" {  } { { "Datapath.v" "IMEMBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092182 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 IMEM.v(6) " "Net \"rom.data_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606549092187 "|Processer_16bit|Datapath:Datapath_inst1|IMEM:IMEMBlock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 IMEM.v(6) " "Net \"rom.waddr_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606549092187 "|Processer_16bit|Datapath:Datapath_inst1|IMEM:IMEMBlock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 IMEM.v(6) " "Net \"rom.we_a\" at IMEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606549092187 "|Processer_16bit|Datapath:Datapath_inst1|IMEM:IMEMBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3bit Datapath:Datapath_inst1\|Mux3bit:RegSrcBlock " "Elaborating entity \"Mux3bit\" for hierarchy \"Datapath:Datapath_inst1\|Mux3bit:RegSrcBlock\"" {  } { { "Datapath.v" "RegSrcBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:Datapath_inst1\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:Datapath_inst1\|RegisterFile:RF\"" {  } { { "Datapath.v" "RF" { Text "F:/VerilogHDL/Lab4/Datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend Datapath:Datapath_inst1\|SignExtend:SignExtendBlock " "Elaborating entity \"SignExtend\" for hierarchy \"Datapath:Datapath_inst1\|SignExtend:SignExtendBlock\"" {  } { { "Datapath.v" "SignExtendBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft1 Datapath:Datapath_inst1\|ShiftLeft1:SL1 " "Elaborating entity \"ShiftLeft1\" for hierarchy \"Datapath:Datapath_inst1\|ShiftLeft1:SL1\"" {  } { { "Datapath.v" "SL1" { Text "F:/VerilogHDL/Lab4/Datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddConst Datapath:Datapath_inst1\|AddConst:AddConstBlock " "Elaborating entity \"AddConst\" for hierarchy \"Datapath:Datapath_inst1\|AddConst:AddConstBlock\"" {  } { { "Datapath.v" "AddConstBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16bit Datapath:Datapath_inst1\|Mux16bit:ALUSrcBlock " "Elaborating entity \"Mux16bit\" for hierarchy \"Datapath:Datapath_inst1\|Mux16bit:ALUSrcBlock\"" {  } { { "Datapath.v" "ALUSrcBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:Datapath_inst1\|ALU:ALUBlock " "Elaborating entity \"ALU\" for hierarchy \"Datapath:Datapath_inst1\|ALU:ALUBlock\"" {  } { { "Datapath.v" "ALUBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM Datapath:Datapath_inst1\|DMEM:DMEMBlock " "Elaborating entity \"DMEM\" for hierarchy \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\"" {  } { { "Datapath.v" "DMEMBlock" { Text "F:/VerilogHDL/Lab4/Datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092266 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem " "RAM logic \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem\" is uninferred due to inappropriate RAM size" {  } { { "../../Lab4/DMEM.v" "dmem" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1606549092397 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom " "RAM logic \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom\" is uninferred due to inappropriate RAM size" {  } { { "IMEM.v" "rom" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1606549092397 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1606549092397 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "80 " "Inferred 80 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux0\"" {  } { { "ALU.v" "Mux0" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux1\"" {  } { { "ALU.v" "Mux1" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux2\"" {  } { { "ALU.v" "Mux2" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux3\"" {  } { { "ALU.v" "Mux3" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux4\"" {  } { { "ALU.v" "Mux4" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux5\"" {  } { { "ALU.v" "Mux5" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux6\"" {  } { { "ALU.v" "Mux6" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux7\"" {  } { { "ALU.v" "Mux7" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux8\"" {  } { { "ALU.v" "Mux8" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux9\"" {  } { { "ALU.v" "Mux9" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux10\"" {  } { { "ALU.v" "Mux10" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux11\"" {  } { { "ALU.v" "Mux11" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux12\"" {  } { { "ALU.v" "Mux12" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux13\"" {  } { { "ALU.v" "Mux13" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux14\"" {  } { { "ALU.v" "Mux14" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALUBlock\|Mux15\"" {  } { { "ALU.v" "Mux15" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux0\"" {  } { { "../Lab3/RegisterFile.v" "Mux0" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux1\"" {  } { { "../Lab3/RegisterFile.v" "Mux1" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux2\"" {  } { { "../Lab3/RegisterFile.v" "Mux2" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux3\"" {  } { { "../Lab3/RegisterFile.v" "Mux3" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux4\"" {  } { { "../Lab3/RegisterFile.v" "Mux4" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux5\"" {  } { { "../Lab3/RegisterFile.v" "Mux5" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux6\"" {  } { { "../Lab3/RegisterFile.v" "Mux6" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux7\"" {  } { { "../Lab3/RegisterFile.v" "Mux7" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux8\"" {  } { { "../Lab3/RegisterFile.v" "Mux8" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux9\"" {  } { { "../Lab3/RegisterFile.v" "Mux9" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux10\"" {  } { { "../Lab3/RegisterFile.v" "Mux10" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux11\"" {  } { { "../Lab3/RegisterFile.v" "Mux11" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux12\"" {  } { { "../Lab3/RegisterFile.v" "Mux12" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux13\"" {  } { { "../Lab3/RegisterFile.v" "Mux13" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux14\"" {  } { { "../Lab3/RegisterFile.v" "Mux14" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux15\"" {  } { { "../Lab3/RegisterFile.v" "Mux15" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux16\"" {  } { { "../Lab3/RegisterFile.v" "Mux16" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux17\"" {  } { { "../Lab3/RegisterFile.v" "Mux17" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux18\"" {  } { { "../Lab3/RegisterFile.v" "Mux18" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux19\"" {  } { { "../Lab3/RegisterFile.v" "Mux19" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux20\"" {  } { { "../Lab3/RegisterFile.v" "Mux20" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux21\"" {  } { { "../Lab3/RegisterFile.v" "Mux21" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux22\"" {  } { { "../Lab3/RegisterFile.v" "Mux22" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux23\"" {  } { { "../Lab3/RegisterFile.v" "Mux23" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux24\"" {  } { { "../Lab3/RegisterFile.v" "Mux24" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux25\"" {  } { { "../Lab3/RegisterFile.v" "Mux25" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux26\"" {  } { { "../Lab3/RegisterFile.v" "Mux26" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux27\"" {  } { { "../Lab3/RegisterFile.v" "Mux27" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux28\"" {  } { { "../Lab3/RegisterFile.v" "Mux28" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux29\"" {  } { { "../Lab3/RegisterFile.v" "Mux29" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux30\"" {  } { { "../Lab3/RegisterFile.v" "Mux30" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RF\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RF\|Mux31\"" {  } { { "../Lab3/RegisterFile.v" "Mux31" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~0\"" {  } { { "IMEM.v" "rom~0" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~1\"" {  } { { "IMEM.v" "rom~1" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~2\"" {  } { { "IMEM.v" "rom~2" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~3\"" {  } { { "IMEM.v" "rom~3" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~4\"" {  } { { "IMEM.v" "rom~4" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~5\"" {  } { { "IMEM.v" "rom~5" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~6\"" {  } { { "IMEM.v" "rom~6" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~7\"" {  } { { "IMEM.v" "rom~7" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~8\"" {  } { { "IMEM.v" "rom~8" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~9\"" {  } { { "IMEM.v" "rom~9" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~10\"" {  } { { "IMEM.v" "rom~10" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~11\"" {  } { { "IMEM.v" "rom~11" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~12\"" {  } { { "IMEM.v" "rom~12" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~13\"" {  } { { "IMEM.v" "rom~13" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~14\"" {  } { { "IMEM.v" "rom~14" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|rom~15\"" {  } { { "IMEM.v" "rom~15" { Text "F:/VerilogHDL/Lab4/IMEM.v" 6 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~128 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~128\"" {  } { { "../../Lab4/DMEM.v" "dmem~128" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~129 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~129\"" {  } { { "../../Lab4/DMEM.v" "dmem~129" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~130 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~130\"" {  } { { "../../Lab4/DMEM.v" "dmem~130" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~131 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~131\"" {  } { { "../../Lab4/DMEM.v" "dmem~131" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~132 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~132\"" {  } { { "../../Lab4/DMEM.v" "dmem~132" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~133 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~133\"" {  } { { "../../Lab4/DMEM.v" "dmem~133" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~134 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~134\"" {  } { { "../../Lab4/DMEM.v" "dmem~134" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~135 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~135\"" {  } { { "../../Lab4/DMEM.v" "dmem~135" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~136 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~136\"" {  } { { "../../Lab4/DMEM.v" "dmem~136" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~137 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~137\"" {  } { { "../../Lab4/DMEM.v" "dmem~137" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~138 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~138\"" {  } { { "../../Lab4/DMEM.v" "dmem~138" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~139 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~139\"" {  } { { "../../Lab4/DMEM.v" "dmem~139" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~140 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~140\"" {  } { { "../../Lab4/DMEM.v" "dmem~140" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~141 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~141\"" {  } { { "../../Lab4/DMEM.v" "dmem~141" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~142 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~142\"" {  } { { "../../Lab4/DMEM.v" "dmem~142" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~143 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|DMEM:DMEMBlock\|dmem~143\"" {  } { { "../../Lab4/DMEM.v" "dmem~143" { Text "F:/Lab4/DMEM.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092449 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606549092449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|ALU:ALUBlock\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|ALU:ALUBlock\|lpm_mux:Mux0\"" {  } { { "ALU.v" "" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|ALU:ALUBlock\|lpm_mux:Mux0 " "Instantiated megafunction \"Datapath:Datapath_inst1\|ALU:ALUBlock\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092537 ""}  } { { "ALU.v" "" { Text "F:/VerilogHDL/Lab4/ALU.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549092537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "F:/VerilogHDL/Lab4/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|RegisterFile:RF\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|RegisterFile:RF\|lpm_mux:Mux0\"" {  } { { "../Lab3/RegisterFile.v" "" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549092801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|RegisterFile:RF\|lpm_mux:Mux0 " "Instantiated megafunction \"Datapath:Datapath_inst1\|RegisterFile:RF\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549092801 ""}  } { { "../Lab3/RegisterFile.v" "" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549092801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "F:/VerilogHDL/Lab4/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549092914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549092914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_0 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_0 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093153 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "F:/VerilogHDL/Lab4/db/mux_ioc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606549093269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606549093269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_1 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_1 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093296 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_2 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_2 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093315 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_3 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_3 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093337 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_4 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_4 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093355 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_5 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_5 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093372 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_6 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_6 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093389 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_7 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_7 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_8 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_8 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_9 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_9 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093433 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_10 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_10\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_10 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093451 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_11 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_11\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_11 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093468 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_12 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_12\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_12 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093484 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_13 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_13\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_13 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093500 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_14 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_14\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_14 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093516 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_15 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_15\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606549093531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_15 " "Instantiated megafunction \"Datapath:Datapath_inst1\|IMEM:IMEMBlock\|lpm_mux:rom_rtl_15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606549093532 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606549093532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606549093976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 14:38:13 2020 " "Processing ended: Sat Nov 28 14:38:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606549093976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606549093976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606549093976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606549093976 ""}
