<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec 11 15:35:44 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="TIME_TAG" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CH0" SIGIS="undef" SIGNAME="External_Ports_CH0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_DETECTOR_0" PORT="CHANNEL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="resetn" SIGIS="undef" SIGNAME="External_Ports_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_TRIG_CTL_0" PORT="RSTn"/>
        <CONNECTION INSTANCE="rst_accel" PORT="Op1"/>
        <CONNECTION INSTANCE="External_Ports" PORT="DEBUG0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH1" SIGIS="undef" SIGNAME="External_Ports_CH1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_DETECTOR_1" PORT="CHANNEL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH2" SIGIS="undef" SIGNAME="External_Ports_CH2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_DETECTOR_2" PORT="CHANNEL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH3" SIGIS="undef" SIGNAME="External_Ports_CH3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_DETECTOR_3" PORT="CHANNEL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="T0" SIGIS="undef" SIGNAME="External_Ports_T0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_TRIG_CTL_0" PORT="TRIG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_TRIG_CTL_0" PORT="MCLK"/>
        <CONNECTION INSTANCE="TT_TIMER" PORT="CLK"/>
        <CONNECTION INSTANCE="TT_DETECTOR_0" PORT="MCLK"/>
        <CONNECTION INSTANCE="TT_DETECTOR_1" PORT="MCLK"/>
        <CONNECTION INSTANCE="TT_DETECTOR_2" PORT="MCLK"/>
        <CONNECTION INSTANCE="TT_DETECTOR_3" PORT="MCLK"/>
        <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="MCLK"/>
        <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="47" NAME="TIME_OUT" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_TIME_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="TIME_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DATA_RDY" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_DATA_RDY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="DATA_RDY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DET_STATES" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="47" NAME="T1" RIGHT="0" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_T1_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="T1_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="47" NAME="T2" RIGHT="0" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_T2_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="T2_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="47" NAME="T3" RIGHT="0" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_T3_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="T3_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="47" NAME="T4" RIGHT="0" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_T4_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="T4_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="obuf_resetn" SIGIS="undef" SIGNAME="External_Ports_obuf_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="RSTn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ACTIVE" RIGHT="0" SIGIS="undef" SIGNAME="rst_accel_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rst_accel" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DEBUG0" SIGIS="undef" SIGNAME="External_Ports_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/OUTPUT_CTRL_0" HWVERSION="1.0" INSTANCE="OUTPUT_CTRL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OUTPUT_CTRL" VLNV="xilinx.com:module_ref:OUTPUT_CTRL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_OUTPUT_CTRL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RDY0" SIGIS="undef" SIGNAME="TT_DETECTOR_0_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_0" PORT="RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RDY1" SIGIS="undef" SIGNAME="TT_DETECTOR_1_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_1" PORT="RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RDY2" SIGIS="undef" SIGNAME="TT_DETECTOR_2_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_2" PORT="RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RDY3" SIGIS="undef" SIGNAME="TT_DETECTOR_3_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_3" PORT="RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TO_RDY" SIGIS="undef" SIGNAME="TT_TIMER_CTL_0_T_END">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="T_END"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_RDY" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_DATA_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DATA_RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTn" SIGIS="rst" SIGNAME="External_Ports_obuf_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="obuf_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="T1_i" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_0_TIME_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_0" PORT="TIME_ch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="T2_i" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_1_TIME_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_1" PORT="TIME_ch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="T3_i" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_2_TIME_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_2" PORT="TIME_ch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="T4_i" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_3_TIME_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_3" PORT="TIME_ch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="T1_o" RIGHT="0" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_T1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="T2_o" RIGHT="0" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_T2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="T3_o" RIGHT="0" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_T3_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="T4_o" RIGHT="0" SIGIS="undef" SIGNAME="OUTPUT_CTRL_0_T4_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TT_DETECTOR_0" HWVERSION="1.0" INSTANCE="TT_DETECTOR_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TT_DETECTOR" VLNV="xilinx.com:module_ref:TT_DETECTOR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_TT_DETECTOR_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="CTR" RIGHT="0" SIGIS="undef" SIGNAME="TT_TIMER_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CHANNEL" SIGIS="undef" SIGNAME="External_Ports_CH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTn" SIGIS="rst" SIGNAME="rst_accel_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_accel" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RDY" SIGIS="undef" SIGNAME="TT_DETECTOR_0_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
            <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="RDY0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="TIME_ch" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_0_TIME_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="T1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="TT_TIMER_CTL_0_D_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="D_EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TT_DETECTOR_1" HWVERSION="1.0" INSTANCE="TT_DETECTOR_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TT_DETECTOR" VLNV="xilinx.com:module_ref:TT_DETECTOR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_TT_DETECTOR_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="CTR" RIGHT="0" SIGIS="undef" SIGNAME="TT_TIMER_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CHANNEL" SIGIS="undef" SIGNAME="External_Ports_CH1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTn" SIGIS="rst" SIGNAME="rst_accel_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_accel" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RDY" SIGIS="undef" SIGNAME="TT_DETECTOR_1_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
            <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="RDY1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="TIME_ch" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_1_TIME_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="T2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="TT_TIMER_CTL_0_D_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="D_EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TT_DETECTOR_2" HWVERSION="1.0" INSTANCE="TT_DETECTOR_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TT_DETECTOR" VLNV="xilinx.com:module_ref:TT_DETECTOR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_TT_DETECTOR_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="CTR" RIGHT="0" SIGIS="undef" SIGNAME="TT_TIMER_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CHANNEL" SIGIS="undef" SIGNAME="External_Ports_CH2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTn" SIGIS="rst" SIGNAME="rst_accel_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_accel" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RDY" SIGIS="undef" SIGNAME="TT_DETECTOR_2_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
            <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="RDY2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="TIME_ch" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_2_TIME_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="T3_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="TT_TIMER_CTL_0_D_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="D_EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TT_DETECTOR_3" HWVERSION="1.0" INSTANCE="TT_DETECTOR_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TT_DETECTOR" VLNV="xilinx.com:module_ref:TT_DETECTOR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_TT_DETECTOR_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="CTR" RIGHT="0" SIGIS="undef" SIGNAME="TT_TIMER_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CHANNEL" SIGIS="undef" SIGNAME="External_Ports_CH3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTn" SIGIS="rst" SIGNAME="rst_accel_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_accel" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RDY" SIGIS="undef" SIGNAME="TT_DETECTOR_3_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In3"/>
            <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="RDY3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="TIME_ch" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_3_TIME_ch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="T4_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="TT_TIMER_CTL_0_D_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="D_EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/TT_TIMER" HWVERSION="12.0" INSTANCE="TT_TIMER" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_c_counter_binary_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="48"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="active_accel_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="active_accel" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="TT_TIMER_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_0" PORT="CTR"/>
            <CONNECTION INSTANCE="TT_DETECTOR_1" PORT="CTR"/>
            <CONNECTION INSTANCE="TT_DETECTOR_2" PORT="CTR"/>
            <CONNECTION INSTANCE="TT_DETECTOR_3" PORT="CTR"/>
            <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TT_TIMER_CTL_0" HWVERSION="1.0" INSTANCE="TT_TIMER_CTL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TT_TIMER_CTL" VLNV="xilinx.com:module_ref:TT_TIMER_CTL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_TT_TIMER_CTL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="TT_TIMER_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTn" SIGIS="rst" SIGNAME="TT_TRIG_CTL_0_ACTIVE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TRIG_CTL_0" PORT="ACTIVE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RST" SIGIS="rst" SIGNAME="TT_TIMER_CTL_0_C_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="active_accel" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_EN" SIGIS="undef" SIGNAME="TT_TIMER_CTL_0_D_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_0" PORT="EN"/>
            <CONNECTION INSTANCE="TT_DETECTOR_1" PORT="EN"/>
            <CONNECTION INSTANCE="TT_DETECTOR_2" PORT="EN"/>
            <CONNECTION INSTANCE="TT_DETECTOR_3" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="T_END" SIGIS="undef" SIGNAME="TT_TIMER_CTL_0_T_END">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OUTPUT_CTRL_0" PORT="TO_RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="TIME_OUT" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_TIME_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TIME_OUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TT_TRIG_CTL_0" HWVERSION="1.0" INSTANCE="TT_TRIG_CTL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TT_TRIG_CTL" VLNV="xilinx.com:module_ref:TT_TRIG_CTL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_TT_TRIG_CTL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TRIG" SIGIS="undef" SIGNAME="External_Ports_T0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTn" SIGIS="rst" SIGNAME="External_Ports_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ACTIVE" SIGIS="undef" SIGNAME="TT_TRIG_CTL_0_ACTIVE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="RSTn"/>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="rst_accel" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/active_accel" HWVERSION="2.0" INSTANCE="active_accel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="TT_TIMER_CTL_0_C_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER_CTL_0" PORT="C_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="active_accel_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TIMER" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rst_accel" HWVERSION="2.0" INSTANCE="rst_accel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="TT_TRIG_CTL_0_ACTIVE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TRIG_CTL_0" PORT="ACTIVE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="rst_accel_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_3" PORT="RSTn"/>
            <CONNECTION INSTANCE="TT_DETECTOR_2" PORT="RSTn"/>
            <CONNECTION INSTANCE="TT_DETECTOR_1" PORT="RSTn"/>
            <CONNECTION INSTANCE="TT_DETECTOR_0" PORT="RSTn"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ACTIVE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="TT_TRIG_CTL_0_ACTIVE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_TRIG_CTL_0" PORT="ACTIVE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="active_accel" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="TIME_TAG_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_0_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_0" PORT="RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_1_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_1" PORT="RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_2_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_2" PORT="RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="TT_DETECTOR_3_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TT_DETECTOR_3" PORT="RDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DET_STATES"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
