Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 17 15:31:41 2022
| Host         : Akash-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file Bidirectional_Transmitter_wrapper_methodology_drc_routed.rpt -pb Bidirectional_Transmitter_wrapper_methodology_drc_routed.pb -rpx Bidirectional_Transmitter_wrapper_methodology_drc_routed.rpx
| Design       : Bidirectional_Transmitter_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 71
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 16         |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 44         |
| TIMING-18 | Warning  | Missing input or output delay | 3          |
| TIMING-20 | Warning  | Non-clocked latch             | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_C/CLR, Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_C/CLR, Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_C/CLR, Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_C/CLR, Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_C/CLR, Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_C/CLR, Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_C/CLR, Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_C/CLR, Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/bit_ID_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/bit_ID_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/bit_ID_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/bit_ID_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module2/enable_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/cache_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/cache_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/cache_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/cache_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/cache_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/cache_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/cache_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module3/data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/module4/trigger_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Reciever_0/inst/state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/bit_ID_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/bit_ID_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/bit_ID_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/bit_ID_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/module2/enable_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on dout relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on rx_red_LED relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on tx_red_LED relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_LDC cannot be properly analyzed as its control pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_LDC cannot be properly analyzed as its control pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_LDC cannot be properly analyzed as its control pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_LDC cannot be properly analyzed as its control pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_LDC cannot be properly analyzed as its control pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_LDC cannot be properly analyzed as its control pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_LDC cannot be properly analyzed as its control pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_LDC cannot be properly analyzed as its control pin Bidirectional_Transmitter_i/UART_Transmitter_0/inst/data_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


