
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125816                       # Number of seconds simulated
sim_ticks                                125815681922                       # Number of ticks simulated
final_tick                               1267451017553                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92061                       # Simulator instruction rate (inst/s)
host_op_rate                                   117883                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2477610                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919680                       # Number of bytes of host memory used
host_seconds                                 50781.07                       # Real time elapsed on the host
sim_insts                                  4674954800                       # Number of instructions simulated
sim_ops                                    5986249182                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2057344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1209984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       975616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1603712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5854080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2304                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2494336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2494336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16073                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9453                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           18                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7622                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12529                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 45735                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19487                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19487                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16352047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9617116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        18313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7754327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12746519                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46529017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14243                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14243                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        18313                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              59007                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19825319                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19825319                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19825319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16352047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9617116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        18313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7754327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12746519                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66354336                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151039235                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22312747                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19554249                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741762                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11075069                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10777627                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553595                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54451                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117714554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124024537                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22312747                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12331222                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25238511                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5697964                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2047700                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13416288                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148946789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123708278     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1273127      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329210      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946249      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567411      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3863669      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844353      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663404      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10751088      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148946789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147728                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.821141                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116765556                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3189040                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25026389                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24952                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3940844                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398714                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139983300                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3940844                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117236486                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1542762                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       790281                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24568774                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       867635                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138995691                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89300                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533257                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184595370                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630659974                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630659974                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35699198                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19859                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2712987                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23137244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81964                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000379                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137381078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129065736                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104367                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22827222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48929290                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148946789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477874                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95212062     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21905388     14.71%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10985592      7.38%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7191495      4.83%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7510498      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3879430      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1743381      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436293      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82650      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148946789                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324039     59.74%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137751     25.39%     85.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80655     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101893362     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082029      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21622954     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4457470      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129065736                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.854518                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542445                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004203                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407725073                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160228468                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126142191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129608181                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240492                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4207173                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137827                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3940844                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1020254                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52371                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137400938                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50846                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23137244                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491182                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34292                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037206                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876876                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127676890                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21289018                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1388846                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25746310                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19665857                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4457292                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.845323                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126255662                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126142191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72850672                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172968918                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.835162                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23790264                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746528                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145005945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783496                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659519                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102797471     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387914     11.30%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11836149      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648939      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014684      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070369      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453926      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901524      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894969      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145005945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894969                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280512826                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278744635                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2092446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.510392                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.510392                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.662080                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.662080                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590637783                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165725294                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146805673                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151039235                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25215529                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20449872                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2152910                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10325219                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9703463                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2713596                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99556                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110158994                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137881160                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25215529                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12417059                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30347232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7012769                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3124879                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12868391                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1692321                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148463502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.540929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118116270     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2137797      1.44%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3910158      2.63%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3550336      2.39%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2259766      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1845510      1.24%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1073875      0.72%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1119859      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14449931      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148463502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166947                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912883                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109045470                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4580416                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29956090                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50188                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4831337                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4360817                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1045                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166865362                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         7874                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4831337                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109922277                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1130762                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2208388                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29109006                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1261730                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165000324                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        236927                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       545920                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    233406092                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    768350099                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    768350099                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184739018                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48667028                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36379                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18190                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4537862                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15638738                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7758561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        89512                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1736619                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161875159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150424395                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169334                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28396647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62311560                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    148463502                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.013208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559664                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85460435     57.56%     57.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25924512     17.46%     75.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13634023      9.18%     84.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7879797      5.31%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8729353      5.88%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3235302      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2875956      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       550204      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       173920      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148463502                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         601613     68.84%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        123912     14.18%     83.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148408     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126677295     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2128690      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18189      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13881216      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7719005      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150424395                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.995929                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             873933                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005810                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    450355556                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190308414                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147122176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151298328                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       290043                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3595766                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129629                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4831337                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         734348                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111200                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161911540                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65376                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15638738                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7758561                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18190                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1202889                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1202928                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2405817                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147938480                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13329367                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2485912                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21047968                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21050344                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7718601                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.979471                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147256318                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147122176                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85848117                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241134335                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.974066                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356018                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107591915                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132477096                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29434869                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2179152                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143632165                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.922336                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693101                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89136698     62.06%     62.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25244438     17.58%     79.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12543208      8.73%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4264094      2.97%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5253465      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1839246      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1295601      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1073056      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2982359      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143632165                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107591915                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132477096                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19671901                       # Number of memory references committed
system.switch_cpus1.commit.loads             12042969                       # Number of loads committed
system.switch_cpus1.commit.membars              18190                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19121882                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119351464                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2732388                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2982359                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           302561771                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          328655486                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2575733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107591915                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132477096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107591915                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.403816                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.403816                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712344                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712344                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       666130988                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205941189                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155468712                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36380                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151039235                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25325985                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20746314                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2150548                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10347850                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10018938                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2594116                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99123                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    112530720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             136014302                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25325985                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12613054                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29463780                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6422540                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4232272                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13164076                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1680751                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    150480170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.105668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.530598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121016390     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2379166      1.58%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4042629      2.69%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2346090      1.56%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1839741      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1615237      1.07%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          993468      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2497133      1.66%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13750316      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    150480170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167678                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.900523                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       111816177                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5493414                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28840202                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77389                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4252976                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4150770                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     163900817                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4252976                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       112382717                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         646887                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3875568                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28332568                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       989443                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     162791469                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        100763                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       571496                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    229818189                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    757366016                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    757366016                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184144159                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45674022                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36602                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18330                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2873363                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15106302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7739759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        81183                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1806142                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         157459538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147889442                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        93458                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23322184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51615087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    150480170                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.982784                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.545324                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90118733     59.89%     59.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23154176     15.39%     75.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12522558      8.32%     83.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9256581      6.15%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9014999      5.99%     95.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3341711      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2539455      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       340530      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       191427      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    150480170                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         132272     28.10%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175888     37.37%     65.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162530     34.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124805630     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2006816      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18272      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13347432      9.03%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7711292      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147889442                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.979146                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             470696                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003183                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    446823208                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180818694                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144740531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148360138                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       303590                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3125075                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          373                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126634                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4252976                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         432086                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58215                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    157496140                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       818861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15106302                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7739759                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18330                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          373                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1238867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1139175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2378042                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145588432                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13014505                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2301010                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20725491                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20597656                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7710986                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.963911                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144740654                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144740531                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85575793                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        236950534                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.958298                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361155                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107093118                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132004043                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25492389                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2168456                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    146227194                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.902733                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712577                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92860730     63.50%     63.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25707681     17.58%     81.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10057563      6.88%     87.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5297194      3.62%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4502332      3.08%     94.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2174344      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1015461      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1579272      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3032617      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    146227194                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107093118                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132004043                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19594348                       # Number of memory references committed
system.switch_cpus2.commit.loads             11981223                       # Number of loads committed
system.switch_cpus2.commit.membars              18272                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19146243                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118838206                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2727821                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3032617                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           300691009                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          319247624                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 559065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107093118                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132004043                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107093118                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410354                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410354                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709042                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709042                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654780272                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      202042592                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153091215                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36544                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               151039235                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23377534                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19272544                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2078914                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9476278                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8960538                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2449960                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91911                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113725692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             128430688                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23377534                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11410498                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26836084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6173088                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3559819                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13194428                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1720854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148181098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.064025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.484390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121345014     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1397566      0.94%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1980184      1.34%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2586841      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2904217      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2162900      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1246195      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1824061      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12734120      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148181098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154778                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.850313                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112469770                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5234390                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26355643                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        62021                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4059273                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3733343                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     154947389                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4059273                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113252817                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1120027                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2713974                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25637613                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1397393                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     153918095                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1238                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        282542                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       577201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          984                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    214640013                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    719085435                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    719085435                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175285528                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39354442                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40557                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23446                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4219203                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14615870                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7597570                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125587                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1656992                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149617704                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40527                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        139947047                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27109                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21632147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51143148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148181098                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.944433                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505121                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     88969892     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23843288     16.09%     76.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13204283      8.91%     85.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8528187      5.76%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7822427      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3119286      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1892516      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       540354      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       260865      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148181098                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67357     22.78%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98636     33.36%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129666     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117490688     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2139760      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17111      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12758988      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7540500      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     139947047                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.926561                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             295659                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428397959                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171290729                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137288322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140242706                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       340322                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3048804                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       184083                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4059273                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         853267                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114067                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149658231                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1429179                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14615870                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7597570                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23415                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         86765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1219911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1176878                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2396789                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138067717                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12585381                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1879329                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20124471                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19346119                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7539090                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.914118                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137288586                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137288322                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80424745                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218488122                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.908958                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368097                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102658513                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126170958                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23495955                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2112978                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144121825                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.875447                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.682828                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     92979003     64.51%     64.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24591216     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9654716      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4970604      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4336489      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2083866      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1801961      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       850314      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2853656      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144121825                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102658513                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126170958                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18980553                       # Number of memory references committed
system.switch_cpus3.commit.loads             11567066                       # Number of loads committed
system.switch_cpus3.commit.membars              17112                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18096595                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113725203                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2574433                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2853656                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290935082                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303393161                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2858137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102658513                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126170958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102658513                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.471278                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.471278                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.679681                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.679681                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       622132674                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190475591                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145162638                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34224                       # number of misc regfile writes
system.l2.replacements                          45741                       # number of replacements
system.l2.tagsinuse                      16383.900995                       # Cycle average of tags in use
system.l2.total_refs                           785758                       # Total number of references to valid blocks.
system.l2.sampled_refs                          62125                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.648016                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           138.586700                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.832543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3809.375821                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.890127                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2375.103915                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.462880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1790.433025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.832689                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3045.607938                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1433.554536                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1235.796020                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            943.731575                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1591.693226                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008459                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.232506                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.144965                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000394                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.109279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.185889                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.087497                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.075427                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.057601                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.097149                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999994                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33451                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32341                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        27873                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41114                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  134780                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48570                       # number of Writeback hits
system.l2.Writeback_hits::total                 48570                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33451                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32341                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        27873                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41114                       # number of demand (read+write) hits
system.l2.demand_hits::total                   134780                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33451                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32341                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        27873                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41114                       # number of overall hits
system.l2.overall_hits::total                  134780                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16073                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9453                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7603                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        12528                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 45715                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16073                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9453                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7622                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        12529                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45735                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16073                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9453                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7622                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        12529                       # number of overall misses
system.l2.overall_misses::total                 45735                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3065202                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3354410700                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2665914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2040529651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3288092                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1663752462                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2306367                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2612385803                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9682404191                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      3803814                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       196855                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4000669                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3065202                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3354410700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2665914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2040529651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3288092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1667556276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2306367                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2612582658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9686404860                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3065202                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3354410700                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2665914                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2040529651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3288092                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1667556276                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2306367                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2612582658                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9686404860                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49524                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41794                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        35476                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        53642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              180495                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48570                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48570                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41794                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        35495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        53643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               180515                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41794                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        35495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        53643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              180515                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.324550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.226181                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.214314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.233548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.253276                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.324550                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.226181                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.214734                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.233563                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.253358                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.324550                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.226181                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.214734                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.233563                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.253358                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       218943                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208698.481926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 190422.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 215860.536443                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 182671.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 218828.417993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 192197.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 208523.770993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 211799.282314                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 200200.736842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       196855                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 200033.450000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       218943                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208698.481926                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 190422.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 215860.536443                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 182671.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 218781.983207                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 192197.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 208522.839652                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 211794.137094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       218943                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208698.481926                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 190422.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 215860.536443                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 182671.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 218781.983207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 192197.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 208522.839652                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 211794.137094                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19487                       # number of writebacks
system.l2.writebacks::total                     19487                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16073                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9453                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7603                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        12528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            45715                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        12529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        12529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45735                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2250146                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2417836284                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1851167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1489941162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2239020                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1220878582                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1606933                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1882200894                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7018804188                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      2698259                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       138309                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2836568                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2250146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2417836284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1851167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1489941162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2239020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1223576841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1606933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1882339203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7021640756                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2250146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2417836284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1851167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1489941162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2239020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1223576841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1606933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1882339203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7021640756                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.324550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.226181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.214314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.233548                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.253276                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.324550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.226181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.214734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.233563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.253358                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.324550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.226181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.214734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.233563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.253358                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160724.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150428.438002                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132226.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 157615.694700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       124390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 160578.532421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 133911.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 150239.534962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 153533.942645                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 142013.631579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       138309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 141828.400000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 160724.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 150428.438002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 132226.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 157615.694700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst       124390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 160532.254133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 133911.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 150238.582728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 153528.823789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 160724.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 150428.438002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 132226.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 157615.694700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst       124390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 160532.254133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 133911.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 150238.582728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 153528.823789                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990473                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013448385                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873287.218115                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990473                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022421                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866972                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13416271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13416271                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13416271                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13416271                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13416271                       # number of overall hits
system.cpu0.icache.overall_hits::total       13416271                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3947179                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3947179                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3947179                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3947179                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3947179                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3947179                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13416288                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13416288                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13416288                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13416288                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13416288                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13416288                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       232187                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       232187                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       232187                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       232187                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       232187                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       232187                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3181802                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3181802                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3181802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3181802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3181802                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3181802                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227271.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 227271.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 227271.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 227271.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 227271.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 227271.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49524                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245040143                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49780                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4922.461691                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.643124                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.356876                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826731                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173269                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19257374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19257374                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23590866                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23590866                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23590866                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23590866                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       187688                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187688                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187688                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187688                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187688                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187688                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24485598818                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24485598818                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24485598818                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24485598818                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24485598818                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24485598818                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19445062                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19445062                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23778554                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23778554                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23778554                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23778554                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009652                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009652                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007893                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007893                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007893                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007893                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130459.053418                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130459.053418                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130459.053418                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130459.053418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130459.053418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130459.053418                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8589                       # number of writebacks
system.cpu0.dcache.writebacks::total             8589                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       138164                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       138164                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       138164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       138164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       138164                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       138164                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49524                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49524                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49524                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49524                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5679066568                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5679066568                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5679066568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5679066568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5679066568                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5679066568                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114673.018496                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 114673.018496                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 114673.018496                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 114673.018496                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 114673.018496                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 114673.018496                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997222                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097508060                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370427.775378                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997222                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12868376                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12868376                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12868376                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12868376                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12868376                       # number of overall hits
system.cpu1.icache.overall_hits::total       12868376                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3091708                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3091708                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3091708                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3091708                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3091708                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3091708                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12868391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12868391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12868391                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12868391                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12868391                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12868391                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 206113.866667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 206113.866667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 206113.866667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 206113.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 206113.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 206113.866667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2782114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2782114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2782114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2782114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2782114                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2782114                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198722.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198722.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41794                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182211810                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42050                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4333.217836                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.646579                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.353421                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908776                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091224                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10025859                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10025859                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7593129                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7593129                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18190                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18190                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18190                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17618988                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17618988                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17618988                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17618988                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126638                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126638                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126638                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126638                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126638                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126638                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15491498329                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15491498329                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15491498329                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15491498329                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15491498329                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15491498329                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10152497                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10152497                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7593129                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7593129                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18190                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18190                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17745626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17745626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17745626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17745626                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012474                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012474                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007136                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007136                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 122328.987579                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 122328.987579                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 122328.987579                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 122328.987579                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 122328.987579                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 122328.987579                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9068                       # number of writebacks
system.cpu1.dcache.writebacks::total             9068                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84844                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84844                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84844                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84844                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41794                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41794                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41794                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41794                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41794                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41794                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4232695295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4232695295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4232695295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4232695295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4232695295                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4232695295                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101275.190099                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101275.190099                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101275.190099                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101275.190099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101275.190099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101275.190099                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.053925                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101105343                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367968.479570                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.053925                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027330                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742074                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13164056                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13164056                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13164056                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13164056                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13164056                       # number of overall hits
system.cpu2.icache.overall_hits::total       13164056                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3812893                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3812893                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3812893                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3812893                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3812893                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3812893                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13164076                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13164076                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13164076                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13164076                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13164076                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13164076                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 190644.650000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 190644.650000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 190644.650000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 190644.650000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 190644.650000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 190644.650000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3501992                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3501992                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3501992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3501992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3501992                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3501992                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184315.368421                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 184315.368421                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 184315.368421                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 184315.368421                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 184315.368421                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 184315.368421                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35495                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176908111                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35751                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4948.340214                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.164256                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.835744                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902985                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097015                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9709709                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9709709                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7576153                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7576153                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18308                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18308                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18272                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18272                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17285862                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17285862                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17285862                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17285862                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        90721                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        90721                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          158                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        90879                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         90879                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        90879                       # number of overall misses
system.cpu2.dcache.overall_misses::total        90879                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9468810921                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9468810921                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     31991174                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     31991174                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9500802095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9500802095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9500802095                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9500802095                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9800430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9800430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7576311                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7576311                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18272                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18272                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17376741                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17376741                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17376741                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17376741                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009257                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009257                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005230                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005230                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005230                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005230                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 104372.867594                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104372.867594                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 202475.784810                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 202475.784810                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 104543.426919                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104543.426919                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 104543.426919                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104543.426919                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       317032                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       158516                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8007                       # number of writebacks
system.cpu2.dcache.writebacks::total             8007                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55245                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55245                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          139                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55384                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55384                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55384                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55384                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35476                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35476                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35495                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35495                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35495                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35495                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3550500412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3550500412                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3978507                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3978507                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3554478919                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3554478919                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3554478919                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3554478919                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100081.757019                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100081.757019                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 209395.105263                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 209395.105263                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100140.270996                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100140.270996                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100140.270996                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100140.270996                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997312                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098247608                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218682.036364                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997312                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13194413                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13194413                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13194413                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13194413                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13194413                       # number of overall hits
system.cpu3.icache.overall_hits::total       13194413                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2941433                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2941433                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2941433                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2941433                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2941433                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2941433                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13194428                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13194428                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13194428                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13194428                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13194428                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13194428                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 196095.533333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 196095.533333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 196095.533333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 196095.533333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 196095.533333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 196095.533333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2416807                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2416807                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2416807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2416807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2416807                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2416807                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 201400.583333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 201400.583333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 201400.583333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 201400.583333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 201400.583333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 201400.583333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53643                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185864954                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53899                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3448.393365                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.715684                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.284316                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912952                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087048                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9373108                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9373108                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7375456                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7375456                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18099                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18099                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17112                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17112                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16748564                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16748564                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16748564                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16748564                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155342                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155342                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2825                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2825                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       158167                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        158167                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       158167                       # number of overall misses
system.cpu3.dcache.overall_misses::total       158167                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18848130679                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18848130679                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    452933893                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    452933893                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19301064572                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19301064572                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19301064572                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19301064572                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9528450                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9528450                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7378281                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7378281                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17112                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17112                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16906731                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16906731                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16906731                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16906731                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016303                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016303                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000383                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000383                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009355                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009355                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009355                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009355                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 121333.127416                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 121333.127416                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 160330.581593                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 160330.581593                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 122029.655819                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 122029.655819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 122029.655819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 122029.655819                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1437637                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 102688.357143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22906                       # number of writebacks
system.cpu3.dcache.writebacks::total            22906                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101700                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101700                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2824                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2824                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       104524                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       104524                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       104524                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       104524                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53642                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53642                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53643                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53643                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53643                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53643                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5419433955                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5419433955                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       205155                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       205155                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5419639110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5419639110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5419639110                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5419639110                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005630                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005630                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101029.677398                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101029.677398                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       205155                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       205155                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101031.618478                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101031.618478                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101031.618478                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101031.618478                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
