//
// Generated by Bluespec Compiler, version 2011.06.D (build 24470, 2011-06-30)
//
// On Tue Jul 12 14:29:22 EDT 2011
//
//
// Ports:
// Name                         I/O  size props
// pcie_tx                        O     4
// led                            O    16 reg
// p125clk                        O     1 clock
// CLK_GATE_p125clk               O     1 const
// p125rst                        O     1 reset
// sys0_clk                       I     1 clock
// sys0_rstn                      I     1 reset
// pcie_clk                       I     1 clock
// pcie_rstn                      I     1 reset
// pcie_rx_i                      I     4
// usr_sw_i                       I     8 reg
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
`define BSV_ASSIGNMENT_DELAY
`endif

module mkFTop_alst4(sys0_clk,
		    sys0_rstn,
		    pcie_clk,
		    pcie_rstn,

		    pcie_rx_i,

		    pcie_tx,

		    usr_sw_i,

		    led,

		    p125clk,
		    CLK_GATE_p125clk,

		    p125rst);
  input  sys0_clk;
  input  sys0_rstn;
  input  pcie_clk;
  input  pcie_rstn;

  // action method pcie_rx
  input  [3 : 0] pcie_rx_i;

  // value method pcie_tx
  output [3 : 0] pcie_tx;

  // action method usr_sw
  input  [7 : 0] usr_sw_i;

  // value method led
  output [15 : 0] led;

  // oscillator and gates for output clock p125clk
  output p125clk;
  output CLK_GATE_p125clk;

  // output resets
  output p125rst;

  // signals for module outputs
  wire [15 : 0] led;
  wire [3 : 0] pcie_tx;
  wire CLK_GATE_p125clk, p125clk, p125rst;

  // inlined wires
  wire pciw_pci0_pwAvaTx$whas,
       pciw_pci0_rxInF_doResetClr$whas,
       pciw_pci0_rxInF_doResetDeq$whas,
       pciw_pci0_rxInF_doResetEnq$whas,
       pciw_pci0_rxInF_r_clr$whas,
       pciw_pci0_rxInF_r_deq$whas,
       pciw_pci0_rxInF_r_enq$whas;

  // register freeCnt
  reg [31 : 0] freeCnt;
  wire [31 : 0] freeCnt$D_IN;
  wire freeCnt$EN;

  // register ledReg
  reg [15 : 0] ledReg;
  wire [15 : 0] ledReg$D_IN;
  wire ledReg$EN;

  // register pciDevice
  reg [15 : 0] pciDevice;
  wire [15 : 0] pciDevice$D_IN;
  wire pciDevice$EN;

  // register pciw_pci0_deviceReg
  reg [15 : 0] pciw_pci0_deviceReg;
  wire [15 : 0] pciw_pci0_deviceReg$D_IN;
  wire pciw_pci0_deviceReg$EN;

  // register pciw_pci0_rxDataDebug
  reg [127 : 0] pciw_pci0_rxDataDebug;
  wire [127 : 0] pciw_pci0_rxDataDebug$D_IN;
  wire pciw_pci0_rxDataDebug$EN;

  // register pciw_pci0_rxInEopCount
  reg [31 : 0] pciw_pci0_rxInEopCount;
  wire [31 : 0] pciw_pci0_rxInEopCount$D_IN;
  wire pciw_pci0_rxInEopCount$EN;

  // register pciw_pci0_rxInF_countReg
  reg [1 : 0] pciw_pci0_rxInF_countReg;
  wire [1 : 0] pciw_pci0_rxInF_countReg$D_IN;
  wire pciw_pci0_rxInF_countReg$EN;

  // register pciw_pci0_rxInF_levelsValid
  reg pciw_pci0_rxInF_levelsValid;
  wire pciw_pci0_rxInF_levelsValid$D_IN, pciw_pci0_rxInF_levelsValid$EN;

  // register pciw_pci0_rxInSopCount
  reg [31 : 0] pciw_pci0_rxInSopCount;
  wire [31 : 0] pciw_pci0_rxInSopCount$D_IN;
  wire pciw_pci0_rxInSopCount$EN;

  // register pciw_pci0_rxInValCount
  reg [31 : 0] pciw_pci0_rxInValCount;
  wire [31 : 0] pciw_pci0_rxInValCount$D_IN;
  wire pciw_pci0_rxInValCount$EN;

  // register pciw_pci0_rxOutEofCount
  reg [31 : 0] pciw_pci0_rxOutEofCount;
  wire [31 : 0] pciw_pci0_rxOutEofCount$D_IN;
  wire pciw_pci0_rxOutEofCount$EN;

  // register pciw_pci0_rxOutOvfCount
  reg [31 : 0] pciw_pci0_rxOutOvfCount;
  wire [31 : 0] pciw_pci0_rxOutOvfCount$D_IN;
  wire pciw_pci0_rxOutOvfCount$EN;

  // register pciw_pci0_rxOutSofCount
  reg [31 : 0] pciw_pci0_rxOutSofCount;
  wire [31 : 0] pciw_pci0_rxOutSofCount$D_IN;
  wire pciw_pci0_rxOutSofCount$EN;

  // register pciw_pci0_rxOutValCount
  reg [31 : 0] pciw_pci0_rxOutValCount;
  wire [31 : 0] pciw_pci0_rxOutValCount$D_IN;
  wire pciw_pci0_rxOutValCount$EN;

  // register pciw_pci0_rxSerPos
  reg [1 : 0] pciw_pci0_rxSerPos;
  wire [1 : 0] pciw_pci0_rxSerPos$D_IN;
  wire pciw_pci0_rxSerPos$EN;

  // register pciw_pci0_txHeadPushed
  reg pciw_pci0_txHeadPushed;
  wire pciw_pci0_txHeadPushed$D_IN, pciw_pci0_txHeadPushed$EN;

  // register pciw_pci0_txSerPos
  reg [1 : 0] pciw_pci0_txSerPos;
  wire [1 : 0] pciw_pci0_txSerPos$D_IN;
  wire pciw_pci0_txSerPos$EN;

  // register pciw_pciDevice
  reg [15 : 0] pciw_pciDevice;
  wire [15 : 0] pciw_pciDevice$D_IN;
  wire pciw_pciDevice$EN;

  // register swReg
  reg [7 : 0] swReg;
  wire [7 : 0] swReg$D_IN;
  wire swReg$EN;

  // ports of submodule ctop
  wire [152 : 0] ctop$server_request_put, ctop$server_response_get;
  wire [127 : 0] ctop$wmemiM0_SData;
  wire [31 : 0] ctop$wci_m_0_SData,
		ctop$wci_m_1_SData,
		ctop$wci_m_2_SData,
		ctop$wci_m_3_SData,
		ctop$wci_m_4_SData,
		ctop$wsi_s_adc_MData;
  wire [11 : 0] ctop$wsi_s_adc_MBurstLength;
  wire [7 : 0] ctop$wsi_s_adc_MReqInfo;
  wire [3 : 0] ctop$wsi_s_adc_MByteEn;
  wire [2 : 0] ctop$switch_x, ctop$wsi_s_adc_MCmd;
  wire [1 : 0] ctop$wci_m_0_SFlag,
	       ctop$wci_m_0_SResp,
	       ctop$wci_m_1_SFlag,
	       ctop$wci_m_1_SResp,
	       ctop$wci_m_2_SFlag,
	       ctop$wci_m_2_SResp,
	       ctop$wci_m_3_SFlag,
	       ctop$wci_m_3_SResp,
	       ctop$wci_m_4_SFlag,
	       ctop$wci_m_4_SResp,
	       ctop$wmemiM0_SResp;
  wire ctop$EN_server_request_put,
       ctop$EN_server_response_get,
       ctop$RDY_server_request_put,
       ctop$RDY_server_response_get,
       ctop$gps_ppsSyncIn_x,
       ctop$wci_m_0_SThreadBusy,
       ctop$wci_m_1_SThreadBusy,
       ctop$wci_m_2_SThreadBusy,
       ctop$wci_m_3_SThreadBusy,
       ctop$wci_m_4_SThreadBusy,
       ctop$wmemiM0_SCmdAccept,
       ctop$wmemiM0_SDataAccept,
       ctop$wmemiM0_SRespLast,
       ctop$wsi_m_dac_SReset_n,
       ctop$wsi_m_dac_SThreadBusy,
       ctop$wsi_s_adc_MBurstPrecise,
       ctop$wsi_s_adc_MReqLast,
       ctop$wsi_s_adc_MReset_n;

  // ports of submodule pciw_aliveLed_sb
  wire pciw_aliveLed_sb$dD_OUT, pciw_aliveLed_sb$sD_IN, pciw_aliveLed_sb$sEN;

  // ports of submodule pciw_i2pF
  wire [152 : 0] pciw_i2pF$D_IN, pciw_i2pF$D_OUT;
  wire pciw_i2pF$CLR,
       pciw_i2pF$DEQ,
       pciw_i2pF$EMPTY_N,
       pciw_i2pF$ENQ,
       pciw_i2pF$FULL_N;

  // ports of submodule pciw_linkLed_sb
  wire pciw_linkLed_sb$dD_OUT, pciw_linkLed_sb$sD_IN, pciw_linkLed_sb$sEN;

  // ports of submodule pciw_p2iF
  wire [152 : 0] pciw_p2iF$D_IN, pciw_p2iF$D_OUT;
  wire pciw_p2iF$CLR,
       pciw_p2iF$DEQ,
       pciw_p2iF$EMPTY_N,
       pciw_p2iF$ENQ,
       pciw_p2iF$FULL_N;

  // ports of submodule pciw_pci0_pcie_ep
  wire [127 : 0] pciw_pci0_pcie_ep$rx_st_data0, pciw_pci0_pcie_ep$tx_st_data0;
  wire [31 : 0] pciw_pci0_pcie_ep$ava_debug, pciw_pci0_pcie_ep$tl_cfg_ctl;
  wire [15 : 0] pciw_pci0_pcie_ep$rx_st_be0;
  wire [7 : 0] pciw_pci0_pcie_ep$rx_st_bardec0;
  wire [3 : 0] pciw_pci0_pcie_ep$pcie_rx_in,
	       pciw_pci0_pcie_ep$pcie_tx_out,
	       pciw_pci0_pcie_ep$tl_cfg_add;
  wire pciw_pci0_pcie_ep$ava_alive,
       pciw_pci0_pcie_ep$ava_core_clk_out,
       pciw_pci0_pcie_ep$ava_lnk_up,
       pciw_pci0_pcie_ep$ava_srstn,
       pciw_pci0_pcie_ep$rx_st_empty0,
       pciw_pci0_pcie_ep$rx_st_eop0,
       pciw_pci0_pcie_ep$rx_st_mask0,
       pciw_pci0_pcie_ep$rx_st_ready0,
       pciw_pci0_pcie_ep$rx_st_sop0,
       pciw_pci0_pcie_ep$rx_st_valid0,
       pciw_pci0_pcie_ep$tx_st_empty0,
       pciw_pci0_pcie_ep$tx_st_eop0,
       pciw_pci0_pcie_ep$tx_st_err0,
       pciw_pci0_pcie_ep$tx_st_ready0,
       pciw_pci0_pcie_ep$tx_st_sop0,
       pciw_pci0_pcie_ep$tx_st_valid0;

  // ports of submodule pciw_pci0_rxBarF
  wire [7 : 0] pciw_pci0_rxBarF$D_IN, pciw_pci0_rxBarF$D_OUT;
  wire pciw_pci0_rxBarF$CLR,
       pciw_pci0_rxBarF$DEQ,
       pciw_pci0_rxBarF$EMPTY_N,
       pciw_pci0_rxBarF$ENQ,
       pciw_pci0_rxBarF$FULL_N;

  // ports of submodule pciw_pci0_rxInF
  wire [154 : 0] pciw_pci0_rxInF$D_IN, pciw_pci0_rxInF$D_OUT;
  wire pciw_pci0_rxInF$CLR,
       pciw_pci0_rxInF$DEQ,
       pciw_pci0_rxInF$EMPTY_N,
       pciw_pci0_rxInF$ENQ,
       pciw_pci0_rxInF$FULL_N;

  // ports of submodule pciw_pci0_rxOutF
  wire [152 : 0] pciw_pci0_rxOutF$D_IN, pciw_pci0_rxOutF$D_OUT;
  wire pciw_pci0_rxOutF$CLR,
       pciw_pci0_rxOutF$DEQ,
       pciw_pci0_rxOutF$EMPTY_N,
       pciw_pci0_rxOutF$ENQ,
       pciw_pci0_rxOutF$FULL_N;

  // ports of submodule pciw_pci0_rxStageF
  wire [152 : 0] pciw_pci0_rxStageF$D_IN, pciw_pci0_rxStageF$D_OUT;
  wire pciw_pci0_rxStageF$CLR,
       pciw_pci0_rxStageF$DEQ,
       pciw_pci0_rxStageF$EMPTY_N,
       pciw_pci0_rxStageF$ENQ,
       pciw_pci0_rxStageF$FULL_N;

  // ports of submodule pciw_pci0_txInF
  wire [152 : 0] pciw_pci0_txInF$D_IN, pciw_pci0_txInF$D_OUT;
  wire pciw_pci0_txInF$CLR,
       pciw_pci0_txInF$DEQ,
       pciw_pci0_txInF$EMPTY_N,
       pciw_pci0_txInF$ENQ,
       pciw_pci0_txInF$FULL_N;

  // ports of submodule pciw_pci0_txStageF
  wire [152 : 0] pciw_pci0_txStageF$D_IN, pciw_pci0_txStageF$D_OUT;
  wire pciw_pci0_txStageF$CLR,
       pciw_pci0_txStageF$DEQ,
       pciw_pci0_txStageF$EMPTY_N,
       pciw_pci0_txStageF$ENQ,
       pciw_pci0_txStageF$FULL_N;

  // rule scheduling signals
  wire WILL_FIRE_RL_pciw_pci0_rxInF_reset,
       WILL_FIRE_RL_pciw_pci0_rx_destage,
       WILL_FIRE_RL_pciw_pci0_rx_enstage,
       WILL_FIRE_RL_pciw_pci0_rx_instage,
       WILL_FIRE_RL_pciw_pci0_tx_destage,
       WILL_FIRE_RL_pciw_pci0_tx_enstage;

  // inputs to muxes for submodule ports
  wire [152 : 0] MUX_pciw_pci0_rxOutF$enq_1__VAL_1,
		 MUX_pciw_pci0_rxOutF$enq_1__VAL_2;
  wire [127 : 0] MUX_pciw_pci0_pcie_ep$ava_tx_data_1__VAL_1,
		 MUX_pciw_pci0_pcie_ep$ava_tx_data_1__VAL_2;
  wire [31 : 0] MUX_pciw_pci0_rxOutEofCount$write_1__VAL_1,
		MUX_pciw_pci0_rxOutOvfCount$write_1__VAL_1,
		MUX_pciw_pci0_rxOutSofCount$write_1__VAL_1,
		MUX_pciw_pci0_rxOutValCount$write_1__VAL_1;
  wire [1 : 0] MUX_pciw_pci0_rxSerPos$write_1__VAL_1;
  wire MUX_pciw_pci0_rxOutEofCount$write_1__SEL_1,
       MUX_pciw_pci0_rxOutF$enq_1__SEL_1,
       MUX_pciw_pci0_rxOutOvfCount$write_1__SEL_1,
       MUX_pciw_pci0_rxOutSofCount$write_1__SEL_1,
       MUX_pciw_pci0_rxSerPos$write_1__SEL_1;

  // remaining internal signals
  wire [127 : 0] x_data__h2712, x_data__h7013, x_data__h7585;
  wire [31 : 0] IF_pciw_pci0_rxInF_first__0_BIT_153_1_AND_pciw_ETC___d357,
		pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414,
		x__h17772,
		x__h17774,
		x__h17776,
		x__h17778,
		x__h17780,
		x__h17782;
  wire [15 : 0] x_be__h2711, x_be__h7584;
  wire [6 : 0] INV_pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pc_ETC___d346;
  wire [1 : 0] x__h6966;
  wire IF_pciw_pci0_rxSerPos_8_EQ_0_9_AND_NOT_pciw_pc_ETC___d61,
       pciw_pci0_rxSerPos_8_EQ_0_9_AND_NOT_pciw_pci0__ETC___d126,
       swParity__h16260,
       z__h17204,
       z__h17211,
       z__h17218,
       z__h17225,
       z__h17232,
       z__h17239,
       z__h17489,
       z__h17496,
       z__h17503,
       z__h17510,
       z__h17517,
       z__h17524,
       z__h17531,
       z__h17538,
       z__h17545,
       z__h17552,
       z__h17559,
       z__h17566,
       z__h17573,
       z__h17580,
       z__h17587,
       z__h17594,
       z__h17601,
       z__h17608,
       z__h17615,
       z__h17622,
       z__h17629,
       z__h17636,
       z__h17643,
       z__h17650,
       z__h17657,
       z__h17664,
       z__h17671,
       z__h17678,
       z__h17685,
       z__h17692;

  // oscillator and gates for output clock p125clk
  assign p125clk = pciw_pci0_pcie_ep$ava_core_clk_out ;
  assign CLK_GATE_p125clk = 1'b1 ;

  // output resets
  assign p125rst = pciw_pci0_pcie_ep$ava_srstn ;

  // value method pcie_tx
  assign pcie_tx = pciw_pci0_pcie_ep$pcie_tx_out ;

  // value method led
  assign led = ledReg ;

  // submodule ctop
  mkCTop4B ctop(.pciDevice(pciDevice),
		.CLK_sys0_clk(sys0_clk),
		.RST_N_sys0_rst(sys0_rstn),
		.CLK(pciw_pci0_pcie_ep$ava_core_clk_out),
		.RST_N(pciw_pci0_pcie_ep$ava_srstn),
		.gps_ppsSyncIn_x(ctop$gps_ppsSyncIn_x),
		.server_request_put(ctop$server_request_put),
		.switch_x(ctop$switch_x),
		.wci_m_0_SData(ctop$wci_m_0_SData),
		.wci_m_0_SFlag(ctop$wci_m_0_SFlag),
		.wci_m_0_SResp(ctop$wci_m_0_SResp),
		.wci_m_1_SData(ctop$wci_m_1_SData),
		.wci_m_1_SFlag(ctop$wci_m_1_SFlag),
		.wci_m_1_SResp(ctop$wci_m_1_SResp),
		.wci_m_2_SData(ctop$wci_m_2_SData),
		.wci_m_2_SFlag(ctop$wci_m_2_SFlag),
		.wci_m_2_SResp(ctop$wci_m_2_SResp),
		.wci_m_3_SData(ctop$wci_m_3_SData),
		.wci_m_3_SFlag(ctop$wci_m_3_SFlag),
		.wci_m_3_SResp(ctop$wci_m_3_SResp),
		.wci_m_4_SData(ctop$wci_m_4_SData),
		.wci_m_4_SFlag(ctop$wci_m_4_SFlag),
		.wci_m_4_SResp(ctop$wci_m_4_SResp),
		.wmemiM0_SData(ctop$wmemiM0_SData),
		.wmemiM0_SResp(ctop$wmemiM0_SResp),
		.wsi_s_adc_MBurstLength(ctop$wsi_s_adc_MBurstLength),
		.wsi_s_adc_MByteEn(ctop$wsi_s_adc_MByteEn),
		.wsi_s_adc_MCmd(ctop$wsi_s_adc_MCmd),
		.wsi_s_adc_MData(ctop$wsi_s_adc_MData),
		.wsi_s_adc_MReqInfo(ctop$wsi_s_adc_MReqInfo),
		.EN_server_request_put(ctop$EN_server_request_put),
		.EN_server_response_get(ctop$EN_server_response_get),
		.wci_m_0_SThreadBusy(ctop$wci_m_0_SThreadBusy),
		.wci_m_1_SThreadBusy(ctop$wci_m_1_SThreadBusy),
		.wci_m_2_SThreadBusy(ctop$wci_m_2_SThreadBusy),
		.wci_m_3_SThreadBusy(ctop$wci_m_3_SThreadBusy),
		.wci_m_4_SThreadBusy(ctop$wci_m_4_SThreadBusy),
		.wsi_s_adc_MReqLast(ctop$wsi_s_adc_MReqLast),
		.wsi_s_adc_MBurstPrecise(ctop$wsi_s_adc_MBurstPrecise),
		.wsi_s_adc_MReset_n(ctop$wsi_s_adc_MReset_n),
		.wsi_m_dac_SThreadBusy(ctop$wsi_m_dac_SThreadBusy),
		.wsi_m_dac_SReset_n(ctop$wsi_m_dac_SReset_n),
		.wmemiM0_SRespLast(ctop$wmemiM0_SRespLast),
		.wmemiM0_SCmdAccept(ctop$wmemiM0_SCmdAccept),
		.wmemiM0_SDataAccept(ctop$wmemiM0_SDataAccept),
		.RDY_server_request_put(ctop$RDY_server_request_put),
		.server_response_get(ctop$server_response_get),
		.RDY_server_response_get(ctop$RDY_server_response_get),
		.led(),
		.wci_m_0_MCmd(),
		.wci_m_0_MAddrSpace(),
		.wci_m_0_MByteEn(),
		.wci_m_0_MAddr(),
		.wci_m_0_MData(),
		.wci_m_0_MFlag(),
		.wci_m_1_MCmd(),
		.wci_m_1_MAddrSpace(),
		.wci_m_1_MByteEn(),
		.wci_m_1_MAddr(),
		.wci_m_1_MData(),
		.wci_m_1_MFlag(),
		.wci_m_2_MCmd(),
		.wci_m_2_MAddrSpace(),
		.wci_m_2_MByteEn(),
		.wci_m_2_MAddr(),
		.wci_m_2_MData(),
		.wci_m_2_MFlag(),
		.wci_m_3_MCmd(),
		.wci_m_3_MAddrSpace(),
		.wci_m_3_MByteEn(),
		.wci_m_3_MAddr(),
		.wci_m_3_MData(),
		.wci_m_3_MFlag(),
		.wci_m_4_MCmd(),
		.wci_m_4_MAddrSpace(),
		.wci_m_4_MByteEn(),
		.wci_m_4_MAddr(),
		.wci_m_4_MData(),
		.wci_m_4_MFlag(),
		.cpNow(),
		.RDY_cpNow(),
		.wsi_s_adc_SThreadBusy(),
		.wsi_s_adc_SReset_n(),
		.wsi_m_dac_MCmd(),
		.wsi_m_dac_MReqLast(),
		.wsi_m_dac_MBurstPrecise(),
		.wsi_m_dac_MBurstLength(),
		.wsi_m_dac_MData(),
		.wsi_m_dac_MByteEn(),
		.wsi_m_dac_MReqInfo(),
		.wsi_m_dac_MReset_n(),
		.wmemiM0_MCmd(),
		.wmemiM0_MReqLast(),
		.wmemiM0_MAddr(),
		.wmemiM0_MBurstLength(),
		.wmemiM0_MDataValid(),
		.wmemiM0_MDataLast(),
		.wmemiM0_MData(),
		.wmemiM0_MDataByteEn(),
		.wmemiM0_MReset_n(),
		.gps_ppsSyncOut(),
		.RST_N_wci_m_0(),
		.RST_N_wci_m_1(),
		.RST_N_wci_m_2(),
		.RST_N_wci_m_3(),
		.RST_N_wci_m_4());

  // submodule pciw_aliveLed_sb
  SyncBit #(.init(1'd0)) pciw_aliveLed_sb(.sCLK(sys0_clk),
					  .dCLK(pciw_pci0_pcie_ep$ava_core_clk_out),
					  .sRST_N(sys0_rstn),
					  .sD_IN(pciw_aliveLed_sb$sD_IN),
					  .sEN(pciw_aliveLed_sb$sEN),
					  .dD_OUT(pciw_aliveLed_sb$dD_OUT));

  // submodule pciw_i2pF
  FIFO2 #(.width(32'd153),
	  .guarded(32'd1)) pciw_i2pF(.RST_N(pciw_pci0_pcie_ep$ava_srstn),
				     .CLK(pciw_pci0_pcie_ep$ava_core_clk_out),
				     .D_IN(pciw_i2pF$D_IN),
				     .ENQ(pciw_i2pF$ENQ),
				     .DEQ(pciw_i2pF$DEQ),
				     .CLR(pciw_i2pF$CLR),
				     .D_OUT(pciw_i2pF$D_OUT),
				     .FULL_N(pciw_i2pF$FULL_N),
				     .EMPTY_N(pciw_i2pF$EMPTY_N));

  // submodule pciw_linkLed_sb
  SyncBit #(.init(1'd0)) pciw_linkLed_sb(.sCLK(sys0_clk),
					 .dCLK(pciw_pci0_pcie_ep$ava_core_clk_out),
					 .sRST_N(sys0_rstn),
					 .sD_IN(pciw_linkLed_sb$sD_IN),
					 .sEN(pciw_linkLed_sb$sEN),
					 .dD_OUT(pciw_linkLed_sb$dD_OUT));

  // submodule pciw_p2iF
  FIFO2 #(.width(32'd153),
	  .guarded(32'd1)) pciw_p2iF(.RST_N(pciw_pci0_pcie_ep$ava_srstn),
				     .CLK(pciw_pci0_pcie_ep$ava_core_clk_out),
				     .D_IN(pciw_p2iF$D_IN),
				     .ENQ(pciw_p2iF$ENQ),
				     .DEQ(pciw_p2iF$DEQ),
				     .CLR(pciw_p2iF$CLR),
				     .D_OUT(pciw_p2iF$D_OUT),
				     .FULL_N(pciw_p2iF$FULL_N),
				     .EMPTY_N(pciw_p2iF$EMPTY_N));

  // submodule pciw_pci0_pcie_ep
  pcie_hip_s4gx_gen2_x4_128_wrapper pciw_pci0_pcie_ep(.sys0_clk(sys0_clk),
						      .sys0_rstn(sys0_rstn),
						      .pcie_clk(pcie_clk),
						      .pcie_rstn(pcie_rstn),
						      .pcie_rx_in(pciw_pci0_pcie_ep$pcie_rx_in),
						      .rx_st_mask0(pciw_pci0_pcie_ep$rx_st_mask0),
						      .rx_st_ready0(pciw_pci0_pcie_ep$rx_st_ready0),
						      .tx_st_data0(pciw_pci0_pcie_ep$tx_st_data0),
						      .tx_st_empty0(pciw_pci0_pcie_ep$tx_st_empty0),
						      .tx_st_eop0(pciw_pci0_pcie_ep$tx_st_eop0),
						      .tx_st_err0(pciw_pci0_pcie_ep$tx_st_err0),
						      .tx_st_sop0(pciw_pci0_pcie_ep$tx_st_sop0),
						      .tx_st_valid0(pciw_pci0_pcie_ep$tx_st_valid0),
						      .pcie_tx_out(pciw_pci0_pcie_ep$pcie_tx_out),
						      .ava_alive(pciw_pci0_pcie_ep$ava_alive),
						      .ava_lnk_up(pciw_pci0_pcie_ep$ava_lnk_up),
						      .ava_debug(pciw_pci0_pcie_ep$ava_debug),
						      .tl_cfg_add(pciw_pci0_pcie_ep$tl_cfg_add),
						      .tl_cfg_ctl(pciw_pci0_pcie_ep$tl_cfg_ctl),
						      .tl_cfg_ctl_wr(),
						      .tl_cfg_sts(),
						      .tl_cfg_sts_wr(),
						      .rx_st_valid0(pciw_pci0_pcie_ep$rx_st_valid0),
						      .rx_st_bardec0(pciw_pci0_pcie_ep$rx_st_bardec0),
						      .rx_st_be0(pciw_pci0_pcie_ep$rx_st_be0),
						      .rx_st_data0(pciw_pci0_pcie_ep$rx_st_data0),
						      .rx_st_sop0(pciw_pci0_pcie_ep$rx_st_sop0),
						      .rx_st_eop0(pciw_pci0_pcie_ep$rx_st_eop0),
						      .rx_st_empty0(pciw_pci0_pcie_ep$rx_st_empty0),
						      .rx_st_err0(),
						      .tx_st_ready0(pciw_pci0_pcie_ep$tx_st_ready0),
						      .tx_cred0(),
						      .tx_fifo_empty0(),
						      .ava_core_clk_out(pciw_pci0_pcie_ep$ava_core_clk_out),
						      .ava_srstn(pciw_pci0_pcie_ep$ava_srstn));

  // submodule pciw_pci0_rxBarF
  FIFO2 #(.width(32'd8),
	  .guarded(32'd1)) pciw_pci0_rxBarF(.RST_N(pciw_pci0_pcie_ep$ava_srstn),
					    .CLK(pciw_pci0_pcie_ep$ava_core_clk_out),
					    .D_IN(pciw_pci0_rxBarF$D_IN),
					    .ENQ(pciw_pci0_rxBarF$ENQ),
					    .DEQ(pciw_pci0_rxBarF$DEQ),
					    .CLR(pciw_pci0_rxBarF$CLR),
					    .D_OUT(pciw_pci0_rxBarF$D_OUT),
					    .FULL_N(pciw_pci0_rxBarF$FULL_N),
					    .EMPTY_N(pciw_pci0_rxBarF$EMPTY_N));

  // submodule pciw_pci0_rxInF
  SizedFIFO #(.p1width(32'd155),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) pciw_pci0_rxInF(.RST_N(pciw_pci0_pcie_ep$ava_srstn),
					       .CLK(pciw_pci0_pcie_ep$ava_core_clk_out),
					       .D_IN(pciw_pci0_rxInF$D_IN),
					       .ENQ(pciw_pci0_rxInF$ENQ),
					       .DEQ(pciw_pci0_rxInF$DEQ),
					       .CLR(pciw_pci0_rxInF$CLR),
					       .D_OUT(pciw_pci0_rxInF$D_OUT),
					       .FULL_N(pciw_pci0_rxInF$FULL_N),
					       .EMPTY_N(pciw_pci0_rxInF$EMPTY_N));

  // submodule pciw_pci0_rxOutF
  FIFO2 #(.width(32'd153),
	  .guarded(32'd1)) pciw_pci0_rxOutF(.RST_N(pciw_pci0_pcie_ep$ava_srstn),
					    .CLK(pciw_pci0_pcie_ep$ava_core_clk_out),
					    .D_IN(pciw_pci0_rxOutF$D_IN),
					    .ENQ(pciw_pci0_rxOutF$ENQ),
					    .DEQ(pciw_pci0_rxOutF$DEQ),
					    .CLR(pciw_pci0_rxOutF$CLR),
					    .D_OUT(pciw_pci0_rxOutF$D_OUT),
					    .FULL_N(pciw_pci0_rxOutF$FULL_N),
					    .EMPTY_N(pciw_pci0_rxOutF$EMPTY_N));

  // submodule pciw_pci0_rxStageF
  FIFO1 #(.width(32'd153),
	  .guarded(32'd1)) pciw_pci0_rxStageF(.RST_N(pciw_pci0_pcie_ep$ava_srstn),
					      .CLK(pciw_pci0_pcie_ep$ava_core_clk_out),
					      .D_IN(pciw_pci0_rxStageF$D_IN),
					      .ENQ(pciw_pci0_rxStageF$ENQ),
					      .DEQ(pciw_pci0_rxStageF$DEQ),
					      .CLR(pciw_pci0_rxStageF$CLR),
					      .D_OUT(pciw_pci0_rxStageF$D_OUT),
					      .FULL_N(pciw_pci0_rxStageF$FULL_N),
					      .EMPTY_N(pciw_pci0_rxStageF$EMPTY_N));

  // submodule pciw_pci0_txInF
  FIFO2 #(.width(32'd153),
	  .guarded(32'd1)) pciw_pci0_txInF(.RST_N(pciw_pci0_pcie_ep$ava_srstn),
					   .CLK(pciw_pci0_pcie_ep$ava_core_clk_out),
					   .D_IN(pciw_pci0_txInF$D_IN),
					   .ENQ(pciw_pci0_txInF$ENQ),
					   .DEQ(pciw_pci0_txInF$DEQ),
					   .CLR(pciw_pci0_txInF$CLR),
					   .D_OUT(pciw_pci0_txInF$D_OUT),
					   .FULL_N(pciw_pci0_txInF$FULL_N),
					   .EMPTY_N(pciw_pci0_txInF$EMPTY_N));

  // submodule pciw_pci0_txStageF
  FIFO1 #(.width(32'd153),
	  .guarded(32'd1)) pciw_pci0_txStageF(.RST_N(pciw_pci0_pcie_ep$ava_srstn),
					      .CLK(pciw_pci0_pcie_ep$ava_core_clk_out),
					      .D_IN(pciw_pci0_txStageF$D_IN),
					      .ENQ(pciw_pci0_txStageF$ENQ),
					      .DEQ(pciw_pci0_txStageF$DEQ),
					      .CLR(pciw_pci0_txStageF$CLR),
					      .D_OUT(pciw_pci0_txStageF$D_OUT),
					      .FULL_N(pciw_pci0_txStageF$FULL_N),
					      .EMPTY_N(pciw_pci0_txStageF$EMPTY_N));

  // rule RL_pciw_pci0_rx_instage
  assign WILL_FIRE_RL_pciw_pci0_rx_instage =
	     pciw_pci0_rxInF$FULL_N &&
	     (!pciw_pci0_pcie_ep$rx_st_sop0 || pciw_pci0_rxBarF$FULL_N) &&
	     pciw_pci0_pcie_ep$rx_st_valid0 ;

  // rule RL_pciw_pci0_rx_enstage
  assign WILL_FIRE_RL_pciw_pci0_rx_enstage =
	     pciw_pci0_rxInF$EMPTY_N &&
	     IF_pciw_pci0_rxSerPos_8_EQ_0_9_AND_NOT_pciw_pc_ETC___d61 &&
	     (!pciw_pci0_rxInF$D_OUT[152] || pciw_pci0_rxBarF$EMPTY_N) &&
	     !pciw_pci0_rxStageF$EMPTY_N ;

  // rule RL_pciw_pci0_rx_destage
  assign WILL_FIRE_RL_pciw_pci0_rx_destage =
	     pciw_pci0_rxInF$EMPTY_N && pciw_pci0_rxBarF$EMPTY_N &&
	     pciw_pci0_rxStageF$EMPTY_N ;

  // rule RL_pciw_pci0_tx_enstage
  assign WILL_FIRE_RL_pciw_pci0_tx_enstage =
	     pciw_pci0_txInF$EMPTY_N &&
	     (!pciw_pci0_txInF$D_OUT[152] || pciw_pci0_txInF$D_OUT[34] ||
	      pciw_pci0_txStageF$FULL_N) &&
	     pciw_pci0_pcie_ep$tx_st_ready0 &&
	     !pciw_pci0_txStageF$EMPTY_N ;

  // rule RL_pciw_pci0_tx_destage
  assign WILL_FIRE_RL_pciw_pci0_tx_destage =
	     pciw_pci0_txInF$EMPTY_N && pciw_pci0_txStageF$EMPTY_N &&
	     pciw_pci0_pcie_ep$tx_st_ready0 ;

  // rule RL_pciw_pci0_rxInF_reset
  assign WILL_FIRE_RL_pciw_pci0_rxInF_reset =
	     WILL_FIRE_RL_pciw_pci0_rx_instage || pciw_pci0_rxInF_r_deq$whas ;

  // inputs to muxes for submodule ports
  assign MUX_pciw_pci0_rxOutEofCount$write_1__SEL_1 =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     pciw_pci0_rxSerPos == 2'd0 &&
	     (!pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxInF$D_OUT[66] ||
	      !pciw_pci0_rxInF$D_OUT[30]) &&
	     pciw_pci0_rxInF$D_OUT[152] ;
  assign MUX_pciw_pci0_rxOutF$enq_1__SEL_1 =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     pciw_pci0_rxSerPos == 2'd0 &&
	     (!pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxInF$D_OUT[66] ||
	      !pciw_pci0_rxInF$D_OUT[30]) ;
  assign MUX_pciw_pci0_rxOutOvfCount$write_1__SEL_1 =
	     WILL_FIRE_RL_pciw_pci0_rx_destage && !pciw_pci0_rxOutF$FULL_N ;
  assign MUX_pciw_pci0_rxOutSofCount$write_1__SEL_1 =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     pciw_pci0_rxSerPos == 2'd0 &&
	     (pciw_pci0_rxInF$D_OUT[66] || !pciw_pci0_rxInF$D_OUT[30]) &&
	     pciw_pci0_rxInF$D_OUT[153] ;
  assign MUX_pciw_pci0_rxSerPos$write_1__SEL_1 =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     (pciw_pci0_rxInF$D_OUT[152] || pciw_pci0_rxSerPos != 2'd0 ||
	      pciw_pci0_rxInF$D_OUT[153] && !pciw_pci0_rxInF$D_OUT[66] &&
	      pciw_pci0_rxInF$D_OUT[30]) ;
  assign MUX_pciw_pci0_pcie_ep$ava_tx_data_1__VAL_1 =
	     { (!pciw_pci0_txInF$D_OUT[152] || pciw_pci0_txInF$D_OUT[34]) ?
		 { pciw_pci0_txInF$D_OUT[7:0],
		   pciw_pci0_txInF$D_OUT[15:8],
		   pciw_pci0_txInF$D_OUT[23:16],
		   pciw_pci0_txInF$D_OUT[31:24] } :
		 pciw_pci0_txInF$D_OUT[31:0],
	       pciw_pci0_txInF$D_OUT[63:32],
	       pciw_pci0_txInF$D_OUT[95:64],
	       pciw_pci0_txInF$D_OUT[127:96] } ;
  assign MUX_pciw_pci0_pcie_ep$ava_tx_data_1__VAL_2 =
	     { pciw_pci0_txInF$D_OUT[127:32],
	       pciw_pci0_txStageF$D_OUT[7:0],
	       pciw_pci0_txStageF$D_OUT[15:8],
	       pciw_pci0_txStageF$D_OUT[23:16],
	       pciw_pci0_txStageF$D_OUT[31:24] } ;
  assign MUX_pciw_pci0_rxOutEofCount$write_1__VAL_1 =
	     pciw_pci0_rxOutEofCount + 32'd1 ;
  assign MUX_pciw_pci0_rxOutF$enq_1__VAL_1 =
	     { pciw_pci0_rxInF$D_OUT[153:152],
	       pciw_pci0_rxBarF$D_OUT[6:0],
	       x_be__h2711,
	       x_data__h2712 } ;
  assign MUX_pciw_pci0_rxOutF$enq_1__VAL_2 =
	     { pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxStageF$D_OUT[152],
	       pciw_pci0_rxInF$D_OUT[152] || pciw_pci0_rxStageF$D_OUT[151],
	       pciw_pci0_rxBarF$D_OUT[6:0],
	       x_be__h7584,
	       x_data__h7585 } ;
  assign MUX_pciw_pci0_rxOutOvfCount$write_1__VAL_1 =
	     pciw_pci0_rxOutOvfCount + 32'd1 ;
  assign MUX_pciw_pci0_rxOutSofCount$write_1__VAL_1 =
	     pciw_pci0_rxOutSofCount + 32'd1 ;
  assign MUX_pciw_pci0_rxOutValCount$write_1__VAL_1 =
	     pciw_pci0_rxOutValCount + 32'd1 ;
  assign MUX_pciw_pci0_rxSerPos$write_1__VAL_1 =
	     (pciw_pci0_rxSerPos == 2'd0 &&
	      (!pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxInF$D_OUT[66] ||
	       !pciw_pci0_rxInF$D_OUT[30])) ?
	       2'd0 :
	       x__h6966 ;

  // inlined wires
  assign pciw_pci0_pwAvaTx$whas =
	     WILL_FIRE_RL_pciw_pci0_tx_destage ||
	     WILL_FIRE_RL_pciw_pci0_tx_enstage ;
  assign pciw_pci0_rxInF_r_enq$whas = WILL_FIRE_RL_pciw_pci0_rx_instage ;
  assign pciw_pci0_rxInF_r_deq$whas =
	     WILL_FIRE_RL_pciw_pci0_rx_destage ||
	     WILL_FIRE_RL_pciw_pci0_rx_enstage ;
  assign pciw_pci0_rxInF_r_clr$whas = 1'b0 ;
  assign pciw_pci0_rxInF_doResetEnq$whas = WILL_FIRE_RL_pciw_pci0_rx_instage ;
  assign pciw_pci0_rxInF_doResetDeq$whas = pciw_pci0_rxInF_r_deq$whas ;
  assign pciw_pci0_rxInF_doResetClr$whas = 1'b0 ;

  // register freeCnt
  assign freeCnt$D_IN = freeCnt + 32'd1 ;
  assign freeCnt$EN = 1'd1 ;

  // register ledReg
  assign ledReg$D_IN =
	     { 8'd189,
	       ~swParity__h16260,
	       INV_pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pc_ETC___d346 } ;
  assign ledReg$EN = 1'd1 ;

  // register pciDevice
  assign pciDevice$D_IN = pciw_pciDevice ;
  assign pciDevice$EN = 1'd1 ;

  // register pciw_pci0_deviceReg
  assign pciw_pci0_deviceReg$D_IN =
	     { pciw_pci0_pcie_ep$tl_cfg_ctl[12:0], 3'd0 } ;
  assign pciw_pci0_deviceReg$EN = pciw_pci0_pcie_ep$tl_cfg_add == 4'hF ;

  // register pciw_pci0_rxDataDebug
  assign pciw_pci0_rxDataDebug$D_IN = 128'h0 ;
  assign pciw_pci0_rxDataDebug$EN = 1'b0 ;

  // register pciw_pci0_rxInEopCount
  assign pciw_pci0_rxInEopCount$D_IN = pciw_pci0_rxInEopCount + 32'd1 ;
  assign pciw_pci0_rxInEopCount$EN =
	     WILL_FIRE_RL_pciw_pci0_rx_instage &&
	     pciw_pci0_pcie_ep$rx_st_eop0 ;

  // register pciw_pci0_rxInF_countReg
  assign pciw_pci0_rxInF_countReg$D_IN =
	     WILL_FIRE_RL_pciw_pci0_rx_instage ?
	       pciw_pci0_rxInF_countReg + 2'd1 :
	       pciw_pci0_rxInF_countReg - 2'd1 ;
  assign pciw_pci0_rxInF_countReg$EN =
	     WILL_FIRE_RL_pciw_pci0_rx_instage != pciw_pci0_rxInF_r_deq$whas ;

  // register pciw_pci0_rxInF_levelsValid
  assign pciw_pci0_rxInF_levelsValid$D_IN =
	     WILL_FIRE_RL_pciw_pci0_rxInF_reset ;
  assign pciw_pci0_rxInF_levelsValid$EN =
	     WILL_FIRE_RL_pciw_pci0_rx_destage ||
	     WILL_FIRE_RL_pciw_pci0_rx_enstage ||
	     WILL_FIRE_RL_pciw_pci0_rx_instage ||
	     WILL_FIRE_RL_pciw_pci0_rxInF_reset ;

  // register pciw_pci0_rxInSopCount
  assign pciw_pci0_rxInSopCount$D_IN = pciw_pci0_rxInSopCount + 32'd1 ;
  assign pciw_pci0_rxInSopCount$EN =
	     WILL_FIRE_RL_pciw_pci0_rx_instage &&
	     pciw_pci0_pcie_ep$rx_st_sop0 ;

  // register pciw_pci0_rxInValCount
  assign pciw_pci0_rxInValCount$D_IN = pciw_pci0_rxInValCount + 32'd1 ;
  assign pciw_pci0_rxInValCount$EN = WILL_FIRE_RL_pciw_pci0_rx_instage ;

  // register pciw_pci0_rxOutEofCount
  assign pciw_pci0_rxOutEofCount$D_IN =
	     MUX_pciw_pci0_rxOutEofCount$write_1__SEL_1 ?
	       MUX_pciw_pci0_rxOutEofCount$write_1__VAL_1 :
	       MUX_pciw_pci0_rxOutEofCount$write_1__VAL_1 ;
  assign pciw_pci0_rxOutEofCount$EN =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     pciw_pci0_rxSerPos == 2'd0 &&
	     (!pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxInF$D_OUT[66] ||
	      !pciw_pci0_rxInF$D_OUT[30]) &&
	     pciw_pci0_rxInF$D_OUT[152] ||
	     WILL_FIRE_RL_pciw_pci0_rx_destage &&
	     (pciw_pci0_rxInF$D_OUT[152] || pciw_pci0_rxStageF$D_OUT[151]) ;

  // register pciw_pci0_rxOutOvfCount
  assign pciw_pci0_rxOutOvfCount$D_IN =
	     MUX_pciw_pci0_rxOutOvfCount$write_1__SEL_1 ?
	       MUX_pciw_pci0_rxOutOvfCount$write_1__VAL_1 :
	       MUX_pciw_pci0_rxOutOvfCount$write_1__VAL_1 ;
  assign pciw_pci0_rxOutOvfCount$EN =
	     WILL_FIRE_RL_pciw_pci0_rx_destage && !pciw_pci0_rxOutF$FULL_N ||
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     pciw_pci0_rxSerPos_8_EQ_0_9_AND_NOT_pciw_pci0__ETC___d126 ;

  // register pciw_pci0_rxOutSofCount
  assign pciw_pci0_rxOutSofCount$D_IN =
	     MUX_pciw_pci0_rxOutSofCount$write_1__SEL_1 ?
	       MUX_pciw_pci0_rxOutSofCount$write_1__VAL_1 :
	       MUX_pciw_pci0_rxOutSofCount$write_1__VAL_1 ;
  assign pciw_pci0_rxOutSofCount$EN =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     pciw_pci0_rxSerPos == 2'd0 &&
	     (pciw_pci0_rxInF$D_OUT[66] || !pciw_pci0_rxInF$D_OUT[30]) &&
	     pciw_pci0_rxInF$D_OUT[153] ||
	     WILL_FIRE_RL_pciw_pci0_rx_destage &&
	     (pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxStageF$D_OUT[152]) ;

  // register pciw_pci0_rxOutValCount
  assign pciw_pci0_rxOutValCount$D_IN =
	     MUX_pciw_pci0_rxOutF$enq_1__SEL_1 ?
	       MUX_pciw_pci0_rxOutValCount$write_1__VAL_1 :
	       MUX_pciw_pci0_rxOutValCount$write_1__VAL_1 ;
  assign pciw_pci0_rxOutValCount$EN =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     pciw_pci0_rxSerPos == 2'd0 &&
	     (!pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxInF$D_OUT[66] ||
	      !pciw_pci0_rxInF$D_OUT[30]) ||
	     WILL_FIRE_RL_pciw_pci0_rx_destage ;

  // register pciw_pci0_rxSerPos
  assign pciw_pci0_rxSerPos$D_IN =
	     MUX_pciw_pci0_rxSerPos$write_1__SEL_1 ?
	       MUX_pciw_pci0_rxSerPos$write_1__VAL_1 :
	       2'd0 ;
  assign pciw_pci0_rxSerPos$EN =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     (pciw_pci0_rxInF$D_OUT[152] || pciw_pci0_rxSerPos != 2'd0 ||
	      pciw_pci0_rxInF$D_OUT[153] && !pciw_pci0_rxInF$D_OUT[66] &&
	      pciw_pci0_rxInF$D_OUT[30]) ||
	     WILL_FIRE_RL_pciw_pci0_rx_destage &&
	     (pciw_pci0_rxInF$D_OUT[152] || pciw_pci0_rxStageF$D_OUT[151]) ;

  // register pciw_pci0_txHeadPushed
  assign pciw_pci0_txHeadPushed$D_IN = 1'd0 ;
  assign pciw_pci0_txHeadPushed$EN =
	     WILL_FIRE_RL_pciw_pci0_tx_enstage &&
	     pciw_pci0_txInF$D_OUT[151] &&
	     (!pciw_pci0_txInF$D_OUT[152] || pciw_pci0_txInF$D_OUT[34]) ||
	     WILL_FIRE_RL_pciw_pci0_tx_destage && pciw_pci0_txInF$D_OUT[151] ;

  // register pciw_pci0_txSerPos
  assign pciw_pci0_txSerPos$D_IN = 2'd0 ;
  assign pciw_pci0_txSerPos$EN =
	     WILL_FIRE_RL_pciw_pci0_tx_enstage &&
	     pciw_pci0_txInF$D_OUT[151] &&
	     (!pciw_pci0_txInF$D_OUT[152] || pciw_pci0_txInF$D_OUT[34]) ||
	     WILL_FIRE_RL_pciw_pci0_tx_destage && pciw_pci0_txInF$D_OUT[151] ;

  // register pciw_pciDevice
  assign pciw_pciDevice$D_IN = pciw_pci0_deviceReg ;
  assign pciw_pciDevice$EN = 1'd1 ;

  // register swReg
  assign swReg$D_IN = usr_sw_i ;
  assign swReg$EN = 1'd1 ;

  // submodule ctop
  assign ctop$gps_ppsSyncIn_x = 1'b0 ;
  assign ctop$server_request_put = pciw_p2iF$D_OUT ;
  assign ctop$switch_x = 3'h0 ;
  assign ctop$wci_m_0_SData = 32'h0 ;
  assign ctop$wci_m_0_SFlag = 2'h0 ;
  assign ctop$wci_m_0_SResp = 2'h0 ;
  assign ctop$wci_m_1_SData = 32'h0 ;
  assign ctop$wci_m_1_SFlag = 2'h0 ;
  assign ctop$wci_m_1_SResp = 2'h0 ;
  assign ctop$wci_m_2_SData = 32'h0 ;
  assign ctop$wci_m_2_SFlag = 2'h0 ;
  assign ctop$wci_m_2_SResp = 2'h0 ;
  assign ctop$wci_m_3_SData = 32'h0 ;
  assign ctop$wci_m_3_SFlag = 2'h0 ;
  assign ctop$wci_m_3_SResp = 2'h0 ;
  assign ctop$wci_m_4_SData = 32'h0 ;
  assign ctop$wci_m_4_SFlag = 2'h0 ;
  assign ctop$wci_m_4_SResp = 2'h0 ;
  assign ctop$wmemiM0_SData = 128'h0 ;
  assign ctop$wmemiM0_SResp = 2'h0 ;
  assign ctop$wsi_s_adc_MBurstLength = 12'h0 ;
  assign ctop$wsi_s_adc_MByteEn = 4'h0 ;
  assign ctop$wsi_s_adc_MCmd = 3'h0 ;
  assign ctop$wsi_s_adc_MData = 32'h0 ;
  assign ctop$wsi_s_adc_MReqInfo = 8'h0 ;
  assign ctop$EN_server_request_put =
	     ctop$RDY_server_request_put && pciw_p2iF$EMPTY_N ;
  assign ctop$EN_server_response_get =
	     ctop$RDY_server_response_get && pciw_i2pF$FULL_N ;
  assign ctop$wci_m_0_SThreadBusy = 1'b0 ;
  assign ctop$wci_m_1_SThreadBusy = 1'b0 ;
  assign ctop$wci_m_2_SThreadBusy = 1'b0 ;
  assign ctop$wci_m_3_SThreadBusy = 1'b0 ;
  assign ctop$wci_m_4_SThreadBusy = 1'b0 ;
  assign ctop$wsi_s_adc_MReqLast = 1'b0 ;
  assign ctop$wsi_s_adc_MBurstPrecise = 1'b0 ;
  assign ctop$wsi_s_adc_MReset_n = 1'b0 ;
  assign ctop$wsi_m_dac_SThreadBusy = 1'b0 ;
  assign ctop$wsi_m_dac_SReset_n = 1'b0 ;
  assign ctop$wmemiM0_SRespLast = 1'b0 ;
  assign ctop$wmemiM0_SCmdAccept = 1'b0 ;
  assign ctop$wmemiM0_SDataAccept = 1'b0 ;

  // submodule pciw_aliveLed_sb
  assign pciw_aliveLed_sb$sD_IN = pciw_pci0_pcie_ep$ava_alive ;
  assign pciw_aliveLed_sb$sEN = 1'd1 ;

  // submodule pciw_i2pF
  assign pciw_i2pF$D_IN = ctop$server_response_get ;
  assign pciw_i2pF$ENQ = ctop$RDY_server_response_get && pciw_i2pF$FULL_N ;
  assign pciw_i2pF$DEQ = pciw_i2pF$EMPTY_N && pciw_pci0_txInF$FULL_N ;
  assign pciw_i2pF$CLR = 1'b0 ;

  // submodule pciw_linkLed_sb
  assign pciw_linkLed_sb$sD_IN = pciw_pci0_pcie_ep$ava_lnk_up ;
  assign pciw_linkLed_sb$sEN = 1'd1 ;

  // submodule pciw_p2iF
  assign pciw_p2iF$D_IN = pciw_pci0_rxOutF$D_OUT ;
  assign pciw_p2iF$ENQ = pciw_pci0_rxOutF$EMPTY_N && pciw_p2iF$FULL_N ;
  assign pciw_p2iF$DEQ = ctop$RDY_server_request_put && pciw_p2iF$EMPTY_N ;
  assign pciw_p2iF$CLR = 1'b0 ;

  // submodule pciw_pci0_pcie_ep
  assign pciw_pci0_pcie_ep$pcie_rx_in = pcie_rx_i ;
  assign pciw_pci0_pcie_ep$rx_st_mask0 = 1'd0 ;
  assign pciw_pci0_pcie_ep$rx_st_ready0 = 1'd1 ;
  assign pciw_pci0_pcie_ep$tx_st_data0 =
	     WILL_FIRE_RL_pciw_pci0_tx_enstage ?
	       MUX_pciw_pci0_pcie_ep$ava_tx_data_1__VAL_1 :
	       MUX_pciw_pci0_pcie_ep$ava_tx_data_1__VAL_2 ;
  assign pciw_pci0_pcie_ep$tx_st_empty0 = 1'd0 ;
  assign pciw_pci0_pcie_ep$tx_st_eop0 = pciw_pci0_txInF$D_OUT[151] ;
  assign pciw_pci0_pcie_ep$tx_st_err0 = 1'b0 ;
  assign pciw_pci0_pcie_ep$tx_st_sop0 = pciw_pci0_txInF$D_OUT[152] ;
  assign pciw_pci0_pcie_ep$tx_st_valid0 = pciw_pci0_pwAvaTx$whas ;

  // submodule pciw_pci0_rxBarF
  assign pciw_pci0_rxBarF$D_IN =
	     (pciw_pci0_pcie_ep$rx_st_data0[28:24] == 5'd0) ?
	       pciw_pci0_pcie_ep$rx_st_bardec0 :
	       8'd0 ;
  assign pciw_pci0_rxBarF$ENQ =
	     WILL_FIRE_RL_pciw_pci0_rx_instage &&
	     pciw_pci0_pcie_ep$rx_st_sop0 ;
  assign pciw_pci0_rxBarF$DEQ =
	     WILL_FIRE_RL_pciw_pci0_rx_destage &&
	     (pciw_pci0_rxInF$D_OUT[152] || pciw_pci0_rxStageF$D_OUT[151]) ||
	     WILL_FIRE_RL_pciw_pci0_rx_enstage && pciw_pci0_rxInF$D_OUT[152] ;
  assign pciw_pci0_rxBarF$CLR = 1'b0 ;

  // submodule pciw_pci0_rxInF
  assign pciw_pci0_rxInF$D_IN =
	     { pciw_pci0_pcie_ep$rx_st_empty0,
	       pciw_pci0_pcie_ep$rx_st_sop0,
	       pciw_pci0_pcie_ep$rx_st_eop0,
	       8'd0,
	       pciw_pci0_pcie_ep$rx_st_be0,
	       pciw_pci0_pcie_ep$rx_st_data0 } ;
  assign pciw_pci0_rxInF$ENQ = WILL_FIRE_RL_pciw_pci0_rx_instage ;
  assign pciw_pci0_rxInF$DEQ = pciw_pci0_rxInF_r_deq$whas ;
  assign pciw_pci0_rxInF$CLR = 1'b0 ;

  // submodule pciw_pci0_rxOutF
  assign pciw_pci0_rxOutF$D_IN =
	     MUX_pciw_pci0_rxOutF$enq_1__SEL_1 ?
	       MUX_pciw_pci0_rxOutF$enq_1__VAL_1 :
	       MUX_pciw_pci0_rxOutF$enq_1__VAL_2 ;
  assign pciw_pci0_rxOutF$ENQ =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     pciw_pci0_rxSerPos == 2'd0 &&
	     (!pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxInF$D_OUT[66] ||
	      !pciw_pci0_rxInF$D_OUT[30]) ||
	     WILL_FIRE_RL_pciw_pci0_rx_destage ;
  assign pciw_pci0_rxOutF$DEQ = pciw_pci0_rxOutF$EMPTY_N && pciw_p2iF$FULL_N ;
  assign pciw_pci0_rxOutF$CLR = 1'b0 ;

  // submodule pciw_pci0_rxStageF
  assign pciw_pci0_rxStageF$D_IN =
	     { pciw_pci0_rxInF$D_OUT[153:152],
	       7'd0,
	       pciw_pci0_rxInF$D_OUT[143:128],
	       x_data__h7013 } ;
  assign pciw_pci0_rxStageF$ENQ =
	     WILL_FIRE_RL_pciw_pci0_rx_enstage &&
	     (pciw_pci0_rxSerPos != 2'd0 ||
	      pciw_pci0_rxInF$D_OUT[153] && !pciw_pci0_rxInF$D_OUT[66] &&
	      pciw_pci0_rxInF$D_OUT[30]) ;
  assign pciw_pci0_rxStageF$DEQ = WILL_FIRE_RL_pciw_pci0_rx_destage ;
  assign pciw_pci0_rxStageF$CLR = 1'b0 ;

  // submodule pciw_pci0_txInF
  assign pciw_pci0_txInF$D_IN = pciw_i2pF$D_OUT ;
  assign pciw_pci0_txInF$ENQ = pciw_i2pF$EMPTY_N && pciw_pci0_txInF$FULL_N ;
  assign pciw_pci0_txInF$DEQ = pciw_pci0_pwAvaTx$whas ;
  assign pciw_pci0_txInF$CLR = 1'b0 ;

  // submodule pciw_pci0_txStageF
  assign pciw_pci0_txStageF$D_IN = pciw_pci0_txInF$D_OUT ;
  assign pciw_pci0_txStageF$ENQ =
	     WILL_FIRE_RL_pciw_pci0_tx_enstage &&
	     pciw_pci0_txInF$D_OUT[152] &&
	     !pciw_pci0_txInF$D_OUT[34] ;
  assign pciw_pci0_txStageF$DEQ = WILL_FIRE_RL_pciw_pci0_tx_destage ;
  assign pciw_pci0_txStageF$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_pciw_pci0_rxInF_first__0_BIT_153_1_AND_pciw_ETC___d357 =
	     (pciw_pci0_rxInF$D_OUT[153] &&
	      (pciw_pci0_rxInF$D_OUT[66] || !pciw_pci0_rxInF$D_OUT[30])) ?
	       { pciw_pci0_rxInF$D_OUT[103:96],
		 pciw_pci0_rxInF$D_OUT[111:104],
		 pciw_pci0_rxInF$D_OUT[119:112],
		 pciw_pci0_rxInF$D_OUT[127:120] } :
	       pciw_pci0_rxInF$D_OUT[127:96] ;
  assign IF_pciw_pci0_rxSerPos_8_EQ_0_9_AND_NOT_pciw_pc_ETC___d61 =
	     (pciw_pci0_rxSerPos == 2'd0 &&
	      (!pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxInF$D_OUT[66] ||
	       !pciw_pci0_rxInF$D_OUT[30])) ?
	       pciw_pci0_rxBarF$EMPTY_N :
	       pciw_pci0_rxStageF$FULL_N ;
  assign INV_pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pc_ETC___d346 =
	     { ~(z__h17692 ^
		 pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[31]),
	       ~pciw_aliveLed_sb$dD_OUT,
	       ~pciw_linkLed_sb$dD_OUT,
	       ~freeCnt[29:26] } ;
  assign pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414 =
	     x__h17772 | pciw_pci0_rxOutOvfCount ;
  assign pciw_pci0_rxSerPos_8_EQ_0_9_AND_NOT_pciw_pci0__ETC___d126 =
	     pciw_pci0_rxSerPos == 2'd0 &&
	     (!pciw_pci0_rxInF$D_OUT[153] || pciw_pci0_rxInF$D_OUT[66] ||
	      !pciw_pci0_rxInF$D_OUT[30]) &&
	     !pciw_pci0_rxOutF$FULL_N ;
  assign swParity__h16260 = z__h17239 ^ swReg[7] ;
  assign x__h17772 = x__h17774 | pciw_pci0_rxOutEofCount ;
  assign x__h17774 = x__h17776 | pciw_pci0_rxOutSofCount ;
  assign x__h17776 = x__h17778 | pciw_pci0_rxOutValCount ;
  assign x__h17778 = x__h17780 | pciw_pci0_rxInEopCount ;
  assign x__h17780 = x__h17782 | pciw_pci0_rxInSopCount ;
  assign x__h17782 = pciw_pci0_pcie_ep$ava_debug | pciw_pci0_rxInValCount ;
  assign x__h6966 = pciw_pci0_rxSerPos + 2'd3 ;
  assign x_be__h2711 =
	     { pciw_pci0_rxInF$D_OUT[128],
	       pciw_pci0_rxInF$D_OUT[129],
	       pciw_pci0_rxInF$D_OUT[130],
	       pciw_pci0_rxInF$D_OUT[131],
	       pciw_pci0_rxInF$D_OUT[132],
	       pciw_pci0_rxInF$D_OUT[133],
	       pciw_pci0_rxInF$D_OUT[134],
	       pciw_pci0_rxInF$D_OUT[135],
	       pciw_pci0_rxInF$D_OUT[136],
	       pciw_pci0_rxInF$D_OUT[137],
	       pciw_pci0_rxInF$D_OUT[138],
	       pciw_pci0_rxInF$D_OUT[139],
	       pciw_pci0_rxInF$D_OUT[140],
	       pciw_pci0_rxInF$D_OUT[141],
	       pciw_pci0_rxInF$D_OUT[142],
	       pciw_pci0_rxInF$D_OUT[143] } ;
  assign x_be__h7584 =
	     { pciw_pci0_rxStageF$D_OUT[128],
	       pciw_pci0_rxStageF$D_OUT[129],
	       pciw_pci0_rxStageF$D_OUT[130],
	       pciw_pci0_rxStageF$D_OUT[131],
	       pciw_pci0_rxStageF$D_OUT[132],
	       pciw_pci0_rxStageF$D_OUT[133],
	       pciw_pci0_rxStageF$D_OUT[134],
	       pciw_pci0_rxStageF$D_OUT[135],
	       pciw_pci0_rxStageF$D_OUT[136],
	       pciw_pci0_rxStageF$D_OUT[137],
	       pciw_pci0_rxStageF$D_OUT[138],
	       pciw_pci0_rxStageF$D_OUT[139],
	       pciw_pci0_rxInF$D_OUT[128],
	       pciw_pci0_rxInF$D_OUT[129],
	       pciw_pci0_rxInF$D_OUT[130],
	       pciw_pci0_rxInF$D_OUT[131] } ;
  assign x_data__h2712 =
	     { pciw_pci0_rxInF$D_OUT[31:0],
	       pciw_pci0_rxInF$D_OUT[63:32],
	       pciw_pci0_rxInF$D_OUT[95:64],
	       IF_pciw_pci0_rxInF_first__0_BIT_153_1_AND_pciw_ETC___d357 } ;
  assign x_data__h7013 =
	     { IF_pciw_pci0_rxInF_first__0_BIT_153_1_AND_pciw_ETC___d357,
	       pciw_pci0_rxInF$D_OUT[95:0] } ;
  assign x_data__h7585 =
	     { pciw_pci0_rxStageF$D_OUT[31:0],
	       pciw_pci0_rxStageF$D_OUT[63:32],
	       pciw_pci0_rxStageF$D_OUT[95:64],
	       pciw_pci0_rxInF$D_OUT[7:0],
	       pciw_pci0_rxInF$D_OUT[15:8],
	       pciw_pci0_rxInF$D_OUT[23:16],
	       pciw_pci0_rxInF$D_OUT[31:24] } ;
  assign z__h17204 = swReg[0] ^ swReg[1] ;
  assign z__h17211 = z__h17204 ^ swReg[2] ;
  assign z__h17218 = z__h17211 ^ swReg[3] ;
  assign z__h17225 = z__h17218 ^ swReg[4] ;
  assign z__h17232 = z__h17225 ^ swReg[5] ;
  assign z__h17239 = z__h17232 ^ swReg[6] ;
  assign z__h17489 =
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[0] ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[1] ;
  assign z__h17496 =
	     z__h17489 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[2] ;
  assign z__h17503 =
	     z__h17496 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[3] ;
  assign z__h17510 =
	     z__h17503 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[4] ;
  assign z__h17517 =
	     z__h17510 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[5] ;
  assign z__h17524 =
	     z__h17517 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[6] ;
  assign z__h17531 =
	     z__h17524 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[7] ;
  assign z__h17538 =
	     z__h17531 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[8] ;
  assign z__h17545 =
	     z__h17538 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[9] ;
  assign z__h17552 =
	     z__h17545 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[10] ;
  assign z__h17559 =
	     z__h17552 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[11] ;
  assign z__h17566 =
	     z__h17559 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[12] ;
  assign z__h17573 =
	     z__h17566 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[13] ;
  assign z__h17580 =
	     z__h17573 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[14] ;
  assign z__h17587 =
	     z__h17580 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[15] ;
  assign z__h17594 =
	     z__h17587 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[16] ;
  assign z__h17601 =
	     z__h17594 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[17] ;
  assign z__h17608 =
	     z__h17601 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[18] ;
  assign z__h17615 =
	     z__h17608 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[19] ;
  assign z__h17622 =
	     z__h17615 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[20] ;
  assign z__h17629 =
	     z__h17622 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[21] ;
  assign z__h17636 =
	     z__h17629 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[22] ;
  assign z__h17643 =
	     z__h17636 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[23] ;
  assign z__h17650 =
	     z__h17643 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[24] ;
  assign z__h17657 =
	     z__h17650 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[25] ;
  assign z__h17664 =
	     z__h17657 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[26] ;
  assign z__h17671 =
	     z__h17664 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[27] ;
  assign z__h17678 =
	     z__h17671 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[28] ;
  assign z__h17685 =
	     z__h17678 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[29] ;
  assign z__h17692 =
	     z__h17685 ^
	     pciw_pci0_pcie_ep_ava_debug__67_OR_pciw_pci0_r_ETC___d414[30] ;

  // handling of inlined registers

  always@(posedge pciw_pci0_pcie_ep$ava_core_clk_out)
  begin
    if (!pciw_pci0_pcie_ep$ava_srstn)
      begin
        freeCnt <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ledReg <= `BSV_ASSIGNMENT_DELAY 16'd0;
	pciDevice <= `BSV_ASSIGNMENT_DELAY 16'd0;
	pciw_pci0_deviceReg <= `BSV_ASSIGNMENT_DELAY 16'hAAAA;
	pciw_pci0_rxInEopCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	pciw_pci0_rxInF_countReg <= `BSV_ASSIGNMENT_DELAY 2'd0;
	pciw_pci0_rxInF_levelsValid <= `BSV_ASSIGNMENT_DELAY 1'd1;
	pciw_pci0_rxInSopCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	pciw_pci0_rxInValCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	pciw_pci0_rxOutEofCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	pciw_pci0_rxOutOvfCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	pciw_pci0_rxOutSofCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	pciw_pci0_rxOutValCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	pciw_pci0_rxSerPos <= `BSV_ASSIGNMENT_DELAY 2'd0;
	pciw_pci0_txHeadPushed <= `BSV_ASSIGNMENT_DELAY 1'd0;
	pciw_pci0_txSerPos <= `BSV_ASSIGNMENT_DELAY 2'd0;
	pciw_pciDevice <= `BSV_ASSIGNMENT_DELAY 16'd0;
	swReg <= `BSV_ASSIGNMENT_DELAY 8'd0;
      end
    else
      begin
        if (freeCnt$EN) freeCnt <= `BSV_ASSIGNMENT_DELAY freeCnt$D_IN;
	if (ledReg$EN) ledReg <= `BSV_ASSIGNMENT_DELAY ledReg$D_IN;
	if (pciDevice$EN) pciDevice <= `BSV_ASSIGNMENT_DELAY pciDevice$D_IN;
	if (pciw_pci0_deviceReg$EN)
	  pciw_pci0_deviceReg <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_deviceReg$D_IN;
	if (pciw_pci0_rxInEopCount$EN)
	  pciw_pci0_rxInEopCount <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_rxInEopCount$D_IN;
	if (pciw_pci0_rxInF_countReg$EN)
	  pciw_pci0_rxInF_countReg <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_rxInF_countReg$D_IN;
	if (pciw_pci0_rxInF_levelsValid$EN)
	  pciw_pci0_rxInF_levelsValid <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_rxInF_levelsValid$D_IN;
	if (pciw_pci0_rxInSopCount$EN)
	  pciw_pci0_rxInSopCount <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_rxInSopCount$D_IN;
	if (pciw_pci0_rxInValCount$EN)
	  pciw_pci0_rxInValCount <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_rxInValCount$D_IN;
	if (pciw_pci0_rxOutEofCount$EN)
	  pciw_pci0_rxOutEofCount <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_rxOutEofCount$D_IN;
	if (pciw_pci0_rxOutOvfCount$EN)
	  pciw_pci0_rxOutOvfCount <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_rxOutOvfCount$D_IN;
	if (pciw_pci0_rxOutSofCount$EN)
	  pciw_pci0_rxOutSofCount <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_rxOutSofCount$D_IN;
	if (pciw_pci0_rxOutValCount$EN)
	  pciw_pci0_rxOutValCount <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_rxOutValCount$D_IN;
	if (pciw_pci0_rxSerPos$EN)
	  pciw_pci0_rxSerPos <= `BSV_ASSIGNMENT_DELAY pciw_pci0_rxSerPos$D_IN;
	if (pciw_pci0_txHeadPushed$EN)
	  pciw_pci0_txHeadPushed <= `BSV_ASSIGNMENT_DELAY
	      pciw_pci0_txHeadPushed$D_IN;
	if (pciw_pci0_txSerPos$EN)
	  pciw_pci0_txSerPos <= `BSV_ASSIGNMENT_DELAY pciw_pci0_txSerPos$D_IN;
	if (pciw_pciDevice$EN)
	  pciw_pciDevice <= `BSV_ASSIGNMENT_DELAY pciw_pciDevice$D_IN;
	if (swReg$EN) swReg <= `BSV_ASSIGNMENT_DELAY swReg$D_IN;
      end
    if (pciw_pci0_rxDataDebug$EN)
      pciw_pci0_rxDataDebug <= `BSV_ASSIGNMENT_DELAY
	  pciw_pci0_rxDataDebug$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    freeCnt = 32'hAAAAAAAA;
    ledReg = 16'hAAAA;
    pciDevice = 16'hAAAA;
    pciw_pci0_deviceReg = 16'hAAAA;
    pciw_pci0_rxDataDebug = 128'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    pciw_pci0_rxInEopCount = 32'hAAAAAAAA;
    pciw_pci0_rxInF_countReg = 2'h2;
    pciw_pci0_rxInF_levelsValid = 1'h0;
    pciw_pci0_rxInSopCount = 32'hAAAAAAAA;
    pciw_pci0_rxInValCount = 32'hAAAAAAAA;
    pciw_pci0_rxOutEofCount = 32'hAAAAAAAA;
    pciw_pci0_rxOutOvfCount = 32'hAAAAAAAA;
    pciw_pci0_rxOutSofCount = 32'hAAAAAAAA;
    pciw_pci0_rxOutValCount = 32'hAAAAAAAA;
    pciw_pci0_rxSerPos = 2'h2;
    pciw_pci0_txHeadPushed = 1'h0;
    pciw_pci0_txSerPos = 2'h2;
    pciw_pciDevice = 16'hAAAA;
    swReg = 8'hAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkFTop_alst4

