
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -2.54

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -2.54

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -2.54

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[1]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.26    0.21    0.41 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net7 (net)
                  0.26    0.00    0.41 ^ counter[1]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: counter[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.16    0.44    0.44 v counter[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[0] (net)
                  0.16    0.00    0.44 v _0908_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.10    0.09    0.53 ^ _0908_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0788_ (net)
                  0.10    0.00    0.53 ^ _0926_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.13    0.66 ^ _0926_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0001_ (net)
                  0.05    0.00    0.66 ^ counter[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.66   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.26    0.21    0.41 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net7 (net)
                  0.26    0.00    0.41 ^ clk_out$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: div_ratio[3] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v div_ratio[3] (in)
                                         div_ratio[3] (net)
                  0.00    0.00    0.20 v input4/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.23    0.75    0.95 v input4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net10 (net)
                  0.23    0.00    0.95 v _0838_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.14    0.23    1.19 v _0838_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0012_ (net)
                  0.14    0.00    1.19 v _0851_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.18    1.36 v _0851_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0632_ (net)
                  0.07    0.00    1.36 v _1493_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.50    1.86 ^ _1493_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0633_ (net)
                  0.16    0.00    1.86 ^ _0981_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.94 v _0981_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0648_ (net)
                  0.09    0.00    1.94 v _1497_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    2.46 ^ _1497_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0650_ (net)
                  0.16    0.00    2.46 ^ _0984_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    2.54 v _0984_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0657_ (net)
                  0.10    0.00    2.54 v _1499_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.50    3.04 ^ _1499_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0659_ (net)
                  0.15    0.00    3.04 ^ _0985_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    3.12 v _0985_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0728_ (net)
                  0.09    0.00    3.12 v _1522_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.09    0.30    3.42 ^ _1522_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0729_ (net)
                  0.09    0.00    3.42 ^ _1525_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.06    0.25    0.29    3.70 ^ _1525_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0677_ (net)
                  0.25    0.00    3.70 ^ _1504_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     3    0.05    0.24    0.38    4.08 ^ _1504_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _0680_ (net)
                  0.24    0.00    4.08 ^ _1022_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.05    0.22    0.12    4.20 v _1022_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0079_ (net)
                  0.22    0.00    4.20 v _1025_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     8    0.13    0.71    0.44    4.64 ^ _1025_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0082_ (net)
                  0.71    0.00    4.64 ^ _1042_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     5    0.07    0.20    0.38    5.02 v _1042_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0099_ (net)
                  0.20    0.00    5.02 v _1043_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.14    0.52    0.31    5.33 ^ _1043_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0100_ (net)
                  0.52    0.00    5.33 ^ _1136_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.06    0.29    0.18    5.51 v _1136_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _0191_ (net)
                  0.29    0.00    5.51 v _1155_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     8    0.13    0.69    0.44    5.95 ^ _1155_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _0210_ (net)
                  0.69    0.00    5.95 ^ _1175_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.05    0.24    0.37    6.32 ^ _1175_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0229_ (net)
                  0.24    0.00    6.32 ^ _1176_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.02    0.10    0.25    6.57 v _1176_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0230_ (net)
                  0.10    0.00    6.57 v _1177_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     9    0.16    0.20    0.23    6.80 v _1177_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0231_ (net)
                  0.20    0.00    6.80 v _1259_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.06    0.23    0.43    7.23 v _1259_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0312_ (net)
                  0.23    0.00    7.23 v _1289_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
     5    0.06    0.36    0.25    7.48 ^ _1289_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
                                         _0341_ (net)
                  0.36    0.00    7.48 ^ _1290_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.24    0.16    7.64 v _1290_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0342_ (net)
                  0.24    0.00    7.64 v _1310_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     6    0.08    0.20    0.42    8.07 v _1310_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0362_ (net)
                  0.20    0.00    8.07 v _1312_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.37    0.25    8.31 ^ _1312_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _0364_ (net)
                  0.37    0.00    8.31 ^ _1366_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.08    0.34    0.37    8.69 ^ _1366_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0417_ (net)
                  0.34    0.00    8.69 ^ _1368_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     5    0.11    0.23    0.33    9.02 ^ _1368_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0419_ (net)
                  0.23    0.00    9.02 ^ _1393_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     6    0.07    0.28    0.13    9.15 v _1393_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0775_ (net)
                  0.28    0.00    9.15 v _1425_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.13    0.41    9.55 ^ _1425_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0782_ (net)
                  0.13    0.00    9.55 ^ _1538_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.16    0.24    9.79 ^ _1538_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0783_ (net)
                  0.16    0.00    9.79 ^ _1422_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.19    9.98 ^ _1422_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0472_ (net)
                  0.13    0.00    9.98 ^ _1423_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     3    0.05    0.19    0.14   10.13 v _1423_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0473_ (net)
                  0.19    0.00   10.13 v _1439_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.23    0.18   10.31 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0487_ (net)
                  0.23    0.00   10.31 ^ _1462_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.07    0.18   10.49 ^ _1462_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0510_ (net)
                  0.07    0.00   10.49 ^ _1463_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.14    0.27   10.76 ^ _1463_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0785_ (net)
                  0.14    0.00   10.76 ^ _1539_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.09    0.20   10.95 ^ _1539_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0786_ (net)
                  0.09    0.00   10.95 ^ _0874_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06   11.01 v _0874_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0018_ (net)
                  0.07    0.00   11.01 v _0875_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.15   11.16 v _0875_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0019_ (net)
                  0.07    0.00   11.16 v _0876_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.19    0.12   11.28 ^ _0876_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0020_ (net)
                  0.19    0.00   11.28 ^ _0877_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.06   11.33 v _0877_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0021_ (net)
                  0.08    0.00   11.33 v _0878_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.15   11.48 v _0878_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0022_ (net)
                  0.07    0.00   11.48 v _0879_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.20    0.13   11.61 ^ _0879_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0023_ (net)
                  0.20    0.00   11.61 ^ _0880_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.06   11.68 v _0880_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0024_ (net)
                  0.09    0.00   11.68 v _0881_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.15   11.83 v _0881_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0025_ (net)
                  0.07    0.00   11.83 v _0882_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.20    0.13   11.96 ^ _0882_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0026_ (net)
                  0.20    0.00   11.96 ^ _0883_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07   12.02 v _0883_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0027_ (net)
                  0.09    0.00   12.02 v _0884_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.15   12.18 v _0884_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0028_ (net)
                  0.07    0.00   12.18 v _0885_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.20    0.12   12.30 ^ _0885_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0029_ (net)
                  0.20    0.00   12.30 ^ _0892_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.24    0.07   12.37 v _0892_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0000_ (net)
                  0.24    0.00   12.37 v clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                 12.37   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 -2.54   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.26    0.21    0.41 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net7 (net)
                  0.26    0.00    0.41 ^ clk_out$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: div_ratio[3] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v div_ratio[3] (in)
                                         div_ratio[3] (net)
                  0.00    0.00    0.20 v input4/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.23    0.75    0.95 v input4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net10 (net)
                  0.23    0.00    0.95 v _0838_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.14    0.23    1.19 v _0838_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0012_ (net)
                  0.14    0.00    1.19 v _0851_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.18    1.36 v _0851_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0632_ (net)
                  0.07    0.00    1.36 v _1493_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.50    1.86 ^ _1493_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0633_ (net)
                  0.16    0.00    1.86 ^ _0981_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.94 v _0981_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0648_ (net)
                  0.09    0.00    1.94 v _1497_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    2.46 ^ _1497_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0650_ (net)
                  0.16    0.00    2.46 ^ _0984_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    2.54 v _0984_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0657_ (net)
                  0.10    0.00    2.54 v _1499_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.50    3.04 ^ _1499_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _0659_ (net)
                  0.15    0.00    3.04 ^ _0985_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    3.12 v _0985_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0728_ (net)
                  0.09    0.00    3.12 v _1522_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.09    0.30    3.42 ^ _1522_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0729_ (net)
                  0.09    0.00    3.42 ^ _1525_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.06    0.25    0.29    3.70 ^ _1525_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0677_ (net)
                  0.25    0.00    3.70 ^ _1504_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     3    0.05    0.24    0.38    4.08 ^ _1504_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _0680_ (net)
                  0.24    0.00    4.08 ^ _1022_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.05    0.22    0.12    4.20 v _1022_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0079_ (net)
                  0.22    0.00    4.20 v _1025_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     8    0.13    0.71    0.44    4.64 ^ _1025_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0082_ (net)
                  0.71    0.00    4.64 ^ _1042_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     5    0.07    0.20    0.38    5.02 v _1042_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0099_ (net)
                  0.20    0.00    5.02 v _1043_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.14    0.52    0.31    5.33 ^ _1043_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0100_ (net)
                  0.52    0.00    5.33 ^ _1136_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.06    0.29    0.18    5.51 v _1136_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _0191_ (net)
                  0.29    0.00    5.51 v _1155_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     8    0.13    0.69    0.44    5.95 ^ _1155_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _0210_ (net)
                  0.69    0.00    5.95 ^ _1175_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.05    0.24    0.37    6.32 ^ _1175_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0229_ (net)
                  0.24    0.00    6.32 ^ _1176_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.02    0.10    0.25    6.57 v _1176_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0230_ (net)
                  0.10    0.00    6.57 v _1177_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     9    0.16    0.20    0.23    6.80 v _1177_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0231_ (net)
                  0.20    0.00    6.80 v _1259_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.06    0.23    0.43    7.23 v _1259_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0312_ (net)
                  0.23    0.00    7.23 v _1289_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
     5    0.06    0.36    0.25    7.48 ^ _1289_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
                                         _0341_ (net)
                  0.36    0.00    7.48 ^ _1290_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.24    0.16    7.64 v _1290_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0342_ (net)
                  0.24    0.00    7.64 v _1310_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     6    0.08    0.20    0.42    8.07 v _1310_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0362_ (net)
                  0.20    0.00    8.07 v _1312_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.37    0.25    8.31 ^ _1312_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _0364_ (net)
                  0.37    0.00    8.31 ^ _1366_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.08    0.34    0.37    8.69 ^ _1366_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0417_ (net)
                  0.34    0.00    8.69 ^ _1368_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     5    0.11    0.23    0.33    9.02 ^ _1368_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0419_ (net)
                  0.23    0.00    9.02 ^ _1393_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     6    0.07    0.28    0.13    9.15 v _1393_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0775_ (net)
                  0.28    0.00    9.15 v _1425_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.13    0.41    9.55 ^ _1425_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0782_ (net)
                  0.13    0.00    9.55 ^ _1538_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.16    0.24    9.79 ^ _1538_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0783_ (net)
                  0.16    0.00    9.79 ^ _1422_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.19    9.98 ^ _1422_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0472_ (net)
                  0.13    0.00    9.98 ^ _1423_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     3    0.05    0.19    0.14   10.13 v _1423_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0473_ (net)
                  0.19    0.00   10.13 v _1439_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.23    0.18   10.31 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0487_ (net)
                  0.23    0.00   10.31 ^ _1462_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.07    0.18   10.49 ^ _1462_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0510_ (net)
                  0.07    0.00   10.49 ^ _1463_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.14    0.27   10.76 ^ _1463_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0785_ (net)
                  0.14    0.00   10.76 ^ _1539_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.09    0.20   10.95 ^ _1539_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _0786_ (net)
                  0.09    0.00   10.95 ^ _0874_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06   11.01 v _0874_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0018_ (net)
                  0.07    0.00   11.01 v _0875_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.15   11.16 v _0875_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0019_ (net)
                  0.07    0.00   11.16 v _0876_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.19    0.12   11.28 ^ _0876_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0020_ (net)
                  0.19    0.00   11.28 ^ _0877_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.06   11.33 v _0877_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0021_ (net)
                  0.08    0.00   11.33 v _0878_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.15   11.48 v _0878_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0022_ (net)
                  0.07    0.00   11.48 v _0879_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.20    0.13   11.61 ^ _0879_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0023_ (net)
                  0.20    0.00   11.61 ^ _0880_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.06   11.68 v _0880_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0024_ (net)
                  0.09    0.00   11.68 v _0881_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.15   11.83 v _0881_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0025_ (net)
                  0.07    0.00   11.83 v _0882_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.20    0.13   11.96 ^ _0882_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0026_ (net)
                  0.20    0.00   11.96 ^ _0883_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.07   12.02 v _0883_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0027_ (net)
                  0.09    0.00   12.02 v _0884_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.15   12.18 v _0884_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0028_ (net)
                  0.07    0.00   12.18 v _0885_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.20    0.12   12.30 ^ _0885_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0029_ (net)
                  0.20    0.00   12.30 ^ _0892_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.24    0.07   12.37 v _0892_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0000_ (net)
                  0.24    0.00   12.37 v clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                 12.37   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 -2.54   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.987524390220642

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7098

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.207926407456398

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9320

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.53    0.53 ^ counter[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.63 v _0908_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.38    1.01 ^ _1540_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    1.09 v _0912_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.07    1.16 ^ _0913_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.15    1.31 ^ _0914_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.09    1.40 v _0915_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.09    1.49 ^ _0916_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    1.65 ^ _0917_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.08    1.73 v _0918_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.09    1.82 ^ _0919_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.15    1.98 ^ _0920_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.08    2.06 v _0921_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.11    2.17 ^ _0922_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.08    2.25 v _0923_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.15    2.40 ^ _0924_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.15    2.55 v _0925_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.17    2.72 v _0927_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    2.72 v counter[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.72   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ counter[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.11    9.89   library setup time
           9.89   data required time
---------------------------------------------------------
           9.89   data required time
          -2.72   data arrival time
---------------------------------------------------------
           7.17   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.44    0.44 v counter[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.09    0.53 ^ _0908_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.13    0.66 ^ _0926_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.66 ^ counter[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.66   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.66   data arrival time
---------------------------------------------------------
           0.70   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
12.3688

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-2.5447

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-20.573540

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.96e-03   9.25e-04   5.92e-09   2.89e-03   1.7%
Combinational          9.17e-02   7.98e-02   1.86e-07   1.72e-01  98.3%
Clock                  0.00e+00   0.00e+00   3.75e-07   3.75e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.37e-02   8.07e-02   5.68e-07   1.74e-01 100.0%
                          53.7%      46.3%       0.0%
