// Seed: 3747196267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1'd0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output logic id_2
);
  always @(posedge 1 or "") for (id_2 = id_0; id_1; id_2 = 1'b0 ^ 1) id_2 = #1'b0;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
endmodule
