# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/decoder2_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:29 on Oct 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/decoder2_4.sv 
# -- Compiling module decoder2_4
# 
# Top level modules:
# 	decoder2_4
# End time: 18:34:29 on Oct 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/and_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:29 on Oct 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 18:34:29 on Oct 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/decoder3_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:29 on Oct 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/decoder3_8.sv 
# -- Compiling module decoder3_8
# 
# Top level modules:
# 	decoder3_8
# End time: 18:34:29 on Oct 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/decoder5_32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:29 on Oct 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/decoder5_32.sv 
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# End time: 18:34:29 on Oct 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.and_3_testbench
# vsim work.and_3_testbench 
# Start time: 18:34:41 on Oct 10,2018
# Loading sv_std.std
# Loading work.and_3_testbench
# Loading work.and_3
add wave -position end  sim:/and_3_testbench/a
add wave -position end  sim:/and_3_testbench/b
add wave -position end  sim:/and_3_testbench/c
add wave -position end  sim:/and_3_testbench/out
add wave -position end  sim:/and_3_testbench/i
run -all
# ** Note: $stop    : C:/Users/micha/GitHub/ECE469/lab1/and_3.sv(26)
#    Time: 8 ns  Iteration: 0  Instance: /and_3_testbench
# Break in Module and_3_testbench at C:/Users/micha/GitHub/ECE469/lab1/and_3.sv line 26
# End time: 18:35:14 on Oct 10,2018, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
