

================================================================
== Vitis HLS Report for 'getTanh'
================================================================
* Date:           Wed Apr  5 22:31:55 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6004|     6004|  30.020 us|  30.020 us|  6005|  6005|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1  |     6002|     6002|         9|          6|          1|  1000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    227|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|       0|     60|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    141|    -|
|Register         |        -|    -|     362|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     362|    428|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   9|  0|  60|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_178_p2  |         +|   0|  0|  39|          32|           2|
    |add_ln13_fu_169_p2    |         +|   0|  0|  39|          32|           5|
    |add_ln6_fu_114_p2     |         +|   0|  0|  17|          10|           1|
    |ap_condition_113      |       and|   0|  0|   2|           1|           1|
    |ap_condition_194      |       and|   0|  0|   2|           1|           1|
    |ap_condition_350      |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_138_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln10_fu_159_p2   |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln6_fu_108_p2    |      icmp|   0|  0|  11|          10|           6|
    |A_d0                  |    select|   0|  0|  32|           1|           1|
    |beta_fu_152_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 227|         186|         117|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |A_address0                       |  14|          3|   10|         30|
    |ap_NS_fsm                        |  37|          7|    1|          7|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1             |   9|          2|   10|         20|
    |ap_sig_allocacmp_result_2_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_reuse_reg_load  |   9|          2|   32|         64|
    |i_fu_60                          |   9|          2|   10|         20|
    |reuse_addr_reg_fu_48             |   9|          2|   64|        128|
    |reuse_reg_fu_52                  |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 141|         30|  195|        405|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_addr_reg_243                |  10|   0|   10|          0|
    |A_addr_reg_243_pp0_iter1_reg  |  10|   0|   10|          0|
    |add_ln13_1_reg_281            |  32|   0|   32|          0|
    |add_ln13_reg_271              |  32|   0|   32|          0|
    |addr_cmp_reg_248              |   1|   0|    1|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |beta_reg_253                  |  32|   0|   32|          0|
    |i_fu_60                       |  10|   0|   10|          0|
    |icmp_ln10_reg_261             |   1|   0|    1|          0|
    |icmp_ln6_reg_234              |   1|   0|    1|          0|
    |mul_ln13_1_reg_276            |  32|   0|   32|          0|
    |mul_ln13_reg_266              |  32|   0|   32|          0|
    |result_2_fu_56                |  32|   0|   32|          0|
    |result_reg_286                |  32|   0|   32|          0|
    |reuse_addr_reg_fu_48          |  64|   0|   64|          0|
    |reuse_reg_fu_52               |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 362|   0|  362|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|       getTanh|  return value|
|ap_return      |  out|   32|  ap_ctrl_hs|       getTanh|  return value|
|A_address0     |  out|   10|   ap_memory|             A|         array|
|A_ce0          |  out|    1|   ap_memory|             A|         array|
|A_we0          |  out|    1|   ap_memory|             A|         array|
|A_d0           |  out|   32|   ap_memory|             A|         array|
|A_q0           |   in|   32|   ap_memory|             A|         array|
|addr_address0  |  out|   10|   ap_memory|          addr|         array|
|addr_ce0       |  out|    1|   ap_memory|          addr|         array|
|addr_q0        |   in|   32|   ap_memory|          addr|         array|
+---------------+-----+-----+------------+--------------+--------------+

