<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -6 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>
time_elapsed: 0.004s
ram usage: 9636 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: pr3527694.v --------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a> to parse list
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::16 error in parsing: (syntax error, unexpected vDELAY_ID)
		#5;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::21 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
			sys_reset = 1&#39;b0;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::29 error in parsing: (syntax error, unexpected vEND)
end
WARNING (5)::PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::47 there are no ports for the module (top), all logic will be dropped since it is not driving an output
endmodule
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::84 error in parsing: (syntax error, unexpected vDELAY_ID)
	#40;
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::86 error in parsing: (syntax error, unexpected vEND)
end
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
WARNING (8)::NETLIST_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::58 Could not resolve initial assignment to a constant value, skipping

wire [15:0] w1 = WIDTH1;
WARNING (9)::NETLIST_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::59 Could not resolve initial assignment to a constant value, skipping

wire [15:0] w2 = WIDTH2;
WARNING (10)::NETLIST_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::105 Could not resolve initial assignment to a constant value, skipping

wire [15:0] w1 = WIDTH1;
WARNING (11)::NETLIST_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::106 Could not resolve initial assignment to a constant value, skipping

wire [15:0] w2 = WIDTH2;
WARNING (12)::NETLIST_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::107 Could not resolve initial assignment to a constant value, skipping

wire [15:0] bigw = big_width;
WARNING (13)::NETLIST_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::136 Could not resolve initial assignment to a constant value, skipping

wire [31:0] wide = big_width;
WARNING (14)::NETLIST_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::137 Could not resolve initial assignment to a constant value, skipping

wire [31:0] width1 = WIDTH1;
WARNING (15)::NETLIST_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::138 Could not resolve initial assignment to a constant value, skipping

wire [31:0] width2 = WIDTH2;
==========================
Detected Top Level Module: 	test1
==========================
ERROR (16)::NETLIST_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr3527694.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3527694.v</a>::81 Could not resolve conditional generate construct
endgenerate
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1583635605569/work/ODIN_II/SRC/ast_elaborate.cpp]build_hierarchy::452 

</pre>
</body>