Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan 15 21:58:11 2024
| Host         : DESKTOP-0OT9859 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_control_sets_placed.rpt
| Design       : final
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             604 |          177 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             249 |           74 |
| Yes          | No                    | No                     |              21 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | start_IBUF                 | histogram/adresa/out_signal_reg_1                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                            | histogram/reg13/output_reg_6                                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                            | histogram/reg13/output_reg_0                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                            | histogram/reg13/output_reg_1                                      |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                            | histogram/reg13/output_reg_3                                      |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                            | histogram/reg13/output_reg_7                                      |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG |                            | histogram/reg13/output_reg_4                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                            | histogram/reg13/output_reg_5                                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                            | histogram/reg13/output_reg_2                                      |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | histogram/reg13/start_kum2 |                                                                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | histogram/reg16/E[0]       | histogram/diferencijator/SR[0]                                    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | histogram/reg9/hist_start  |                                                                   |                2 |             13 |         6.50 |
|  clk_IBUF_BUFG |                            | histogram/sabiraci_kumul/registar[0].registar1/output[16]_i_1_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                            | histogram/reg12/hist_complete                                     |               14 |             40 |         2.86 |
|  clk_IBUF_BUFG |                            | histogram/inkrementers/counter[0].brojac/reg3/SR[0]               |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG |                            | histogram/reg9/SR[0]                                              |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG |                            |                                                                   |              177 |            608 |         3.44 |
+----------------+----------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


