// Seed: 4259895508
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output uwire id_5,
    output tri id_6,
    input wire id_7,
    input supply0 id_8,
    input wand id_9,
    output tri id_10,
    input wand id_11,
    input tri1 id_12,
    input wire id_13,
    output uwire id_14,
    output supply0 id_15,
    input tri0 id_16,
    input supply0 id_17,
    input wand id_18,
    output wand id_19,
    output uwire id_20,
    input wand id_21,
    input tri0 id_22
);
  logic [1 : 1  - ""] id_24 = 1'b0;
  wire id_25;
  wire id_26;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input uwire id_5,
    input uwire id_6,
    output uwire id_7,
    input supply0 id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_8,
      id_5,
      id_3,
      id_7,
      id_1,
      id_0,
      id_0,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3,
      id_4,
      id_6,
      id_8,
      id_8,
      id_4,
      id_2,
      id_1,
      id_6
  );
  assign modCall_1.id_24 = 0;
endmodule
