(pcb "C:\PROJECT\github\74HC-CPU\CMD_DEC\CMD_DEC.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.8)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  105410 -78740  29210 -78740  29210 -30480  105410 -30480
            105410 -78740)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 500)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U6 86360 -68580 front 90 (PN 74HC00))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (place J12 86360 -55880 front 0 (PN Conn_01x01_Male))
      (place J11 93980 -55880 front 0 (PN Conn_01x01_Male))
      (place J10 101600 -55880 front 0 (PN Conn_01x01_Male))
      (place J7 53340 -58420 front 0 (PN Conn_01x01_Male))
      (place J9 38100 -71120 front 0 (PN Conn_01x01_Male))
    )
    (component LED_THT:LED_D5.0mm
      (place D1 76200 -73660 front 0 (PN LED))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J1 60960 -76200 front 90 (PN Conn_01x04_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J2 53340 -76200 front 270 (PN Conn_01x02_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical
      (place J3 40640 -33020 front 90 (PN Conn_01x05_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (place J4 58420 -33020 front 90 (PN Conn_01x08_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical::1
      (place J5 83820 -33020 front 90 (PN Conn_01x08_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (place J6 38100 -36830 front 90 (PN Conn_01x02_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical::1
      (place J8 45720 -71120 front 0 (PN Conn_01x01_Male))
    )
    (component Resistor_SMD:R_0805_2012Metric_Pad1.20x1.40mm_HandSolder
      (place R1 64500 -45720 back 0 (PN 10k))
      (place R2 76200 -61960 back 90 (PN 10k))
      (place R5 81280 -70120 back 90 (PN 1k))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U1 33020 -66040 front 90 (PN 74LS08))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U2 58420 -48260 front 90 (PN 74LS138))
      (place U5 76200 -58420 front 270 (PN 74LS85))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place U3 33020 -48260 front 90 (PN 74LS139))
      (place U4 83820 -48260 front 90 (PN 74LS138))
    )
  )
  (library
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -11950  1800 1800))
      (outline (path signal 50  -1800 -11950  1800 -11950))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -11430  -1270 635))
      (outline (path signal 100  1270 -11430  -1270 -11430))
      (outline (path signal 100  1270 1270  1270 -11430))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_SMD:R_0805_2012Metric_Pad1.20x1.40mm_HandSolder
      (outline (path signal 50  1850 -950  -1850 -950))
      (outline (path signal 50  1850 950  1850 -950))
      (outline (path signal 50  -1850 950  1850 950))
      (outline (path signal 50  -1850 -950  -1850 950))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (pin RoundRect[T]Pad_1200x1400_250.95_um 1 -1000 0)
      (pin RoundRect[T]Pad_1200x1400_250.95_um 2 1000 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1200x1400_250.95_um
      (shape (polygon F.Cu 0  393.578 697.139  435.831 685.817  475.476 667.33  511.309 642.24
            542.24 611.309  567.33 575.476  585.817 535.831  597.139 493.578
            600.951 450.001  600.951 -450.001  597.139 -493.578  585.817 -535.831
            567.33 -575.476  542.24 -611.309  511.309 -642.24  475.476 -667.33
            435.831 -685.817  393.578 -697.139  350.001 -700.951  -350.001 -700.951
            -393.578 -697.139  -435.831 -685.817  -475.476 -667.33  -511.309 -642.24
            -542.24 -611.309  -567.33 -575.476  -585.817 -535.831  -597.139 -493.578
            -600.951 -450.001  -600.951 450.001  -597.139 493.578  -585.817 535.831
            -567.33 575.476  -542.24 611.309  -511.309 642.24  -475.476 667.33
            -435.831 685.817  -393.578 697.139  -350.001 700.951  350.001 700.951
            393.578 697.139))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U6-7 D1-1 U1-7 U2-8 U3-1 U3-2 U3-3 U3-8 U4-4 U4-8 U5-8 U5-14 U5-4 U5-2)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 R5-2)
    )
    (net /COP[0]
      (pins J1-1 U2-1 U4-1 U5-10)
    )
    (net /COP[1]
      (pins J1-2 U2-2 U4-2 U5-12)
    )
    (net /COP[2]
      (pins J1-3 U2-3 U4-3 U5-13)
    )
    (net /COP[3]
      (pins J1-4 U2-4 U4-6 U5-15)
    )
    (net /C1
      (pins J2-1 U2-5 U4-5)
    )
    (net /C2
      (pins U6-10 J2-2 U1-4)
    )
    (net /~INV
      (pins J3-1 U3-12)
    )
    (net /~SWAP
      (pins J3-2 U3-11)
    )
    (net /~LSR
      (pins J3-3 U1-12 U3-10)
    )
    (net /~LSRC
      (pins J3-4 U1-13 U3-9)
    )
    (net /~LSRx
      (pins U6-2 J3-5 U1-11)
    )
    (net /~ADD
      (pins J4-1 U1-2 U2-15)
    )
    (net /~ADDC
      (pins J4-2 U1-1 U2-14)
    )
    (net /~AND
      (pins J4-3 U2-13)
    )
    (net /~OR
      (pins J4-4 U2-12)
    )
    (net /~XOR
      (pins J4-5 U2-11)
    )
    (net /~UNO
      (pins J4-6 U2-10 U3-15)
    )
    (net /~MOV
      (pins J4-7 U2-9)
    )
    (net /~MUL
      (pins J4-8 U2-7)
    )
    (net /~BRANCH
      (pins J5-8 U4-7)
    )
    (net /~CMP
      (pins U6-13 U6-12 J5-7 U4-9)
    )
    (net /~CTRL
      (pins J5-6 U4-10)
    )
    (net /~ST
      (pins U6-5 U6-4 J5-5 U1-10 U4-11)
    )
    (net /~OUT
      (pins J5-4 U4-12)
    )
    (net /~IN
      (pins J5-3 U4-13)
    )
    (net /~LD
      (pins J5-2 U1-9 U4-14)
    )
    (net /~LDI
      (pins J5-1 U4-15)
    )
    (net /SRC[1]
      (pins J6-2 U3-13)
    )
    (net /SRC[0]
      (pins J6-1 U3-14)
    )
    (net /~RAM_CS
      (pins J7-1 U1-8)
    )
    (net /LATCH_REG
      (pins J8-1 U1-6)
    )
    (net /~ADDx
      (pins U6-1 J9-1 U1-3)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 U2-6)
    )
    (net VCC
      (pins U6-14 R1-2 R2-2 U1-14 U2-16 U3-16 U4-16 U5-16)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 U5-11 U5-3 U5-9 U5-1)
    )
    (net /WILL_WR2REG
      (pins R5-1 U1-5 U5-7)
    )
    (net "Net-(U5-Pad6)"
      (pins U5-6)
    )
    (net "Net-(U5-Pad5)"
      (pins U5-5)
    )
    (net "Net-(U3-Pad4)"
      (pins U3-4)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-5)
    )
    (net "Net-(U3-Pad6)"
      (pins U3-6)
    )
    (net "Net-(U3-Pad7)"
      (pins U3-7)
    )
    (net /~RAM_WR
      (pins U6-8 J10-1)
    )
    (net /CMP_EN
      (pins U6-11 J11-1)
    )
    (net /CF_EN
      (pins U6-3 J12-1)
    )
    (net "Net-(U6-Pad6)"
      (pins U6-6 U6-9)
    )
    (class kicad_default "" /C1 /C2 /CF_EN /CMP_EN /COP[0] /COP[1] /COP[2]
      /COP[3] /LATCH_REG /SRC[0] /SRC[1] /WILL_WR2REG /~ADD /~ADDC /~ADDx
      /~AND /~BRANCH /~CMP /~CTRL /~IN /~INV /~LD /~LDI /~LSR /~LSRC /~LSRx
      /~MOV /~MUL /~OR /~OUT /~RAM_CS /~RAM_WR /~ST /~SWAP /~UNO /~XOR GND
      "Net-(D1-Pad2)" "Net-(R1-Pad1)" "Net-(R2-Pad1)" "Net-(U3-Pad4)" "Net-(U3-Pad5)"
      "Net-(U3-Pad6)" "Net-(U3-Pad7)" "Net-(U5-Pad5)" "Net-(U5-Pad6)" "Net-(U6-Pad6)"
      VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
