{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "arbiter_0": "",
      "bus_0": "",
      "dsp_0": ""
    },
    "components": {
      "arbiter_0": {
        "vlnv": "xilinx.com:module_ref:arbiter:1.0",
        "xci_name": "design_1_arbiter_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "arbiter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "O"
          },
          "br": {
            "direction": "I"
          },
          "ba": {
            "direction": "I"
          },
          "bl": {
            "direction": "I"
          },
          "bb": {
            "direction": "O"
          },
          "bg": {
            "direction": "O"
          },
          "req": {
            "direction": "O"
          },
          "gnt": {
            "direction": "I"
          },
          "lock": {
            "direction": "O"
          },
          "clkpci": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_bus_0_0_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "bus_0": {
        "vlnv": "xilinx.com:module_ref:bus:1.0",
        "xci_name": "design_1_bus_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bus",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "O"
          },
          "req": {
            "direction": "I"
          },
          "gnt": {
            "direction": "O"
          },
          "lock": {
            "direction": "I"
          }
        }
      },
      "dsp_0": {
        "vlnv": "xilinx.com:module_ref:dsp:1.0",
        "xci_name": "design_1_dsp_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dsp",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_arbiter_0_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "br": {
            "direction": "O"
          },
          "ba": {
            "direction": "O"
          },
          "bl": {
            "direction": "O"
          },
          "bb": {
            "direction": "I"
          },
          "bg": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "arbiter_0_bb": {
        "ports": [
          "arbiter_0/bb",
          "dsp_0/bb"
        ]
      },
      "dsp_0_br": {
        "ports": [
          "dsp_0/br",
          "arbiter_0/br"
        ]
      },
      "dsp_0_ba": {
        "ports": [
          "dsp_0/ba",
          "arbiter_0/ba"
        ]
      },
      "dsp_0_bl": {
        "ports": [
          "dsp_0/bl",
          "arbiter_0/bl"
        ]
      },
      "arbiter_0_bg": {
        "ports": [
          "arbiter_0/bg",
          "dsp_0/bg"
        ]
      },
      "arbiter_0_lock": {
        "ports": [
          "arbiter_0/lock",
          "bus_0/lock"
        ]
      },
      "arbiter_0_req": {
        "ports": [
          "arbiter_0/req",
          "bus_0/req"
        ]
      },
      "arbiter_0_clk": {
        "ports": [
          "arbiter_0/clk",
          "dsp_0/clk"
        ]
      },
      "bus_0_clk": {
        "ports": [
          "bus_0/clk",
          "arbiter_0/clkpci"
        ]
      },
      "bus_0_gnt": {
        "ports": [
          "bus_0/gnt",
          "arbiter_0/gnt"
        ]
      }
    }
  }
}