
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ADC_0_0/design_1_ADC_0_0.dcp' for cell 'design_1_i/ADC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/design_1_Controler_0_0.dcp' for cell 'design_1_i/Controler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_SwitchCOntroller_0_0/design_1_SwitchCOntroller_0_0.dcp' for cell 'design_1_i/SwitchCOntroller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ab2alphabeta_0_0/design_1_ab2alphabeta_0_0.dcp' for cell 'design_1_i/ab2alphabeta_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_0_0/design_1_datalimit_0_0.dcp' for cell 'design_1_i/datalimit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_1_0/design_1_datalimit_1_0.dcp' for cell 'design_1_i/datalimit_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_encoder_0_0/design_1_encoder_0_0.dcp' for cell 'design_1_i/encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fix_clk_i_w_0_0/design_1_fix_clk_i_w_0_0.dcp' for cell 'design_1_i/fix_clk_i_w_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp' for cell 'design_1_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_input_ctrl_0_0/design_1_input_ctrl_0_0.dcp' for cell 'design_1_i/input_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_protect_van_0_0/design_1_protect_van_0_0.dcp' for cell 'design_1_i/protect_van_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_srcClk_0_0/design_1_srcClk_0_0.dcp' for cell 'design_1_i/srcClk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_0_0/design_1_usample_0_0.dcp' for cell 'design_1_i/usample_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_1_0/design_1_usample_1_0.dcp' for cell 'design_1_i/usample_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_2_0/design_1_usample_2_0.dcp' for cell 'design_1_i/usample_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_3_0/design_1_usample_3_0.dcp' for cell 'design_1_i/usample_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_4_0/design_1_usample_4_0.dcp' for cell 'design_1_i/usample_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_5_0/design_1_usample_5_0.dcp' for cell 'design_1_i/usample_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_6_0/design_1_usample_6_0.dcp' for cell 'design_1_i/usample_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_7_0/design_1_usample_7_0.dcp' for cell 'design_1_i/usample_7'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 2568 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1182.219 ; gain = 515.207
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 88 instances

link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1195.902 ; gain = 970.523
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1195.902 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "74c80b9dae3e4102".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1230.258 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1606e96fd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 1230.258 ; gain = 34.355
Implement Debug Cores | Checksum: 13711cb39

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 227dc4e9a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:47 . Memory (MB): peak = 1231.141 ; gain = 35.238

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 157 cells.
Phase 3 Constant propagation | Checksum: 24305b705

Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1231.141 ; gain = 35.238

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 11018 unconnected nets.
INFO: [Opt 31-11] Eliminated 11 unconnected cells.
Phase 4 Sweep | Checksum: 23f1683d1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 1231.141 ; gain = 35.238

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 23f1683d1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1231.141 ; gain = 35.238

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1231.141 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23f1683d1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1231.141 ; gain = 35.238

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 37 newly gated: 0 Total Ports: 142
Ending PowerOpt Patch Enables Task | Checksum: 24421eeea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1557.863 ; gain = 0.000
Ending Power Optimization Task | Checksum: 24421eeea

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 1557.863 ; gain = 326.723
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 1557.863 ; gain = 361.961
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 183588b94

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 22d1d1fff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 22d1d1fff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1557.863 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22d1d1fff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19860894b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19860894b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17914f334

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c9f8b63c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c9f8b63c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1028020d7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: de57dfed

Time (s): cpu = 00:01:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 109f46470

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 109f46470

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 1557.863 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 109f46470

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.546. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 137b6938f

Time (s): cpu = 00:01:40 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.863 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 137b6938f

Time (s): cpu = 00:01:41 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 137b6938f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 137b6938f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b8c42127

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1557.863 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8c42127

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1557.863 ; gain = 0.000
Ending Placer Task | Checksum: e2317000

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:22 . Memory (MB): peak = 1557.863 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.863 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1557.863 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1557.863 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1557.863 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4c39c83f ConstDB: 0 ShapeSum: 95f7a7c1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ca20af87

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ca20af87

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ca20af87

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ca20af87

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1557.863 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ee5173fa

Time (s): cpu = 00:01:17 ; elapsed = 00:00:54 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.828  | TNS=0.000  | WHS=-0.310 | THS=-280.423|

Phase 2 Router Initialization | Checksum: 11fe4c2ac

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a62e293d

Time (s): cpu = 00:01:39 ; elapsed = 00:01:07 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1658
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 197d78627

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.158  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d0887f2e

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 1557.863 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1d0887f2e

Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17b6bf092

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.158  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17b6bf092

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17b6bf092

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 1557.863 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 17b6bf092

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b700b046

Time (s): cpu = 00:02:04 ; elapsed = 00:01:22 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.158  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bee8123b

Time (s): cpu = 00:02:04 ; elapsed = 00:01:22 . Memory (MB): peak = 1557.863 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1bee8123b

Time (s): cpu = 00:02:04 ; elapsed = 00:01:22 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.1238 %
  Global Horizontal Routing Utilization  = 10.6976 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1be955e83

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1be955e83

Time (s): cpu = 00:02:05 ; elapsed = 00:01:23 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fe1dfbcb

Time (s): cpu = 00:02:07 ; elapsed = 00:01:25 . Memory (MB): peak = 1557.863 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.158  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fe1dfbcb

Time (s): cpu = 00:02:07 ; elapsed = 00:01:25 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1557.863 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:31 . Memory (MB): peak = 1557.863 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1557.863 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 1617.891 ; gain = 60.027
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.637 ; gain = 17.746
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1679.379 ; gain = 43.742
INFO: [Common 17-206] Exiting Vivado at Sat May 30 17:05:51 2020...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 210.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/.Xil/Vivado-8176-DESKTOP-T22NVQ5/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1151.664 ; gain = 490.563
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/.Xil/Vivado-8176-DESKTOP-T22NVQ5/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/.Xil/Vivado-8176-DESKTOP-T22NVQ5/dcp/design_1_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/.Xil/Vivado-7200-DESKTOP-T22NVQ5/dbg_hub_CV.0/out/xsdbm.xdc:11]
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/.Xil/Vivado-8176-DESKTOP-T22NVQ5/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1194.805 ; gain = 26.320
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1194.805 ; gain = 26.320
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 88 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1194.805 ; gain = 984.520
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/ADC_0/U0/s_data_adc1_20 input design_1_i/ADC_0/U0/s_data_adc1_20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/ADC_0/U0/s_data_adc2_20 input design_1_i/ADC_0/U0/s_data_adc2_20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__0 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__0 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__1 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__1 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__10 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__10 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__11 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__11 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__12 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__12 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__13 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__13 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__14 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__14 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__15 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__15 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__16 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__16 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__17 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__17 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__18 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__18 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__19 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__19 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__2 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__2 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__20 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__20 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__21 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__21 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__22 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__22 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__23 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__23 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__24 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__24 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__25 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__25 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__26 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__26 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__27 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__27/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__27 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__28 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__28/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__28 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__29 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__29/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__29 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__3 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__3 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__30 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__30 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__31 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__31/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__31 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__32 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__32/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__32 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__32/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__33 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__33/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__33 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__33/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__34 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__34/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__34 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__34/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__4 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__4 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__5 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__5 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__6 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__6 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__7 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__7 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__8 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__8 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__9 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__9 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin13__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__0 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__0 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__1 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__1 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__10 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__10 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__11 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__11 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__12 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__12 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__13 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__13 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__14 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__14 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__15 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__15 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__16 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__16 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__2 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__2 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__3 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__3 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__4 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__4 input design_1_i/Controler_0/U0/current_ctrl/uut_optg/gmin23__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1509 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1636.941 ; gain = 442.137
INFO: [Common 17-206] Exiting Vivado at Sat May 30 17:09:35 2020...
