Source Block: hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@92:108@HdlStmProcess
  end else begin
    state <= next_state;
  end
end

always @(posedge clk) begin
  if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin
    prev_was_last <= 1'b1;
  end else begin
    prev_was_last <= 1'b0;
  end
end

always @(posedge clk) begin
  if (reset == 1'b1) begin
    ilas_config_valid_i <= 1'b0;
  end else if (state == STATE_ILAS) begin

Diff Content:
- 97 always @(posedge clk) begin
- 98   if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin
- 99     prev_was_last <= 1'b1;
- 100   end else begin
- 101     prev_was_last <= 1'b0;
- 103 end
+ 101   always @(posedge clk) begin
+ 101     if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin
+ 101       prev_was_last <= 1'b1;
+ 101     end else begin
+ 101       prev_was_last <= 1'b0;
+ 101     end

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@84:100
      next_state = STATE_DATA;
    end
  end
end

always @(posedge clk) begin
  if (reset == 1'b1) begin
    state <= STATE_ILAS;
  end else begin
    state <= next_state;
  end
end

always @(posedge clk) begin
  if (reset == 1'b1 || (charisk28[DATA_PATH_WIDTH-1] == 1'b1 && data[(DATA_PATH_WIDTH*8)-1:(DATA_PATH_WIDTH*8)-3] == 3'h3)) begin
    prev_was_last <= 1'b1;
  end else begin

