
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sun Feb 16 19:52:04 2025
Host:		ieng6-ece-12.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/add.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell add
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Feb 16 19:52:21 2025
viaInitial ends at Sun Feb 16 19:52:21 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.33min, fe_mem=471.0M) ***
*** Begin netlist parsing (mem=471.0M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/add.out.v'

*** Memory Usage v#1 (Current mem = 471.043M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=471.0M) ***
Set top cell to add.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell add ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 28 stdCell insts.

*** Memory Usage v#1 (Current mem = 524.375M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/add.sdc' ...
Current (total cpu=0:00:13.1, real=0:00:20.0, peak res=270.1M, current mem=642.2M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/add.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/add.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=285.2M, current mem=657.0M)
Current (total cpu=0:00:13.1, real=0:00:20.0, peak res=285.2M, current mem=657.0M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=854.098 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 854.1M) ***
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:14.1 mem=854.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.481  |  0.481  |  0.880  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.87 sec
Total Real time: 1.0 sec
Total Memory Usage: 794.222656 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
28 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
28 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 794.2M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 794.2M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sun Feb 16 19:52:25 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/h3le/HW5/Q1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-12.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1679.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 6 used
Read in 6 components
  6 core components: 6 unplaced, 0 placed, 0 fixed
Read in 19 logical pins
Read in 19 nets
Read in 2 special nets, 2 routed
Read in 12 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 22
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 11
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1692.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sun Feb 16 19:52:25 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sun Feb 16 19:52:25 2025

sroute post-processing starts at Sun Feb 16 19:52:25 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sun Feb 16 19:52:25 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 11.30 megs
sroute: Total Peak Memory used = 805.52 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.5 -pin {clk {x[0]} {x[1]} {x[2]} {x[3]} {y[0]} {y[1]} {y[2]} {y[3]} {z[0]} {z[1]} {z[2]} {z[3]}}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 805.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 1.6 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]}}
Successfully spread [6] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 805.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/add.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=805.5M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.14367 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=905.152 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 905.2M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:00.1) (Real : 0:00:00.0) (mem : 905.2M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=28 (0 fixed + 28 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=47 #term=117 #term/net=2.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
stdCell: 28 single + 0 double + 0 multi
Total standard cell length = 0.1036 (mm), area = 0.0002 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.502.
Density for the design = 0.502.
       = stdcell_area 518 sites (186 um^2) / alloc_area 1033 sites (372 um^2).
Pin Density = 0.1125.
            = total # of pins 117 / total area 1040.
*Internal placement parameters: * | 5 | 0x000001
End delay calculation. (MEM=905.152 CPU=0:00:00.0 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.810e+02 (3.81e+02 0.00e+00)
              Est.  stn bbox = 3.988e+02 (3.99e+02 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
Iteration  2: Total net bbox = 4.170e+02 (3.81e+02 3.60e+01)
              Est.  stn bbox = 4.411e+02 (3.99e+02 4.23e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
Iteration  3: Total net bbox = 4.386e+02 (3.81e+02 5.76e+01)
              Est.  stn bbox = 4.652e+02 (3.99e+02 6.64e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
Iteration  4: Total net bbox = 4.458e+02 (3.81e+02 6.48e+01)
              Est.  stn bbox = 4.749e+02 (3.99e+02 7.61e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
Iteration  5: Total net bbox = 4.494e+02 (3.81e+02 6.84e+01)
              Est.  stn bbox = 4.785e+02 (3.99e+02 7.97e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
Iteration  6: Total net bbox = 4.531e+02 (3.82e+02 7.12e+01)
              Est.  stn bbox = 4.823e+02 (4.00e+02 8.25e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 905.2M
*** cost = 4.531e+02 (3.82e+02 7.12e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:00:16.5 mem=809.0M) ***
Total net bbox length = 4.651e+02 (3.819e+02 8.320e+01) (ext = 2.910e+02)
Move report: Detail placement moves 19 insts, mean move: 2.07 um, max move: 3.80 um
	Max move on inst (z_q_reg_3_): (15.00, 13.60) --> (13.00, 11.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 809.0MB
Summary Report:
Instances move: 19 (out of 28 movable)
Mean displacement: 2.07 um
Max displacement: 3.80 um (Instance: z_q_reg_3_) (15, 13.6) -> (13, 11.8)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.551e+02 (3.533e+02 1.018e+02) (ext = 2.968e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 809.0MB
*** Finished refinePlace (0:00:16.5 mem=809.0M) ***
*** Finished Initial Placement (cpu=0:00:00.5, real=0:00:01.0, mem=809.0M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 47 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[NR-eagl] Layer2(M2)(V) length: 1.624000e+02um, number of vias: 124
[NR-eagl] Layer3(M3)(H) length: 2.044000e+02um, number of vias: 12
[NR-eagl] Layer4(M4)(V) length: 2.240000e+01um, number of vias: 8
[NR-eagl] Layer5(M5)(H) length: 4.995000e-01um, number of vias: 8
[NR-eagl] Layer6(M6)(V) length: 5.320000e+01um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.428995e+02um, number of vias: 250
[NR-eagl] End Peak syMemory usage = 810.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 810.0M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 835.1M, totSessionCpu=0:00:18 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=836.1M)
Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 834.910M)
** Profile ** Start :  cpu=0:00:00.0, mem=834.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=834.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=932.129 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 932.1M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:00:18.2 mem=932.1M)
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=932.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=932.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=932.1M
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 876.9M, totSessionCpu=0:00:18 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 876.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 876.9M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28

Instance distribution across the VT partitions:

 LVT : inst = 1 (3.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1 (3.6%)

 HVT : inst = 27 (96.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 27 (96.4%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  47
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.59MB/681.59MB)

Begin Processing Timing Window Data for Power Calculation

clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.71MB/681.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.74MB/681.74MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 10%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 20%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 30%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 40%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 50%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 60%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 70%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 80%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 90%

Finished Levelizing
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)

Starting Activity Propagation
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 10%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.95MB/681.95MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
 ... Calculating leakage power
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 10%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 20%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 30%

Finished Calculating power
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.11MB/682.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.11MB/682.11MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.14MB/682.14MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00167096
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0009378       56.13
Macro                                  0           0
IO                                     0           0
Combinational                  0.0007331       43.87
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                           0.001671         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.001671         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Highest Leakage Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Total Cap: 	7.47441e-14 F
* 		Total instances in design:    28
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00167096 mW
Cell usage statistics:  
Library tcbn65gpluswc , 28 cells ( 100.000000%) , 0.00167096 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=682.16MB/682.16MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: 0.326 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.002 mW
Resizable instances =     28 (100.0%), leakage = 0.002 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =      1 ( 3.6%), lkg = 0.000 mW ( 1.4%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =     27 (96.4%), lkg = 0.002 mW (98.6%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)

OptMgr: Begin forced downsizing
OptMgr: 3 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: 0.262 ns

Design leakage power (state independent) = 0.002 mW
Resizable instances =     28 (100.0%), leakage = 0.002 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =     28 (100.0%), lkg = 0.002 mW (100.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)


Summary: cell sizing

 3 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0          3          3

    1 instances changed cell type from        AN2D0   to    CKAN2D0
    1 instances changed cell type from       AN2XD1   to    CKAN2D0
    1 instances changed cell type from      IAO21D1   to    IAO21D0
  checkSum: 3



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 10%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 20%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 30%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 40%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 50%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 60%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 70%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 80%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 90%

Finished Levelizing
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)

Starting Activity Propagation
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 10%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
 ... Calculating leakage power
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 10%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 20%
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT): 30%

Finished Calculating power
2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=684.32MB/684.32MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:52:30 (2025-Feb-17 03:52:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00164549
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0009378          57
Macro                                  0           0
IO                                     0           0
Combinational                  0.0007076          43
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                           0.001645         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.001645         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Highest Leakage Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Total Cap: 	7.30441e-14 F
* 		Total instances in design:    28
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00164549 mW
Cell usage statistics:  
Library tcbn65gpluswc , 28 cells ( 100.000000%) , 0.00164549 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=684.32MB/684.32MB)

OptMgr: Leakage power optimization took: 0 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.24
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1040.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1040.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1040.1M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1040.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1040.1M)
CPU of: netlist preparation :0:00:00.0 (mem :1040.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1040.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 0 out of 28 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 28
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1107.0M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1107.0M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1107.0M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1107.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=949.49M, totSessionCpu=0:00:23).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+--------+----------+------------+--------+----------+---------+---------------+
|   0.000|   0.000|    49.81%|   0:00:00.0| 1099.0M|   WC_VIEW|       NA| NA            |
+--------+--------+----------+------------+--------+----------+---------+---------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1099.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1099.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 959.5 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 47 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 959.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:00:27.5 mem=959.5M) ***
Iteration  6: Total net bbox = 4.940e+02 (2.60e+02 2.34e+02)
              Est.  stn bbox = 5.244e+02 (2.72e+02 2.53e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 959.5M
Iteration  7: Total net bbox = 4.789e+02 (2.53e+02 2.26e+02)
              Est.  stn bbox = 5.090e+02 (2.64e+02 2.45e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 959.5M
Move report: Timing Driven Placement moves 26 insts, mean move: 2.27 um, max move: 5.60 um
	Max move on inst (U14): (24.60, 11.80) --> (26.60, 15.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 959.5MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 959.5MB
Summary Report:
Instances move: 26 (out of 28 movable)
Mean displacement: 2.27 um
Max displacement: 5.60 um (Instance: U14) (24.6, 11.8) -> (26.6, 15.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 959.5MB
*** Finished refinePlace (0:00:27.5 mem=959.5M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 47 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[NR-eagl] Layer2(M2)(V) length: 1.926000e+02um, number of vias: 143
[NR-eagl] Layer3(M3)(H) length: 2.106000e+02um, number of vias: 10
[NR-eagl] Layer4(M4)(V) length: 3.000000e+00um, number of vias: 8
[NR-eagl] Layer5(M5)(H) length: 7.099500e+00um, number of vias: 8
[NR-eagl] Layer6(M6)(V) length: 5.100000e+01um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.642995e+02um, number of vias: 267
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=926.9M)
Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 926.879M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 926.9M, totSessionCpu=0:00:28 **
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=987.328 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 987.3M) ***
*** Timing Is met
*** Check timing (0:00:00.1)
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 987.3 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 47 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 987.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.00 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:00:27.9 mem=987.3M) ***
Move report: Timing Driven Placement moves 22 insts, mean move: 1.08 um, max move: 4.40 um
	Max move on inst (x_q_reg_3_): (14.20, 11.80) --> (11.60, 10.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 987.3MB
Move report: Detail placement moves 2 insts, mean move: 7.20 um, max move: 7.20 um
	Max move on inst (x_q_reg_3_): (11.60, 10.00) --> (18.80, 10.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 987.3MB
Summary Report:
Instances move: 22 (out of 28 movable)
Mean displacement: 1.46 um
Max displacement: 6.80 um (Instance: y_q_reg_3_) (18.4, 10) -> (11.6, 10)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 987.3MB
*** Finished refinePlace (0:00:28.0 mem=987.3M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 47 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.302000e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[NR-eagl] Layer2(M2)(V) length: 1.836000e+02um, number of vias: 144
[NR-eagl] Layer3(M3)(H) length: 2.032000e+02um, number of vias: 12
[NR-eagl] Layer4(M4)(V) length: 2.800000e+00um, number of vias: 10
[NR-eagl] Layer5(M5)(H) length: 5.299500e+00um, number of vias: 10
[NR-eagl] Layer6(M6)(V) length: 6.460000e+01um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.594995e+02um, number of vias: 274
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=961.7M)
Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 961.688M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 961.7M, totSessionCpu=0:00:28 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1039.08 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1039.1M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 983.8M, totSessionCpu=0:00:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=983.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=983.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=991.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=991.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.365  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=991.9M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.20MB/749.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.20MB/749.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.20MB/749.20MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT)
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 10%
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.20MB/749.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT)
 ... Calculating switching power
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 10%
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 20%
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 30%
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 40%
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 50%
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 60%
 ... Calculating internal and leakage power
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 70%
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 80%
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT): 90%

Finished Calculating power
2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.30MB/749.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.30MB/749.30MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=749.30MB/749.30MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:52:41 (2025-Feb-17 03:52:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12433189 	   94.1917%
Total Switching Power:       0.00602145 	    4.5617%
Total Leakage Power:         0.00164549 	    1.2466%
Total Power:                 0.13199883
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002417   0.0009378      0.1146       86.84
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01306    0.003604   0.0007076     0.01738       13.16
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1243    0.006021    0.001645       0.132         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1243    0.006021    0.001645       0.132         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg_4_ (DFQD1): 	  0.006775
* 		Highest Leakage Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Total Cap: 	7.29416e-14 F
* 		Total instances in design:    28
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=749.30MB/749.30MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1131.4M|
|    49.81%|        0|   0.000|   0.000|   0:00:04.0| 1131.4M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1131.4M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1131.4M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1131.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
Executing incremental physical updates
*** Starting refinePlace (0:00:33.8 mem=1112.3M) ***
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1112.3MB
Summary Report:
Instances move: 0 (out of 28 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1112.3MB
*** Finished refinePlace (0:00:33.8 mem=1112.3M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
|   0.071|    0.365|   0.000|    0.000|    49.81%|   0:00:00.0| 1150.5M|   WC_VIEW|       NA| NA            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1150.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1150.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT)
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 10%
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT)
 ... Calculating switching power
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 10%
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 20%
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 30%
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 40%
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 50%
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 60%
 ... Calculating internal and leakage power
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 70%
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 80%
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT): 90%

Finished Calculating power
2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=782.22MB/782.22MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12433189 	   94.1917%
Total Switching Power:       0.00602145 	    4.5617%
Total Leakage Power:         0.00164549 	    1.2466%
Total Power:                 0.13199883
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002417   0.0009378      0.1146       86.84
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01306    0.003604   0.0007076     0.01738       13.16
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1243    0.006021    0.001645       0.132         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1243    0.006021    0.001645       0.132         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg_4_ (DFQD1): 	  0.006775
* 		Highest Leakage Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Total Cap: 	7.29416e-14 F
* 		Total instances in design:    28
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=782.22MB/782.22MB)

*** Finished Leakage Power Optimization (cpu=0:00:06, real=0:00:07, mem=1006.61M, totSessionCpu=0:00:36).
doiPBLastSyncSlave
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:52:49 (2025-Feb-17 03:52:49 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: add

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/add_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12433189 	   94.1917%
Total Switching Power:       0.00602145 	    4.5617%
Total Leakage Power:         0.00164549 	    1.2466%
Total Power:                 0.13199883
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002417   0.0009378      0.1146       86.84
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01306    0.003604   0.0007076     0.01738       13.16
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1243    0.006021    0.001645       0.132         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1243    0.006021    0.001645       0.132         100
Total leakage power = 0.00164549 mW
Cell usage statistics:  
Library tcbn65gpluswc , 28 cells ( 100.000000%) , 0.00164549 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=773.50MB/773.50MB)


Output file is ./timingReports/add_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1006.6M, totSessionCpu=0:00:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=1006.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1006.6M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1014.6M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1006.6M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1006.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.365  |  0.365  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1006.6M
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1004.6M, totSessionCpu=0:00:37 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:00:21, real = 0:00:22, mem = 941.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell DCAP32 / prefix FILLER).
*INFO:   Added 10 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 19 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 12 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 42 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 84 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 84 new insts, 84 new pwr-pin connections were made to global net 'VDD'.
84 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 112 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/add.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=941.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/add.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/add.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 18 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=934.9M, init mem=934.9M)
*info: Placed = 112           
*info: Unplaced = 0           
Placement Density:99.62%(373/374)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=934.9M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1550.400um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       18
    Delay constrained sinks:     18
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 47 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.302000e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[NR-eagl] Layer2(M2)(V) length: 1.836000e+02um, number of vias: 144
[NR-eagl] Layer3(M3)(H) length: 2.032000e+02um, number of vias: 12
[NR-eagl] Layer4(M4)(V) length: 2.800000e+00um, number of vias: 10
[NR-eagl] Layer5(M5)(H) length: 5.299500e+00um, number of vias: 10
[NR-eagl] Layer6(M6)(V) length: 6.460000e+01um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.594995e+02um, number of vias: 274
[NR-eagl] End Peak syMemory usage = 930.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1550.400um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       18
    Delay constrained sinks:     18
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:00:39.6 mem=995.9M) ***
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 995.9MB
*** Finished refinePlace (0:00:39.6 mem=995.9M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
        (empty table)
      --------------------------------
      
      
      Clock tree legalization - There are no Movements:
      =================================================
      
      ---------------------------------------------
      Movement (um)    Desired     Achieved    Node
                       location    location    
      ---------------------------------------------
        (empty table)
      ---------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.013pF, total=0.013pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 930.633M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
  Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
  Rebuilding timing graph   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
    skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=0, i=0, cg=0, l=0, total=0
          cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
          gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
          wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=0, i=0, cg=0, l=0, total=0
    cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
    wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
    sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
    skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=0, i=0, cg=0, l=0, total=0
          cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
          gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
          wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 930.637M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
  Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
  Rebuilding timing graph   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
    skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=0.014pF fall=0.014pF).
    Resizing gates: 
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=78.985um, total=78.985um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.000, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.000, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Improving insertion delay done.
  Total capacitance is (rise=0.028pF fall=0.028pF), of which (rise=0.014pF fall=0.014pF) is wire, and (rise=0.014pF fall=0.014pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:00:40.0 mem=995.9M) ***
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 995.9MB
*** Finished refinePlace (0:00:40.0 mem=995.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:00:40.0 mem=995.9M) ***
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 995.9MB
*** Finished refinePlace (0:00:40.0 mem=995.9M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    46 (unrouted=0, trialRouted=46, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 997.410M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Feb 16 19:52:53 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 712.15 (MB), peak = 782.22 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Feb 16 19:52:54 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Feb 16 19:52:54 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         120          69         182    27.47%
#  Metal 2        V         129          75         182     7.69%
#  Metal 3        H         189           0         182     1.65%
#  Metal 4        V         148          56         182     5.49%
#  Metal 5        H         189           0         182     0.00%
#  Metal 6        V         204           0         182     0.00%
#  Metal 7        H          47           0         182     0.00%
#  Metal 8        V          51           0         182     0.00%
#  --------------------------------------------------------------
#  Total                   1078      12.53%  1456     5.29%
#
#  1 nets (2.04%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.04 (MB), peak = 782.22 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.88 (MB), peak = 782.22 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.91 (MB), peak = 782.22 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 46 (skipped).
#Total number of nets in the design = 49.
#
#46 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              46  
#------------------------------------------------
#        Total                  1              46  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 95 um.
#Total half perimeter of net bounding box = 43 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 45 um.
#Total wire length on LAYER M4 = 50 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 52
#Up-Via Summary (total 52):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           17
#  Metal 3           17
#-----------------------
#                    52 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 47.0
#Average of max src_to_sink distance for priority net 47.0
#Average of ave src_to_sink distance for priority net 32.5
#Max overcon = 0 track.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.03 (MB), peak = 782.22 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.70 (MB), peak = 782.22 (MB)
#Start Track Assignment.
#Done with 8 horizontal wires in 1 hboxes and 13 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 109 um.
#Total half perimeter of net bounding box = 43 um.
#Total wire length on LAYER M1 = 10 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 49 um.
#Total wire length on LAYER M4 = 50 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 52
#Up-Via Summary (total 52):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           17
#  Metal 3           17
#-----------------------
#                    52 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.64 (MB), peak = 782.22 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.03 (MB)
#Total memory = 714.68 (MB)
#Peak memory = 782.22 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.18 (MB), peak = 782.22 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.59 (MB), peak = 782.22 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 89 um.
#Total half perimeter of net bounding box = 43 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 43 um.
#Total wire length on LAYER M4 = 41 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 49
#Up-Via Summary (total 49):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           17
#  Metal 3           14
#-----------------------
#                    49 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.20 (MB)
#Total memory = 721.87 (MB)
#Peak memory = 782.22 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.20 (MB)
#Total memory = 721.87 (MB)
#Peak memory = 782.22 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 25.51 (MB)
#Total memory = 715.60 (MB)
#Peak memory = 782.22 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Feb 16 19:52:55 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       35.000      40.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
       25.000     30.000           1
      -------------------------------------
      
Set FIXED routing status on 1 net(s)
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    46 (unrouted=46, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 1  numPreroutedWires = 54
[NR-eagl] Read numTotalNets=47  numIgnoredNets=1
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 46 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 0 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 46 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.546000e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[NR-eagl] Layer2(M2)(V) length: 1.370000e+02um, number of vias: 128
[NR-eagl] Layer3(M3)(H) length: 2.216000e+02um, number of vias: 22
[NR-eagl] Layer4(M4)(V) length: 6.540000e+01um, number of vias: 6
[NR-eagl] Layer5(M5)(H) length: 2.200000e+00um, number of vias: 6
[NR-eagl] Layer6(M6)(V) length: 4.080000e+01um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.670000e+02um, number of vias: 260
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 947.094M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns         0.000         0.000        -        0.000         0.000      1.000      1.000         1.000
    S->S Wire Len.       um        24.436        28.089      1.149      6.528         7.819      0.715      0.857         0.597
    S->S Wire Res.       Ohm       37.767        41.410      1.096      9.706        10.359      0.663      0.707         0.621
    S->S Wire Res./um    Ohm        1.552         1.489      0.959      0.067         0.084      0.674      0.850         0.534
    Total Wire Len.      um        78.985        89.200      1.129      0.000         0.000      1.000      1.000         1.000
    Trans. Time          ns         0.004         0.004      1.000      0.000         0.000      1.000      1.000         1.000
    Wire Cap.            fF        12.888        14.451      1.121      0.000         0.000      1.000      1.000         1.000
    Wire Cap./um         fF         0.163         0.162      0.993      0.000         0.000      1.000      1.000         1.000
    Wire Delay           ns         0.001         0.001      1.284      0.000         0.000      0.398      0.428         0.370
    Wire Skew            ns         0.000         0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Leaf routes):
    
    --------------------------------
    Route Sink Pin    Difference (%)
    --------------------------------
    z_q_reg_0_/CP        -75.000
    x_q_reg_3_/CP        -60.000
    out_reg_3_/CP        -40.000
    out_reg_4_/CP        -33.333
    z_q_reg_1_/CP        -25.000
    --------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      5.600um        1.599         0.282         0.451
    M3                            19.845um     43.000um        1.599         0.282         0.451
    M4                            59.140um     40.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      93.722%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    ----------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                    (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                        Count                          Count                            Count                 
    ----------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047     18         100%       ER        -           -           -        -          -         -
    M2-M3    VIA23_1cut      1.500    0.030    0.046     17         100%       ER        -           -           -        -          -         -
    M3-M4    VIA34_1cut      1.500    0.030    0.046     14         100%       ER        -           -           -        -          -         -
    ----------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.001, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1112.99 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1113.0M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
      Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
      Rebuilding timing graph   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=0, i=0, cg=0, l=0, total=0
        cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
        gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
        wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
        sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=0, i=0, cg=0, l=0, total=0
          cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
          gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
          wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
          sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
          skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.001, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 988.984M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=0, i=0, cg=0, l=0, total=0
      Rebuilding timing graph   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
      Rebuilding timing graph   sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    46 (unrouted=0, trialRouted=46, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
      gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
      sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
      skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.001, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------
  Cell type      Count    Area
  -----------------------------
  Buffers          0      0.000
  Inverters        0      0.000
  Clock Gates      0      0.000
  Clock Logic      0      0.000
  All              0      0.000
  -----------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf       89.200
  Total      89.200
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.014    0.014    0.029
  Total    0.014    0.014    0.029
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   18      0.014     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk    (none)                   0.004
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.001     0.001     0.000       0.057         0.000           0.000           0.001        0.000     100% {0.001, 0.001, 0.001}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=0, i=0, cg=0, l=0, total=0
  cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
  gate capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
  wire lengths   : top=0.000um, trunk=0.000um, leaf=89.200um, total=89.200um
  sink capacitance : count=18, total=0.014pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.004),trunk(nil),top(nil), margined worst slew is leaf(0.004),trunk(nil),top(nil)
  skew_group clk/CON: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000], skew [0.000 vs 0.057, 100% {0.001, 0.001, 0.001}] (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
Clock network insertion delays are now [0.001ns, 0.001ns] average 0.001ns std.dev 0.000ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 980.9M, totSessionCpu=0:00:44 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=980.9M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1170.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1170.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1185.05 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1185.1M) ***
*** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:44.1 mem=1185.1M)
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1185.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1185.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.366  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1185.1M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1059.5M, totSessionCpu=0:00:44 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28

Instance distribution across the VT partitions:

 LVT : inst = 0 (0.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 0 (0.0%)

 HVT : inst = 28 (100.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 28 (100.0%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1059.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1059.5M) ***
*** Starting optimizing excluded clock nets MEM= 1059.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1059.5M) ***
Include MVT Delays for Hold Opt
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1053.5M, totSessionCpu=0:00:45 **
** Profile ** Start :  cpu=0:00:00.0, mem=1053.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1053.5M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1061.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1061.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.366  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1061.5M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT)
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 10%
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT)
 ... Calculating switching power
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 10%
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 20%
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 30%
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 40%
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 50%
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 60%
 ... Calculating internal and leakage power
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 70%
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 80%
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT): 90%

Finished Calculating power
2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.01MB/811.01MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:52:58 (2025-Feb-17 03:52:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12432923 	   93.6092%
Total Switching Power:       0.00603646 	    4.5449%
Total Leakage Power:         0.00245160 	    1.8458%
Total Power:                 0.13281729
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002438   0.0009378      0.1146       86.31
Macro                                  0           0   0.0008061   0.0008061      0.6069
IO                                     0           0           0           0           0
Combinational                    0.01306    0.003599   0.0007076     0.01737       13.08
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1243    0.006036    0.002452      0.1328         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1243    0.006036    0.002452      0.1328         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg_4_ (DFQD1): 	  0.006773
* 		Highest Leakage Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Total Cap: 	7.31916e-14 F
* 		Total instances in design:   112
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:    84
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=811.01MB/811.01MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.62
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.62%|        -|   0.000|   0.000|   0:00:00.0| 1209.1M|
|    99.62%|        0|   0.000|   0.000|   0:00:04.0| 1209.1M|
|    99.62%|        0|   0.000|   0.000|   0:00:00.0| 1209.1M|
|    99.62%|        0|   0.000|   0.000|   0:00:00.0| 1209.1M|
|    99.62%|        0|   0.000|   0.000|   0:00:00.0| 1209.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.62
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
Executing incremental physical updates
*** Starting refinePlace (0:00:49.8 mem=1190.0M) ***
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
Density distribution unevenness ratio = 0.334%
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1190.0MB
*** Finished refinePlace (0:00:49.8 mem=1190.0M) ***
Checking setup slack degradation ...
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
|   0.071|    0.366|   0.000|    0.000|    99.62%|   0:00:00.0| 1228.1M|   WC_VIEW|       NA| NA            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1228.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1228.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT)
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 10%
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT)
 ... Calculating switching power
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 10%
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 20%
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 30%
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 40%
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 50%
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 60%
 ... Calculating internal and leakage power
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 70%
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 80%
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT): 90%

Finished Calculating power
2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=839.29MB/839.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12432923 	   93.6092%
Total Switching Power:       0.00603646 	    4.5449%
Total Leakage Power:         0.00245160 	    1.8458%
Total Power:                 0.13281729
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002438   0.0009378      0.1146       86.31
Macro                                  0           0   0.0008061   0.0008061      0.6069
IO                                     0           0           0           0           0
Combinational                    0.01306    0.003599   0.0007076     0.01737       13.08
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1243    0.006036    0.002452      0.1328         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1243    0.006036    0.002452      0.1328         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg_4_ (DFQD1): 	  0.006773
* 		Highest Leakage Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Total Cap: 	7.31916e-14 F
* 		Total instances in design:   112
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:    84
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=839.29MB/839.29MB)

*** Finished Leakage Power Optimization (cpu=0:00:07, real=0:00:07, mem=1082.12M, totSessionCpu=0:00:53).
doiPBLastSyncSlave
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:53:06 (2025-Feb-17 03:53:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: add

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/add_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12432923 	   93.6092%
Total Switching Power:       0.00603646 	    4.5449%
Total Leakage Power:         0.00245160 	    1.8458%
Total Power:                 0.13281729
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002438   0.0009378      0.1146       86.31
Macro                                  0           0   0.0008061   0.0008061      0.6069
IO                                     0           0           0           0           0
Combinational                    0.01306    0.003599   0.0007076     0.01737       13.08
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1243    0.006036    0.002452      0.1328         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1243    0.006036    0.002452      0.1328         100
Total leakage power = 0.0024516 mW
Cell usage statistics:  
Library tcbn65gpluswc , 112 cells ( 100.000000%) , 0.0024516 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=833.25MB/833.25MB)


Output file is ./timingReports/add_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1082.1M, totSessionCpu=0:00:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1082.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1082.1M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1090.1M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1082.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1082.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.366  |  0.366  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1082.1M
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1080.1M, totSessionCpu=0:00:53 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
ERROR     IMPSP-2002           4  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 15 warning(s), 4 error(s)

**ccopt_design ... cpu = 0:00:14, real = 0:00:15, mem = 1012.8M, totSessionCpu=0:00:53 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1018.8M, totSessionCpu=0:00:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1018.8M)
Compute RC Scale Done ...
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:54.4 mem=1207.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:54.4 mem=1207.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1207.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1207.3M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1207.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1207.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1207.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.366  |  0.366  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1079.7M, totSessionCpu=0:00:55 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1071.7M, totSessionCpu=0:00:55 **
** Profile ** Start :  cpu=0:00:00.0, mem=1071.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1071.7M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:0-5.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1081.7M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1073.7M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1073.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.366  |  0.366  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1073.7M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1071.7M, totSessionCpu=0:00:55 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/add.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1071.7M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 758.93 (MB), peak = 839.29 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1015.5M, init mem=1015.5M)
*info: Placed = 112           
*info: Unplaced = 0           
Placement Density:99.62%(373/374)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1015.5M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1015.5M) ***
#Start route 1 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Feb 16 19:53:11 2025
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 757.89 (MB), peak = 839.29 (MB)
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.61 (MB)
#Total memory = 757.96 (MB)
#Peak memory = 839.29 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.31 (MB), peak = 839.29 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.33 (MB), peak = 839.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 89 um.
#Total half perimeter of net bounding box = 43 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 43 um.
#Total wire length on LAYER M4 = 41 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 49
#Up-Via Summary (total 49):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           17
#  Metal 3           14
#-----------------------
#                    49 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.63 (MB)
#Total memory = 758.60 (MB)
#Peak memory = 839.29 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.63 (MB)
#Total memory = 758.60 (MB)
#Peak memory = 839.29 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -4.35 (MB)
#Total memory = 754.62 (MB)
#Peak memory = 839.29 (MB)
#Number of warnings = 1
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Feb 16 19:53:12 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Feb 16 19:53:12 2025
#
#Generating timing data, please wait...
#47 total nets, 1 already routed, 1 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1080.85 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.55 (MB), peak = 839.29 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_14367.tif.gz ...
#Read in timing information for 19 ports, 28 instances from timing file .timing_file_14367.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 717.86 (MB), peak = 839.29 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Feb 16 19:53:12 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Feb 16 19:53:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         120          69         182    27.47%
#  Metal 2        V         129          75         182     7.69%
#  Metal 3        H         189           0         182     1.65%
#  Metal 4        V         148          56         182     5.49%
#  Metal 5        H         189           0         182     0.00%
#  Metal 6        V         204           0         182     0.00%
#  Metal 7        H          47           0         182     0.00%
#  Metal 8        V          51           0         182     0.00%
#  --------------------------------------------------------------
#  Total                   1078      12.53%  1456     5.29%
#
#  1 nets (2.04%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.09 (MB), peak = 839.29 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.59 (MB), peak = 839.29 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.68 (MB), peak = 839.29 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 47.
#Total number of nets in the design = 49.
#
#46 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              46  
#-----------------------------
#        Total              46  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              46  
#------------------------------------------------
#        Total                  1              46  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      2(1.17%)   (1.17%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.14%)   (0.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.28% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 444 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 9 um.
#Total wire length on LAYER M2 = 157 um.
#Total wire length on LAYER M3 = 218 um.
#Total wire length on LAYER M4 = 61 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 196
#Up-Via Summary (total 196):
#           
#-----------------------
#  Metal 1          101
#  Metal 2           79
#  Metal 3           16
#-----------------------
#                   196 
#
#Max overcon = 1 tracks.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.69 (MB), peak = 839.29 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 718.36 (MB), peak = 839.29 (MB)
#Start Track Assignment.
#Done with 40 horizontal wires in 1 hboxes and 32 vertical wires in 1 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 481 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 36 um.
#Total wire length on LAYER M2 = 152 um.
#Total wire length on LAYER M3 = 231 um.
#Total wire length on LAYER M4 = 62 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 196
#Up-Via Summary (total 196):
#           
#-----------------------
#  Metal 1          101
#  Metal 2           79
#  Metal 3           16
#-----------------------
#                   196 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.23 (MB), peak = 839.29 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.42 (MB)
#Total memory = 719.23 (MB)
#Peak memory = 839.29 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.53 (MB), peak = 839.29 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 725.73 (MB), peak = 839.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 461 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 209 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
#  Metal 1          102
#  Metal 2           72
#  Metal 3           16
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.76 (MB)
#Total memory = 724.00 (MB)
#Peak memory = 839.29 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 725.81 (MB), peak = 839.29 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 461 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 209 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
#  Metal 1          102
#  Metal 2           72
#  Metal 3           16
#-----------------------
#                   190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Feb 16 19:53:14 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 725.82 (MB), peak = 839.29 (MB)
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
#  Metal 1          102
#  Metal 2           72
#  Metal 3           16
#-----------------------
#                   190 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.53 (MB), peak = 839.29 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Up-Via Summary (total 190):
#           
#-----------------------
#  Metal 1          102
#  Metal 2           72
#  Metal 3           16
#-----------------------
#                   190 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.55 (MB), peak = 839.29 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.29 (MB), peak = 839.29 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.31 (MB), peak = 839.29 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.34 (MB)
#Total memory = 725.57 (MB)
#Peak memory = 839.29 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -35.65 (MB)
#Total memory = 718.98 (MB)
#Peak memory = 839.29 (MB)
#Number of warnings = 0
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Feb 16 19:53:15 2025
#
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 718.98 (MB), peak = 839.29 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 966.5M)
Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 994.5M)
Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 994.5M)
Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1018.5M)
Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1018.5M)
Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1018.5M)
Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1018.5M)
Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1018.5M)
Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1018.5M)
Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1018.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1018.5M)
Number of Extracted Resistors     : 434
Number of Extracted Ground Cap.   : 436
Number of Extracted Coupling Cap. : 188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 982.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 990.480M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 986.5M, totSessionCpu=0:01:03 **
#Created 847 library cell signatures
#Created 49 NETS and 0 SPECIALNETS signatures
#Created 113 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.26 (MB), peak = 839.29 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.43 (MB), peak = 839.29 (MB)
Begin checking placement ... (start mem=986.5M, init mem=986.5M)
*info: Placed = 112           
*info: Unplaced = 0           
Placement Density:99.62%(373/374)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=986.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28

Instance distribution across the VT partitions:

 LVT : inst = 0 (0.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 0 (0.0%)

 HVT : inst = 28 (100.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 28 (100.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 978.5M)
Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 990.5M)
Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 990.5M)
Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1014.5M)
Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1014.5M)
Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1014.5M)
Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1014.5M)
Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1014.5M)
Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1014.5M)
Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1014.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1014.5M)
Number of Extracted Resistors     : 434
Number of Extracted Ground Cap.   : 436
Number of Extracted Coupling Cap. : 188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 994.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1002.473M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1092.93 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1092.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1068.97 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1069.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:04 mem=1069.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1069.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1069.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1069.0M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1069.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 997.3M, totSessionCpu=0:01:04 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Start fixing DRV (Mem = 1064.05M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.36 |          0|          0|          0|  99.62  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.36 |          0|          0|          0|  99.62  |   0:00:00.0|    1293.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1293.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1152.4M, totSessionCpu=0:01:07 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1152.35M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1152.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1152.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1162.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1162.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1152.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1162.4M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1152.4M, totSessionCpu=0:01:08 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
** Profile ** Start :  cpu=0:00:00.0, mem=1142.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1142.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1142.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1142.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1142.8M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.11MB/843.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.11MB/843.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.11MB/843.11MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT)
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 10%
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.11MB/843.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT)
 ... Calculating switching power
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 10%
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 20%
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 30%
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 40%
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 50%
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 60%
 ... Calculating internal and leakage power
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 70%
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 80%
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT): 90%

Finished Calculating power
2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.12MB/843.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.12MB/843.12MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=843.12MB/843.12MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:53:22 (2025-Feb-17 03:53:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12433590 	   93.5368%
Total Switching Power:       0.00613979 	    4.6189%
Total Leakage Power:         0.00245160 	    1.8443%
Total Power:                 0.13292730
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002429   0.0009378      0.1146       86.24
Macro                                  0           0   0.0008061   0.0008061      0.6064
IO                                     0           0           0           0           0
Combinational                    0.01307    0.003711   0.0007076     0.01749       13.16
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1243     0.00614    0.002452      0.1329         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1243     0.00614    0.002452      0.1329         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg_4_ (DFQD1): 	  0.006756
* 		Highest Leakage Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Total Cap: 	7.42303e-14 F
* 		Total instances in design:   112
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:    84
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=843.12MB/843.12MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.62
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.62%|        -|   0.000|   0.000|   0:00:00.0| 1362.2M|
|    99.62%|        0|   0.000|   0.000|   0:00:04.0| 1362.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.62
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
*** Starting refinePlace (0:01:12 mem=1333.6M) ***
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1333.6MB
*** Finished refinePlace (0:01:12 mem=1333.6M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1087.9M, totSessionCpu=0:01:12 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1087.87M, totSessionCpu=0:01:12 .
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1087.9M, totSessionCpu=0:01:12 **

Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
|   0.071|    0.358|   0.000|    0.000|    99.62%|   0:00:00.0| 1229.4M|   WC_VIEW|       NA| NA            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1229.4M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1229.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT)
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 10%
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT)
 ... Calculating switching power
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 10%
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 20%
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 30%
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 40%
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 50%
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 60%
 ... Calculating internal and leakage power
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 70%
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 80%
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT): 90%

Finished Calculating power
2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=864.29MB/864.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:53:29 (2025-Feb-17 03:53:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12433590 	   93.5368%
Total Switching Power:       0.00613979 	    4.6189%
Total Leakage Power:         0.00245160 	    1.8443%
Total Power:                 0.13292730
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002429   0.0009378      0.1146       86.24
Macro                                  0           0   0.0008061   0.0008061      0.6064
IO                                     0           0           0           0           0
Combinational                    0.01307    0.003711   0.0007076     0.01749       13.16
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1243     0.00614    0.002452      0.1329         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1243     0.00614    0.002452      0.1329         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg_4_ (DFQD1): 	  0.006756
* 		Highest Leakage Power:               intadd_0_U3 (FA1D0): 	 0.0001114
* 		Total Cap: 	7.42303e-14 F
* 		Total instances in design:   112
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:    84
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=864.29MB/864.29MB)

*** Finished Leakage Power Optimization (cpu=0:00:06, real=0:00:07, mem=1093.86M, totSessionCpu=0:01:14).
**ERROR: (IMPOPT-310):	Design density (99.62%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:14 mem=1093.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/coe_eosdata_64De3c/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:01.0 totSessionCpu=0:01:14 mem=1093.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1093.9M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1101.9M
Loading timing data from /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/coe_eosdata_64De3c/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1101.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1101.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1101.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1095.9M, totSessionCpu=0:01:15 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 0.358 ns
Total 0 nets layer assigned (1.3).
GigaOpt: setting up router preferences
        design wns: 0.3579
        slack threshold: 1.7779
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.358 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: 0.3579
        slack threshold: 1.7779
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1209.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1209.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1209.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1209.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1209.4M
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1039.6M, totSessionCpu=0:01:18 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Feb 16 19:53:33 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 789.64 (MB), peak = 864.30 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 789.64 (MB)
#Peak memory = 864.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.38 (MB), peak = 864.30 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.38 (MB), peak = 864.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 789.64 (MB)
#Peak memory = 864.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 791.38 (MB), peak = 864.30 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Feb 16 19:53:35 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.38 (MB), peak = 864.30 (MB)
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.42 (MB), peak = 864.30 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.61 (MB), peak = 864.30 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.61 (MB), peak = 864.30 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.77 (MB)
#Total memory = 788.88 (MB)
#Peak memory = 864.30 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 49 NETS and 0 SPECIALNETS signatures
#Created 113 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.88 (MB), peak = 864.30 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 788.88 (MB), peak = 864.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -6.29 (MB)
#Total memory = 784.90 (MB)
#Peak memory = 864.30 (MB)
#Number of warnings = 1
#Total number of warnings = 32
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Feb 16 19:53:36 2025
#
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1039.4M, totSessionCpu=0:01:20 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1039.4M)
Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1067.4M)
Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1067.4M)
Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1091.4M)
Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1091.4M)
Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1091.4M)
Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1091.4M)
Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1091.4M)
Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1091.4M)
Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1091.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1091.4M)
Number of Extracted Resistors     : 434
Number of Extracted Ground Cap.   : 436
Number of Extracted Coupling Cap. : 188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1071.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1079.363M)
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.6M, totSessionCpu=0:01:20 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1113.07 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1113.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1089.11 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1089.1M) ***
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:21 mem=1089.1M)
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.3M, totSessionCpu=0:01:21 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.3M, totSessionCpu=0:01:21 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1024.34M, totSessionCpu=0:01:21 .
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.3M, totSessionCpu=0:01:21 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1024.3M, totSessionCpu=0:01:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=1081.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1081.6M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-1:00.-4, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1081.6M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1026.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1026.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.191  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1026.4M
**optDesign ... cpu = 0:00:18, real = 0:00:20, mem = 1024.3M, totSessionCpu=0:01:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1042.3M, totSessionCpu=0:01:22 **
#Created 847 library cell signatures
#Created 49 NETS and 0 SPECIALNETS signatures
#Created 113 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.93 (MB), peak = 864.30 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.93 (MB), peak = 864.30 (MB)
Begin checking placement ... (start mem=1042.4M, init mem=1042.3M)
*info: Placed = 112           
*info: Unplaced = 0           
Placement Density:99.62%(373/374)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1042.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28

Instance distribution across the VT partitions:

 LVT : inst = 0 (0.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 0 (0.0%)

 HVT : inst = 28 (100.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 28 (100.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1032.3M)
Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1060.3M)
Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1060.3M)
Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1084.3M)
Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1084.3M)
Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1084.3M)
Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1084.3M)
Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1084.3M)
Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1084.3M)
Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1084.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1084.3M)
Number of Extracted Resistors     : 434
Number of Extracted Ground Cap.   : 436
Number of Extracted Coupling Cap. : 188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1064.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1072.332M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1131.05 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1131.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1107.09 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1107.1M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:23 mem=1107.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1107.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1107.1M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1107.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1107.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1107.1M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1021.8M, totSessionCpu=0:01:23 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Start fixing DRV (Mem = 1088.57M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.36 |          0|          0|          0|  99.62  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.36 |          0|          0|          0|  99.62  |   0:00:00.0|    1333.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1333.4M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1173.7M, totSessionCpu=0:01:27 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1173.74M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1173.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1173.7M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1183.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1183.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1173.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1183.8M
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1173.7M, totSessionCpu=0:01:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=1164.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=1164.2M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1145.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1145.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1145.1M
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1107.0M, totSessionCpu=0:01:27 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Feb 16 19:53:43 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.50 (MB), peak = 864.30 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 853.50 (MB)
#Peak memory = 864.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.24 (MB), peak = 864.30 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.26 (MB), peak = 864.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.02 (MB)
#Total memory = 853.52 (MB)
#Peak memory = 864.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 855.26 (MB), peak = 864.30 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.26 (MB), peak = 864.30 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.26 (MB), peak = 864.30 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.02 (MB)
#Total memory = 853.53 (MB)
#Peak memory = 864.30 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 49 NETS and 0 SPECIALNETS signatures
#Created 113 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.53 (MB), peak = 864.30 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.53 (MB), peak = 864.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -4.41 (MB)
#Total memory = 849.55 (MB)
#Peak memory = 864.30 (MB)
#Number of warnings = 1
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Feb 16 19:53:45 2025
#
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1105.0M, totSessionCpu=0:01:28 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1105.0M)
Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1133.0M)
Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1133.0M)
Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1157.0M)
Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1157.0M)
Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1157.0M)
Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1157.0M)
Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1157.0M)
Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1157.0M)
Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1157.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1157.0M)
Number of Extracted Resistors     : 434
Number of Extracted Ground Cap.   : 436
Number of Extracted Coupling Cap. : 188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1137.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1144.980M)
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1090.2M, totSessionCpu=0:01:29 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1178.69 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1178.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1154.73 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1154.7M) ***
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:29 mem=1154.7M)
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1090.0M, totSessionCpu=0:01:29 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1090.0M, totSessionCpu=0:01:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=1147.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=1147.2M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1147.2M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1092.0M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1092.0M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1092.0M
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1090.0M, totSessionCpu=0:01:29 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1054.7M, totSessionCpu=0:01:31 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 49 NETS and 0 SPECIALNETS signatures
#Created 113 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.57 (MB), peak = 864.30 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.57 (MB), peak = 864.30 (MB)
Begin checking placement ... (start mem=1054.7M, init mem=1054.7M)
*info: Placed = 112           
*info: Unplaced = 0           
Placement Density:99.62%(373/374)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1054.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28

Instance distribution across the VT partitions:

 LVT : inst = 0 (0.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 0 (0.0%)

 HVT : inst = 28 (100.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 28 (100.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1044.7M)
Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1072.7M)
Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1072.7M)
Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1096.7M)
Number of Extracted Resistors     : 434
Number of Extracted Ground Cap.   : 436
Number of Extracted Coupling Cap. : 188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1076.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1080.684M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1139.4 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1139.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1115.44 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1115.4M) ***
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:32 mem=1115.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1115.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1115.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1115.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1115.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1115.4M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1026.1M, totSessionCpu=0:01:32 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.358 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: 0.3579
        slack threshold: 1.7779
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.358 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: 0.3579
        slack threshold: 1.7779
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1191.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1191.1M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1191.1M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1191.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1191.1M
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1046.6M, totSessionCpu=0:01:33 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Feb 16 19:53:50 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.96 (MB), peak = 865.78 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 791.96 (MB)
#Peak memory = 865.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.70 (MB), peak = 865.78 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.72 (MB), peak = 865.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.02 (MB)
#Total memory = 791.98 (MB)
#Peak memory = 865.78 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 793.72 (MB), peak = 865.78 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.77 (MB), peak = 865.78 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 793.77 (MB), peak = 865.78 (MB)
#CELL_VIEW add,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 452 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 183 um.
#Total wire length on LAYER M3 = 210 um.
#Total wire length on LAYER M4 = 63 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 190
#Total number of multi-cut vias = 136 ( 71.6%)
#Total number of single cut vias = 54 ( 28.4%)
#Up-Via Summary (total 190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          54 ( 52.9%)        48 ( 47.1%)        102
#  Metal 2           0 (  0.0%)        72 (100.0%)         72
#  Metal 3           0 (  0.0%)        16 (100.0%)         16
#-----------------------------------------------------------
#                   54 ( 28.4%)       136 ( 71.6%)        190 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.07 (MB)
#Total memory = 792.04 (MB)
#Peak memory = 865.78 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 49 NETS and 0 SPECIALNETS signatures
#Created 113 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.04 (MB), peak = 865.78 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.04 (MB), peak = 865.78 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.12 (MB)
#Total memory = 788.06 (MB)
#Peak memory = 865.78 (MB)
#Number of warnings = 1
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Feb 16 19:53:52 2025
#
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1044.6M, totSessionCpu=0:01:35 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1044.6M)
Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1072.6M)
Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1072.6M)
Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1096.6M)
Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1096.6M)
Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1096.6M)
Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1096.6M)
Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1096.6M)
Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1096.6M)
Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1096.6M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1096.6M)
Number of Extracted Resistors     : 434
Number of Extracted Ground Cap.   : 436
Number of Extracted Coupling Cap. : 188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1076.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1084.605M)
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1030.5M, totSessionCpu=0:01:35 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1118.91 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_wUIfHj/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1118.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1094.95 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1094.9M) ***
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:36 mem=1094.9M)
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1030.18M, totSessionCpu=0:01:36 .
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=638.00MB/638.00MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=638.33MB/638.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=638.38MB/638.38MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT)
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 10%
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=638.79MB/638.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT)
 ... Calculating switching power
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 10%
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 20%
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 30%
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 40%
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 50%
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 60%
 ... Calculating internal and leakage power
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 70%
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 80%
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT): 90%

Finished Calculating power
2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=639.51MB/639.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=639.51MB/639.51MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=639.54MB/639.54MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Feb-16 19:53:53 (2025-Feb-17 03:53:53 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: add

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/add_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12433590 	   93.5368%
Total Switching Power:       0.00613979 	    4.6189%
Total Leakage Power:         0.00245160 	    1.8443%
Total Power:                 0.13292730
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002429   0.0009378      0.1146       86.24
Macro                                  0           0   0.0008061   0.0008061      0.6064
IO                                     0           0           0           0           0
Combinational                    0.01307    0.003711   0.0007076     0.01749       13.16
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1243     0.00614    0.002452      0.1329         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1243     0.00614    0.002452      0.1329         100
Total leakage power = 0.0024516 mW
Cell usage statistics:  
Library tcbn65gpluswc , 112 cells ( 100.000000%) , 0.0024516 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=639.95MB/639.95MB)


Output file is ./timingReports/add_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1087.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1087.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1087.4M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1032.2M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1032.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
       (99.615% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1032.2M
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1030.2M, totSessionCpu=0:01:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/add.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1030.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1024.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 82.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Feb 16 19:53:55 2025

Design Name: add
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (40.8000, 38.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Feb 16 19:53:55 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile add.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.25MB/874.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.25MB/874.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.25MB/874.25MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT)
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 10%
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 20%

Finished Activity Propagation
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.25MB/874.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT)
 ... Calculating switching power
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 10%
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 20%
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 30%
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 40%
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 50%
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 60%
 ... Calculating internal and leakage power
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 70%
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 80%
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT): 90%

Finished Calculating power
2025-Feb-16 19:53:55 (2025-Feb-17 03:53:55 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.27MB/874.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.27MB/874.27MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=874.27MB/874.27MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12433590 	   93.5368%
Total Switching Power:       0.00613979 	    4.6189%
Total Leakage Power:         0.00245160 	    1.8443%
Total Power:                 0.13292730
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=874.27MB/874.27MB)


Output file is add.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile add.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell add.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file add.post_route.summary.rpt.
<CMD> streamOut add.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            112

Ports/Pins                            16
    metal layer M2                     8
    metal layer M3                     7
    metal layer M4                     1

Nets                                 240
    metal layer M1                     2
    metal layer M2                   159
    metal layer M3                    67
    metal layer M4                    12

    Via Instances                    190

Special Nets                          42
    metal layer M1                    36
    metal layer M2                     3
    metal layer M4                     3

    Via Instances                    120

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  64
    metal layer M1                     1
    metal layer M2                    48
    metal layer M3                    12
    metal layer M4                     3


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract add.lef
<CMD> defOut -netlist -routing add.def
Writing DEF file 'add.def', current time is Sun Feb 16 19:53:55 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'add.def' is written, current time is Sun Feb 16 19:53:55 2025 ...
<CMD> saveNetlist add.pnr.v
Writing Netlist "add.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.mmmcEY4fPP/modes/CON/CON.sdc' ...
Current (total cpu=0:01:38, real=0:01:52, peak res=503.7M, current mem=952.5M)
add
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=420.3M, current mem=962.2M)
Current (total cpu=0:01:38, real=0:01:52, peak res=503.7M, current mem=962.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1080.2 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_0PpFcc/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1080.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1048.2 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1048.2M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    0.5 sec
TAMODEL Memory Usage  =   17.5 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1097.75 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_0PpFcc/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1097.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1065.75 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1065.7M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.mmmcL4sw6a/modes/CON/CON.sdc' ...
Current (total cpu=0:01:41, real=0:01:55, peak res=503.7M, current mem=931.0M)
add
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=415.3M, current mem=940.7M)
Current (total cpu=0:01:41, real=0:01:55, peak res=503.7M, current mem=940.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'add' of instances=112 and nets=49 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design add.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/add_14367_PGeAsL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 967.3M)
Extracted 10.5528% (CPU Time= 0:00:00.0  MEM= 1003.4M)
Extracted 20.603% (CPU Time= 0:00:00.0  MEM= 1003.4M)
Extracted 30.6533% (CPU Time= 0:00:00.0  MEM= 1027.4M)
Extracted 40.7035% (CPU Time= 0:00:00.0  MEM= 1027.4M)
Extracted 50.7538% (CPU Time= 0:00:00.0  MEM= 1027.4M)
Extracted 60.804% (CPU Time= 0:00:00.0  MEM= 1027.4M)
Extracted 70.8543% (CPU Time= 0:00:00.0  MEM= 1027.4M)
Extracted 80.9045% (CPU Time= 0:00:00.0  MEM= 1027.4M)
Extracted 90.9548% (CPU Time= 0:00:00.0  MEM= 1027.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1027.4M)
Number of Extracted Resistors     : 434
Number of Extracted Ground Cap.   : 436
Number of Extracted Coupling Cap. : 188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1015.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1023.355M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1098.19 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_Kh9aQQ/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1098.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1066.18 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1066.2M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    0.5 sec
TAMODEL Memory Usage  =   17.5 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 49,  93.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1115.73 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_14367_ieng6-ece-12.ucsd.edu_h3le_SI04b7/.AAE_Kh9aQQ/.AAE_14367/waveform.data...
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1115.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 49,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1083.73 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1083.7M) ***
<CMD> pan 29.585 0.577

*** Memory Usage v#1 (Current mem = 1144.926M, initial mem = 152.258M) ***
*** Message Summary: 1706 warning(s), 24 error(s)

--- Ending "Innovus" (totcpu=0:04:16, real=0:14:18, mem=1144.9M) ---
