INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/matej/Desktop/Documents/FEKT/DE1/05-counter/05-counter.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/matej/Desktop/Documents/FEKT/DE1/05-counter/05-counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
