# Asyncronious_fifo_verilog
Async Fifo Design in Verilog/RTL
