{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555963672507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555963672507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 17:07:52 2019 " "Processing started: Mon Apr 22 17:07:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555963672507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555963672507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineProcessor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineProcessor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555963672507 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555963673201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555963673441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 8 8 " "Found 8 design units, including 8 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673449 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_reg7 " "Found entity 2: PC_reg7" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673449 ""} { "Info" "ISGN_ENTITY_NAME" "3 registerFile " "Found entity 3: registerFile" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673449 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder " "Found entity 4: decoder" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673449 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4_1_16bits " "Found entity 5: mux4_1_16bits" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673449 ""} { "Info" "ISGN_ENTITY_NAME" "6 register16bits " "Found entity 6: register16bits" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673449 ""} { "Info" "ISGN_ENTITY_NAME" "7 register16bits_i " "Found entity 7: register16bits_i" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673449 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Found entity 8: alu" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555963673449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_main.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_main " "Found entity 1: memory_main" {  } { { "memory_main.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/memory_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555963673454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555963673454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555963673562 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(116) " "Verilog HDL Case Statement warning at processor.v(116): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 116 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1555963673619 "|processor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataOutRegAlu processor.v(250) " "Verilog HDL Always Construct warning at processor.v(250): variable \"DataOutRegAlu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1555963673626 "|processor"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(227) " "Verilog HDL Case Statement warning at processor.v(227): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 227 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1555963673626 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEnableRegInstruction processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"writeEnableRegInstruction\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673627 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEnableRegisterFile processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"writeEnableRegisterFile\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673627 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr_pc processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"incr_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673627 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadAddressRF1 processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"ReadAddressRF1\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673627 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadAddressRF2 processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"ReadAddressRF2\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673627 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEnableRegAddress processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"writeEnableRegAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673627 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controlMux processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"controlMux\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673627 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"W\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673628 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEnableRegDout processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"writeEnableRegDout\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673628 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEnableRegALU processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"writeEnableRegALU\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673628 "|processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controlAlu processor.v(97) " "Verilog HDL Always Construct warning at processor.v(97): inferring latch(es) for variable \"controlAlu\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555963673628 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlAlu\[0\] processor.v(97) " "Inferred latch for \"controlAlu\[0\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673630 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlAlu\[1\] processor.v(97) " "Inferred latch for \"controlAlu\[1\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673630 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnableRegALU processor.v(97) " "Inferred latch for \"writeEnableRegALU\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673630 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnableRegDout processor.v(97) " "Inferred latch for \"writeEnableRegDout\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673630 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W processor.v(97) " "Inferred latch for \"W\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673630 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlMux\[0\] processor.v(97) " "Inferred latch for \"controlMux\[0\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673630 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlMux\[1\] processor.v(97) " "Inferred latch for \"controlMux\[1\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673630 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnableRegAddress processor.v(97) " "Inferred latch for \"writeEnableRegAddress\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673631 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF2\[0\] processor.v(97) " "Inferred latch for \"ReadAddressRF2\[0\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673631 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF2\[1\] processor.v(97) " "Inferred latch for \"ReadAddressRF2\[1\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673631 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF2\[2\] processor.v(97) " "Inferred latch for \"ReadAddressRF2\[2\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673631 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF1\[0\] processor.v(97) " "Inferred latch for \"ReadAddressRF1\[0\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673631 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF1\[1\] processor.v(97) " "Inferred latch for \"ReadAddressRF1\[1\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673631 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadAddressRF1\[2\] processor.v(97) " "Inferred latch for \"ReadAddressRF1\[2\]\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673631 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_pc processor.v(97) " "Inferred latch for \"incr_pc\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673631 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnableRegisterFile processor.v(97) " "Inferred latch for \"writeEnableRegisterFile\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673632 "|processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnableRegInstruction processor.v(97) " "Inferred latch for \"writeEnableRegInstruction\" at processor.v(97)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555963673632 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:rf\"" {  } { { "processor.v" "rf" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555963673656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder registerFile:rf\|decoder:dec1 " "Elaborating entity \"decoder\" for hierarchy \"registerFile:rf\|decoder:dec1\"" {  } { { "processor.v" "dec1" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555963673670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processor.v(361) " "Verilog HDL assignment warning at processor.v(361): truncated value with size 32 to match size of target (8)" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555963673671 "|processor|registerFile:rf|decoder:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg7 registerFile:rf\|PC_reg7:PC " "Elaborating entity \"PC_reg7\" for hierarchy \"registerFile:rf\|PC_reg7:PC\"" {  } { { "processor.v" "PC" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555963673680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bits registerFile:rf\|register16bits:register1 " "Elaborating entity \"register16bits\" for hierarchy \"registerFile:rf\|register16bits:register1\"" {  } { { "processor.v" "register1" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555963673692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1_16bits mux4_1_16bits:mux1 " "Elaborating entity \"mux4_1_16bits\" for hierarchy \"mux4_1_16bits:mux1\"" {  } { { "processor.v" "mux1" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555963673714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "processor.v" "alu1" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555963673726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bits_i register16bits_i:RegAddress " "Elaborating entity \"register16bits_i\" for hierarchy \"register16bits_i:RegAddress\"" {  } { { "processor.v" "RegAddress" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555963673742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W\$latch " "Latch W\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.11 " "Ports D and ENA on the latch are fed by the same signal Step.11" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674517 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlMux\[1\] " "Latch controlMux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.10 " "Ports D and ENA on the latch are fed by the same signal Step.10" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674517 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReadAddressRF1\[1\] " "Latch ReadAddressRF1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.01 " "Ports D and ENA on the latch are fed by the same signal Step.01" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674517 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReadAddressRF1\[0\] " "Latch ReadAddressRF1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.01 " "Ports D and ENA on the latch are fed by the same signal Step.01" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674517 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReadAddressRF1\[2\] " "Latch ReadAddressRF1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.01 " "Ports D and ENA on the latch are fed by the same signal Step.01" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674517 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlMux\[0\] " "Latch controlMux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.10 " "Ports D and ENA on the latch are fed by the same signal Step.10" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674517 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReadAddressRF2\[1\] " "Latch ReadAddressRF2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register16bits:RegInstruction\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal register16bits:RegInstruction\|Q\[13\]" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674517 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReadAddressRF2\[0\] " "Latch ReadAddressRF2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register16bits:RegInstruction\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal register16bits:RegInstruction\|Q\[13\]" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674518 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ReadAddressRF2\[2\] " "Latch ReadAddressRF2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register16bits:RegInstruction\|Q\[13\] " "Ports D and ENA on the latch are fed by the same signal register16bits:RegInstruction\|Q\[13\]" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674518 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writeEnableRegDout " "Latch writeEnableRegDout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.10 " "Ports D and ENA on the latch are fed by the same signal Step.10" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674518 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writeEnableRegAddress " "Latch writeEnableRegAddress has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.01 " "Ports D and ENA on the latch are fed by the same signal Step.01" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674518 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writeEnableRegisterFile " "Latch writeEnableRegisterFile has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.10 " "Ports D and ENA on the latch are fed by the same signal Step.10" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674518 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "incr_pc " "Latch incr_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Step.01 " "Ports D and ENA on the latch are fed by the same signal Step.01" {  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555963674518 ""}  } { { "processor.v" "" { Text "C:/Users/aluno-ccc/Desktop/Pratica2_LAOC2/Processador/processor.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555963674518 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1555963675021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555963675444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555963675444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "556 " "Implemented 556 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555963676638 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555963676638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "505 " "Implemented 505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555963676638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555963676638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555963676667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 17:07:56 2019 " "Processing ended: Mon Apr 22 17:07:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555963676667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555963676667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555963676667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555963676667 ""}
