sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/lab7_new/Divisor_20M.vf,-w,E:/lab7_new/Divisor_20M.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/lab7_new/Controller.vf,-w,E:/lab7_new/Controller.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/lab7_new/div10.vf,-w,E:/lab7_new/div10.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/lab7_new/lab7.vf,-w,E:/lab7_new/lab7.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/lab7_new/Divisor_20M.vf,-w,E:/lab7_new/Divisor_20M.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/lab7_new/Controller.vf,-w,E:/lab7_new/Controller.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,E:/lab7_new/lab7.vf,-w,E:/lab7_new/lab7.sch
