[VIC]
U400_BYTE_ENABLE.N_101_i_cascade_=ltout:in2
U400_SDRAM.CS0_EN_0_cascade_=ltout:in2
U400_SDRAM.CS1_EN_0_cascade_=ltout:in2
U400_SDRAM.N_114_cascade_=ltout:in0
U400_SDRAM.N_118_cascade_=ltout:in1
U400_SDRAM.N_195_cascade_=ltout:in0
U400_SDRAM.N_230_cascade_=ltout:in0
U400_SDRAM.N_236_cascade_=ltout:in2
U400_SDRAM.N_23_i_cascade_=ltout:in0
U400_SDRAM.N_240_cascade_=ltout:in0
U400_SDRAM.N_256_cascade_=ltout:in0
U400_SDRAM.N_258_cascade_=ltout:in0
U400_SDRAM.N_97_cascade_=ltout:in0
U400_SDRAM.SDRAM_CMD_cnst_0_31_i_i_i_2_cascade_=ltout:in2
U400_SDRAM.SDRAM_CMD_cnst_0_31_i_i_i_3_cascade_=ltout:in3
U400_SDRAM.SDRAM_CMD_cnst_i_a2_i_0_1_0_cascade_=ltout:in2
U400_SDRAM.SDRAM_CMD_cnst_i_a2_i_0_1_1_cascade_=ltout:in0
U400_SDRAM.SDRAM_CMD_cnst_i_a2_i_0_5_1_cascade_=ltout:in3
U400_SDRAM.SDRAM_CMD_cnst_i_a2_i_0_a2_0_1_0_cascade_=ltout:in2
U400_SDRAM.SDRAM_CMD_cnst_i_a2_i_0_a2_2_0_1_cascade_=ltout:in0
U400_SDRAM.SDRAM_COUNTER_cnst_0_a2_i_0_a2_1_0_0_cascade_=ltout:in3
U400_SDRAM.SDRAM_COUNTER_cnst_0_a2_i_0_a2_1_0_cascade_=ltout:in3
U400_SDRAM.TACK_7_iv_i_i_1_0_cascade_=ltout:in2
U400_SDRAM.TA_COUNTER_0_sqmuxa_cascade_=ltout:in0
U400_SDRAM.TA_COUNTER_7_f1_0_0_cascade_=ltout:in2
U400_SDRAM.un1_TA_COUNTER26_0_cascade_=ltout:in2
U400_SDRAM.un1_TA_COUNTER_0_sqmuxa_0_cascade_=ltout:in3
