

================================================================
== Vitis HLS Report for 'case_1'
================================================================
* Date:           Tue Sep 16 13:39:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.27>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_data_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_9" [HLS/case_1/case_1.cc:36]   --->   Operation 27 'read' 'in_data_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in10 = trunc i16 %in_data_9_read" [HLS/case_1/case_1.cc:36]   --->   Operation 28 'trunc' 'in10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %in10" [HLS/case_1/case_1.cc:36]   --->   Operation 29 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in15 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_14" [HLS/case_1/case_1.cc:46]   --->   Operation 30 'read' 'in15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in25 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_24" [HLS/case_1/case_1.cc:66]   --->   Operation 31 'read' 'in25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_data_25_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_25" [HLS/case_1/case_1.cc:68]   --->   Operation 32 'read' 'in_data_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in26 = trunc i16 %in_data_25_read" [HLS/case_1/case_1.cc:68]   --->   Operation 33 'trunc' 'in26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i10 %in26" [HLS/case_1/case_1.cc:68]   --->   Operation 34 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i10 %in26" [HLS/case_1/case_1.cc:259]   --->   Operation 35 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (7.13ns)   --->   "%mul_ln259 = mul i15 %zext_ln68, i15 %zext_ln36" [HLS/case_1/case_1.cc:259]   --->   Operation 36 'mul' 'mul_ln259' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%m29 = trunc i15 %mul_ln259" [HLS/case_1/case_1.cc:259]   --->   Operation 37 'trunc' 'm29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specfucore_ln2 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln259, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:2]   --->   Operation 38 'specfucore' 'specfucore_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i16 %in25" [HLS/case_1/case_1.cc:263]   --->   Operation 39 'zext' 'zext_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (9.27ns)   --->   "%mul_ln263 = mul i21 %zext_ln263, i21 %zext_ln259" [HLS/case_1/case_1.cc:263]   --->   Operation 40 'mul' 'mul_ln263' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln278 = trunc i21 %mul_ln263" [HLS/case_1/case_1.cc:278]   --->   Operation 41 'trunc' 'trunc_ln278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln263, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:6]   --->   Operation 42 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%m33 = trunc i21 %mul_ln263" [HLS/case_1/case_1.cc:263]   --->   Operation 43 'trunc' 'm33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i16 %in15" [HLS/case_1/case_1.cc:271]   --->   Operation 44 'zext' 'zext_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (9.27ns)   --->   "%mul_ln271 = mul i21 %zext_ln263, i21 %zext_ln271" [HLS/case_1/case_1.cc:271]   --->   Operation 45 'mul' 'mul_ln271' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%m41 = trunc i21 %mul_ln271" [HLS/case_1/case_1.cc:271]   --->   Operation 46 'trunc' 'm41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specfucore_ln14 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln271, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:14]   --->   Operation 47 'specfucore' 'specfucore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i16 %in_data_25_read" [HLS/case_1/case_1.cc:277]   --->   Operation 48 'trunc' 'trunc_ln277' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.13>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%in_data_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_7" [HLS/case_1/case_1.cc:32]   --->   Operation 49 'read' 'in_data_7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%in_data_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_8" [HLS/case_1/case_1.cc:34]   --->   Operation 50 'read' 'in_data_8_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%in9 = trunc i16 %in_data_8_read" [HLS/case_1/case_1.cc:34]   --->   Operation 51 'trunc' 'in9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%in_data_11_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_11" [HLS/case_1/case_1.cc:40]   --->   Operation 52 'read' 'in_data_11_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%in12 = trunc i16 %in_data_11_read" [HLS/case_1/case_1.cc:40]   --->   Operation 53 'trunc' 'in12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%in_data_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_15" [HLS/case_1/case_1.cc:48]   --->   Operation 54 'read' 'in_data_15_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%in_data_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_17" [HLS/case_1/case_1.cc:52]   --->   Operation 55 'read' 'in_data_17_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%in18 = trunc i16 %in_data_17_read" [HLS/case_1/case_1.cc:52]   --->   Operation 56 'trunc' 'in18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_data_18_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_18" [HLS/case_1/case_1.cc:54]   --->   Operation 57 'read' 'in_data_18_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%in_data_19_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_19" [HLS/case_1/case_1.cc:56]   --->   Operation 58 'read' 'in_data_19_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in20 = trunc i16 %in_data_19_read" [HLS/case_1/case_1.cc:56]   --->   Operation 59 'trunc' 'in20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%in_data_20_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_20" [HLS/case_1/case_1.cc:58]   --->   Operation 60 'read' 'in_data_20_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%in21 = trunc i16 %in_data_20_read" [HLS/case_1/case_1.cc:58]   --->   Operation 61 'trunc' 'in21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%in_data_21_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_21" [HLS/case_1/case_1.cc:60]   --->   Operation 62 'read' 'in_data_21_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%in22 = trunc i16 %in_data_21_read" [HLS/case_1/case_1.cc:60]   --->   Operation 63 'trunc' 'in22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%in_data_26_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_26" [HLS/case_1/case_1.cc:70]   --->   Operation 64 'read' 'in_data_26_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%in27 = trunc i16 %in_data_26_read" [HLS/case_1/case_1.cc:70]   --->   Operation 65 'trunc' 'in27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i16 %in_data_15_read" [HLS/case_1/case_1.cc:258]   --->   Operation 66 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i6 %trunc_ln258" [HLS/case_1/case_1.cc:258]   --->   Operation 67 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln258_1 = trunc i16 %in_data_7_read" [HLS/case_1/case_1.cc:258]   --->   Operation 68 'trunc' 'trunc_ln258_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i6 %trunc_ln258_1" [HLS/case_1/case_1.cc:258]   --->   Operation 69 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (5.38ns)   --->   "%mul_ln258 = mul i12 %zext_ln258, i12 %zext_ln258_1" [HLS/case_1/case_1.cc:258]   --->   Operation 70 'mul' 'mul_ln258' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%m28 = trunc i12 %mul_ln258" [HLS/case_1/case_1.cc:258]   --->   Operation 71 'trunc' 'm28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specfucore_ln1 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln258, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:1]   --->   Operation 72 'specfucore' 'specfucore_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln259_1 = zext i10 %in26" [HLS/case_1/case_1.cc:259]   --->   Operation 73 'zext' 'zext_ln259_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i5 %in20" [HLS/case_1/case_1.cc:260]   --->   Operation 74 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i8 %in22" [HLS/case_1/case_1.cc:260]   --->   Operation 75 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (6.42ns)   --->   "%mul_ln260 = mul i13 %zext_ln260, i13 %sext_ln260" [HLS/case_1/case_1.cc:260]   --->   Operation 76 'mul' 'mul_ln260' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%m30 = trunc i13 %mul_ln260" [HLS/case_1/case_1.cc:260]   --->   Operation 77 'trunc' 'm30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln260, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:3]   --->   Operation 78 'specfucore' 'specfucore_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln261 = sext i10 %in9" [HLS/case_1/case_1.cc:261]   --->   Operation 79 'sext' 'sext_ln261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln261_1 = sext i5 %in12" [HLS/case_1/case_1.cc:261]   --->   Operation 80 'sext' 'sext_ln261_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (7.13ns)   --->   "%mul_ln261 = mul i15 %sext_ln261, i15 %sext_ln261_1" [HLS/case_1/case_1.cc:261]   --->   Operation 81 'mul' 'mul_ln261' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln261, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:4]   --->   Operation 82 'specfucore' 'specfucore_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%m31 = trunc i15 %mul_ln261" [HLS/case_1/case_1.cc:261]   --->   Operation 83 'trunc' 'm31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i16 %in_data_18_read" [HLS/case_1/case_1.cc:262]   --->   Operation 84 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i16 %in_data_20_read" [HLS/case_1/case_1.cc:262]   --->   Operation 85 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.62ns)   --->   "%m32 = mul i3 %trunc_ln262_1, i3 %trunc_ln262" [HLS/case_1/case_1.cc:262]   --->   Operation 86 'mul' 'm32' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln264 = trunc i13 %mul_ln260" [HLS/case_1/case_1.cc:264]   --->   Operation 87 'trunc' 'trunc_ln264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = trunc i16 %in_data_11_read" [HLS/case_1/case_1.cc:268]   --->   Operation 88 'trunc' 'trunc_ln268_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln269 = sext i9 %in27" [HLS/case_1/case_1.cc:269]   --->   Operation 89 'sext' 'sext_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln269_1 = sext i7 %m29" [HLS/case_1/case_1.cc:269]   --->   Operation 90 'sext' 'sext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (4.35ns)   --->   "%m39 = mul i9 %in27, i9 %sext_ln269_1" [HLS/case_1/case_1.cc:269]   --->   Operation 91 'mul' 'm39' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i10 %m41" [HLS/case_1/case_1.cc:273]   --->   Operation 92 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (7.13ns)   --->   "%mul_ln273 = mul i20 %zext_ln273, i20 %zext_ln259_1" [HLS/case_1/case_1.cc:273]   --->   Operation 93 'mul' 'mul_ln273' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i20 %mul_ln273" [HLS/case_1/case_1.cc:275]   --->   Operation 94 'trunc' 'trunc_ln275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln273, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:16]   --->   Operation 95 'specfucore' 'specfucore_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln274 = sext i7 %in18" [HLS/case_1/case_1.cc:274]   --->   Operation 96 'sext' 'sext_ln274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (6.78ns)   --->   "%mul_ln274 = mul i16 %sext_ln269, i16 %sext_ln274" [HLS/case_1/case_1.cc:274]   --->   Operation 97 'mul' 'mul_ln274' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln274, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:17]   --->   Operation 98 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i20 %mul_ln273" [HLS/case_1/case_1.cc:282]   --->   Operation 99 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln280 = trunc i16 %mul_ln274" [HLS/case_1/case_1.cc:280]   --->   Operation 100 'trunc' 'trunc_ln280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln273, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:24]   --->   Operation 101 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%m51 = trunc i20 %mul_ln273" [HLS/case_1/case_1.cc:281]   --->   Operation 102 'trunc' 'm51' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.27>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%in17 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_16" [HLS/case_1/case_1.cc:50]   --->   Operation 103 'read' 'in17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%in_data_22_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_22" [HLS/case_1/case_1.cc:62]   --->   Operation 104 'read' 'in_data_22_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%in23 = trunc i16 %in_data_22_read" [HLS/case_1/case_1.cc:62]   --->   Operation 105 'trunc' 'in23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln264 = sext i5 %in21" [HLS/case_1/case_1.cc:264]   --->   Operation 106 'sext' 'sext_ln264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i5 %in21" [HLS/case_1/case_1.cc:264]   --->   Operation 107 'zext' 'zext_ln264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln264_1 = zext i8 %m30" [HLS/case_1/case_1.cc:264]   --->   Operation 108 'zext' 'zext_ln264_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln264_2 = zext i3 %trunc_ln264" [HLS/case_1/case_1.cc:264]   --->   Operation 109 'zext' 'zext_ln264_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (4.86ns)   --->   "%mul_ln264 = mul i7 %zext_ln264_2, i7 %zext_ln264" [HLS/case_1/case_1.cc:264]   --->   Operation 110 'mul' 'mul_ln264' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%m34 = trunc i7 %mul_ln264" [HLS/case_1/case_1.cc:264]   --->   Operation 111 'trunc' 'm34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specfucore_ln7 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln264, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:7]   --->   Operation 112 'specfucore' 'specfucore_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln265 = sext i3 %m32" [HLS/case_1/case_1.cc:265]   --->   Operation 113 'sext' 'sext_ln265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln265_1 = sext i3 %m32" [HLS/case_1/case_1.cc:265]   --->   Operation 114 'sext' 'sext_ln265_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (6.42ns)   --->   "%mul_ln265 = mul i9 %zext_ln264_1, i9 %sext_ln265_1" [HLS/case_1/case_1.cc:265]   --->   Operation 115 'mul' 'mul_ln265' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i9 %mul_ln265" [HLS/case_1/case_1.cc:267]   --->   Operation 116 'trunc' 'trunc_ln267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln265, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:8]   --->   Operation 117 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln266 = sext i2 %in23" [HLS/case_1/case_1.cc:266]   --->   Operation 118 'sext' 'sext_ln266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (3.22ns)   --->   "%mul_ln266 = mul i5 %sext_ln265, i5 %sext_ln266" [HLS/case_1/case_1.cc:266]   --->   Operation 119 'mul' 'mul_ln266' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specfucore_ln9 = specfucore void @_ssdm_op_SpecFUCore, i5 %mul_ln266, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:9]   --->   Operation 120 'specfucore' 'specfucore_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%m36 = trunc i5 %mul_ln266" [HLS/case_1/case_1.cc:266]   --->   Operation 121 'trunc' 'm36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i16 %in17" [HLS/case_1/case_1.cc:272]   --->   Operation 122 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (9.27ns)   --->   "%mul_ln272 = mul i19 %zext_ln272, i19 %sext_ln264" [HLS/case_1/case_1.cc:272]   --->   Operation 123 'mul' 'mul_ln272' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i19 %mul_ln272" [HLS/case_1/case_1.cc:294]   --->   Operation 124 'trunc' 'trunc_ln294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%specfucore_ln15 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln272, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:15]   --->   Operation 125 'specfucore' 'specfucore_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%m42 = trunc i19 %mul_ln272" [HLS/case_1/case_1.cc:272]   --->   Operation 126 'trunc' 'm42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i12 %trunc_ln277" [HLS/case_1/case_1.cc:277]   --->   Operation 127 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i2 %in23" [HLS/case_1/case_1.cc:277]   --->   Operation 128 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (5.62ns)   --->   "%mul_ln277 = mul i13 %zext_ln277, i13 %sext_ln277" [HLS/case_1/case_1.cc:277]   --->   Operation 129 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%m47 = trunc i13 %mul_ln277" [HLS/case_1/case_1.cc:312]   --->   Operation 130 'trunc' 'm47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln278_1 = trunc i13 %mul_ln277" [HLS/case_1/case_1.cc:278]   --->   Operation 131 'trunc' 'trunc_ln278_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (4.35ns)   --->   "%m50 = mul i9 %m39, i9 %trunc_ln280" [HLS/case_1/case_1.cc:280]   --->   Operation 132 'mul' 'm50' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (3.78ns)   --->   "%m52 = mul i6 %trunc_ln282, i6 %m28" [HLS/case_1/case_1.cc:282]   --->   Operation 133 'mul' 'm52' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i13 %m31" [HLS/case_1/case_1.cc:286]   --->   Operation 134 'sext' 'sext_ln286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln286_1 = sext i9 %m51" [HLS/case_1/case_1.cc:286]   --->   Operation 135 'sext' 'sext_ln286_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (8.20ns)   --->   "%mul_ln286 = mul i22 %sext_ln286, i22 %sext_ln286_1" [HLS/case_1/case_1.cc:286]   --->   Operation 136 'mul' 'mul_ln286' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln286, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:29]   --->   Operation 137 'specfucore' 'specfucore_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%m56 = trunc i22 %mul_ln286" [HLS/case_1/case_1.cc:286]   --->   Operation 138 'trunc' 'm56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i9 %m50" [HLS/case_1/case_1.cc:296]   --->   Operation 139 'trunc' 'trunc_ln296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i13 %mul_ln277" [HLS/case_1/case_1.cc:297]   --->   Operation 140 'trunc' 'trunc_ln297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln299 = trunc i22 %mul_ln286" [HLS/case_1/case_1.cc:299]   --->   Operation 141 'trunc' 'trunc_ln299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [3/3] (1.05ns) (grouped into DSP with root node m74)   --->   "%mul_ln304 = mul i10 %trunc_ln278, i10 %trunc_ln278_1" [HLS/case_1/case_1.cc:304]   --->   Operation 142 'mul' 'mul_ln304' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.78>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln264_1 = sext i8 %m30" [HLS/case_1/case_1.cc:264]   --->   Operation 143 'sext' 'sext_ln264_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (2.34ns)   --->   "%m37 = mul i4 %trunc_ln267, i4 %trunc_ln267" [HLS/case_1/case_1.cc:267]   --->   Operation 144 'mul' 'm37' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i4 %m37" [HLS/case_1/case_1.cc:268]   --->   Operation 145 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.65ns)   --->   "%m38 = add i3 %trunc_ln268, i3 %trunc_ln268_1" [HLS/case_1/case_1.cc:268]   --->   Operation 146 'add' 'm38' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln275 = sext i9 %m39" [HLS/case_1/case_1.cc:275]   --->   Operation 147 'sext' 'sext_ln275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.73ns)   --->   "%m45 = add i10 %trunc_ln275, i10 %sext_ln275" [HLS/case_1/case_1.cc:289]   --->   Operation 148 'add' 'm45' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i10 %m45" [HLS/case_1/case_1.cc:283]   --->   Operation 149 'trunc' 'trunc_ln283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i6 %m52" [HLS/case_1/case_1.cc:284]   --->   Operation 150 'zext' 'zext_ln284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln284_1 = zext i7 %m29" [HLS/case_1/case_1.cc:284]   --->   Operation 151 'zext' 'zext_ln284_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (5.90ns)   --->   "%mul_ln284 = mul i13 %zext_ln284, i13 %zext_ln284_1" [HLS/case_1/case_1.cc:284]   --->   Operation 152 'mul' 'mul_ln284' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%m54 = trunc i13 %mul_ln284" [HLS/case_1/case_1.cc:284]   --->   Operation 153 'trunc' 'm54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln284, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:27]   --->   Operation 154 'specfucore' 'specfucore_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i13 %mul_ln284" [HLS/case_1/case_1.cc:285]   --->   Operation 155 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i9 %m39" [HLS/case_1/case_1.cc:287]   --->   Operation 156 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (6.78ns)   --->   "%mul_ln287 = mul i17 %sext_ln287, i17 %sext_ln264_1" [HLS/case_1/case_1.cc:287]   --->   Operation 157 'mul' 'mul_ln287' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln287, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:30]   --->   Operation 158 'specfucore' 'specfucore_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%m57 = trunc i17 %mul_ln287" [HLS/case_1/case_1.cc:287]   --->   Operation 159 'trunc' 'm57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln293_1 = trunc i3 %m38" [HLS/case_1/case_1.cc:293]   --->   Operation 160 'trunc' 'trunc_ln293_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.82ns)   --->   "%m64 = add i9 %m50, i9 %trunc_ln294" [HLS/case_1/case_1.cc:294]   --->   Operation 161 'add' 'm64' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln298 = trunc i10 %m45" [HLS/case_1/case_1.cc:298]   --->   Operation 162 'trunc' 'trunc_ln298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln298_1 = trunc i9 %m64" [HLS/case_1/case_1.cc:298]   --->   Operation 163 'trunc' 'trunc_ln298_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (1.87ns)   --->   "%m68 = add i7 %trunc_ln298, i7 %trunc_ln298_1" [HLS/case_1/case_1.cc:313]   --->   Operation 164 'add' 'm68' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (4.17ns)   --->   "%m69 = mul i8 %trunc_ln299, i8 %m42" [HLS/case_1/case_1.cc:299]   --->   Operation 165 'mul' 'm69' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i8 %m69" [HLS/case_1/case_1.cc:300]   --->   Operation 166 'trunc' 'trunc_ln300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i10 %m45" [HLS/case_1/case_1.cc:326]   --->   Operation 167 'trunc' 'trunc_ln326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node m74)   --->   "%mul_ln304 = mul i10 %trunc_ln278, i10 %trunc_ln278_1" [HLS/case_1/case_1.cc:304]   --->   Operation 168 'mul' 'mul_ln304' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.24>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i4 %m37" [HLS/case_1/case_1.cc:270]   --->   Operation 169 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i7 %m33" [HLS/case_1/case_1.cc:270]   --->   Operation 170 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (5.90ns)   --->   "%mul_ln270 = mul i11 %zext_ln270, i11 %sext_ln270" [HLS/case_1/case_1.cc:270]   --->   Operation 171 'mul' 'mul_ln270' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%m40 = trunc i11 %mul_ln270" [HLS/case_1/case_1.cc:270]   --->   Operation 172 'trunc' 'm40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%specfucore_ln13 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln270, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:13]   --->   Operation 173 'specfucore' 'specfucore_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln276 = sext i3 %m38" [HLS/case_1/case_1.cc:276]   --->   Operation 174 'sext' 'sext_ln276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln276_1 = sext i3 %m38" [HLS/case_1/case_1.cc:276]   --->   Operation 175 'sext' 'sext_ln276_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln276_2 = sext i3 %m34" [HLS/case_1/case_1.cc:276]   --->   Operation 176 'sext' 'sext_ln276_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (3.22ns)   --->   "%mul_ln276 = mul i6 %sext_ln276_1, i6 %sext_ln276_2" [HLS/case_1/case_1.cc:276]   --->   Operation 177 'mul' 'mul_ln276' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%m46 = trunc i6 %mul_ln276" [HLS/case_1/case_1.cc:276]   --->   Operation 178 'trunc' 'm46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%specfucore_ln22 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln270, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:22]   --->   Operation 179 'specfucore' 'specfucore_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i4 %trunc_ln283" [HLS/case_1/case_1.cc:283]   --->   Operation 180 'zext' 'zext_ln283' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (4.34ns)   --->   "%mul_ln283 = mul i7 %zext_ln283, i7 %sext_ln276" [HLS/case_1/case_1.cc:283]   --->   Operation 181 'mul' 'mul_ln283' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%m53 = trunc i7 %mul_ln283" [HLS/case_1/case_1.cc:283]   --->   Operation 182 'trunc' 'm53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln283, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:26]   --->   Operation 183 'specfucore' 'specfucore_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (2.34ns)   --->   "%m55 = mul i4 %trunc_ln285, i4 %m36" [HLS/case_1/case_1.cc:285]   --->   Operation 184 'mul' 'm55' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i10 %m57" [HLS/case_1/case_1.cc:288]   --->   Operation 185 'zext' 'zext_ln288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln288_1 = zext i8 %m42" [HLS/case_1/case_1.cc:288]   --->   Operation 186 'zext' 'zext_ln288_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (7.13ns)   --->   "%mul_ln288 = mul i17 %zext_ln288_1, i17 %zext_ln288" [HLS/case_1/case_1.cc:288]   --->   Operation 187 'mul' 'mul_ln288' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%m58 = trunc i17 %mul_ln288" [HLS/case_1/case_1.cc:288]   --->   Operation 188 'trunc' 'm58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%specfucore_ln31 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln288, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:31]   --->   Operation 189 'specfucore' 'specfucore_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i9 %m51" [HLS/case_1/case_1.cc:304]   --->   Operation 190 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (4.52ns)   --->   "%m59 = mul i10 %m45, i10 %sext_ln304" [HLS/case_1/case_1.cc:304]   --->   Operation 191 'mul' 'm59' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln290 = sext i3 %m46" [HLS/case_1/case_1.cc:290]   --->   Operation 192 'sext' 'sext_ln290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln290_1 = sext i3 %m46" [HLS/case_1/case_1.cc:290]   --->   Operation 193 'sext' 'sext_ln290_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln276, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:34]   --->   Operation 194 'specfucore' 'specfucore_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i11 %mul_ln270" [HLS/case_1/case_1.cc:293]   --->   Operation 195 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (1.34ns)   --->   "%m63 = mul i2 %trunc_ln293, i2 %trunc_ln293_1" [HLS/case_1/case_1.cc:293]   --->   Operation 196 'mul' 'm63' <Predicate = true> <Delay = 1.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln288, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:38]   --->   Operation 197 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln296_1 = trunc i17 %mul_ln288" [HLS/case_1/case_1.cc:296]   --->   Operation 198 'trunc' 'trunc_ln296_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln297_1 = trunc i10 %m59" [HLS/case_1/case_1.cc:297]   --->   Operation 199 'trunc' 'trunc_ln297_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (1.82ns)   --->   "%m67 = add i6 %trunc_ln297_1, i6 %trunc_ln297" [HLS/case_1/case_1.cc:297]   --->   Operation 200 'add' 'm67' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i7 %m68" [HLS/case_1/case_1.cc:300]   --->   Operation 201 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i8 %m69" [HLS/case_1/case_1.cc:300]   --->   Operation 202 'zext' 'zext_ln300_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (6.42ns)   --->   "%mul_ln300 = mul i13 %zext_ln300, i13 %zext_ln300_2" [HLS/case_1/case_1.cc:300]   --->   Operation 203 'mul' 'mul_ln300' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%m70 = trunc i13 %mul_ln300" [HLS/case_1/case_1.cc:300]   --->   Operation 204 'trunc' 'm70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln300, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:43]   --->   Operation 205 'specfucore' 'specfucore_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/3] (0.00ns) (grouped into DSP with root node m74)   --->   "%mul_ln304 = mul i10 %trunc_ln278, i10 %trunc_ln278_1" [HLS/case_1/case_1.cc:304]   --->   Operation 206 'mul' 'mul_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [2/2] (2.10ns) (root node of the DSP)   --->   "%m74 = add i10 %m59, i10 %mul_ln304" [HLS/case_1/case_1.cc:304]   --->   Operation 207 'add' 'm74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln306 = sext i8 %m69" [HLS/case_1/case_1.cc:306]   --->   Operation 208 'sext' 'sext_ln306' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln306_1 = sext i10 %m57" [HLS/case_1/case_1.cc:306]   --->   Operation 209 'sext' 'sext_ln306_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (4.52ns)   --->   "%m76 = mul i12 %sext_ln306_1, i12 %sext_ln306" [HLS/case_1/case_1.cc:306]   --->   Operation 210 'mul' 'm76' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln309 = trunc i17 %mul_ln288" [HLS/case_1/case_1.cc:309]   --->   Operation 211 'trunc' 'trunc_ln309' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln312 = sext i4 %m55" [HLS/case_1/case_1.cc:312]   --->   Operation 212 'sext' 'sext_ln312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (2.34ns)   --->   "%mul_ln312 = mul i7 %sext_ln312, i7 %sext_ln290_1" [HLS/case_1/case_1.cc:312]   --->   Operation 213 'mul' 'mul_ln312' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (3.74ns)   --->   "%m83 = mul i7 %m68, i7 %trunc_ln298_1" [HLS/case_1/case_1.cc:313]   --->   Operation 214 'mul' 'm83' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln315_1 = trunc i13 %mul_ln300" [HLS/case_1/case_1.cc:315]   --->   Operation 215 'trunc' 'trunc_ln315_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln444 = sext i7 %m40" [HLS/case_1/case_1.cc:444]   --->   Operation 216 'sext' 'sext_ln444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln444 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln444" [HLS/case_1/case_1.cc:444]   --->   Operation 217 'write' 'write_ln444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln445 = sext i4 %m53" [HLS/case_1/case_1.cc:445]   --->   Operation 218 'sext' 'sext_ln445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln445 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln445" [HLS/case_1/case_1.cc:445]   --->   Operation 219 'write' 'write_ln445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln446 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln290" [HLS/case_1/case_1.cc:446]   --->   Operation 220 'write' 'write_ln446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln448 = sext i12 %m76" [HLS/case_1/case_1.cc:448]   --->   Operation 221 'sext' 'sext_ln448' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln448 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln448" [HLS/case_1/case_1.cc:448]   --->   Operation 222 'write' 'write_ln448' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.56>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln292_1 = zext i14 %m56" [HLS/case_1/case_1.cc:292]   --->   Operation 223 'zext' 'zext_ln292_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln292_2 = zext i8 %m58" [HLS/case_1/case_1.cc:292]   --->   Operation 224 'zext' 'zext_ln292_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (8.56ns)   --->   "%mul_ln292 = mul i17 %zext_ln292_2, i17 %zext_ln292_1" [HLS/case_1/case_1.cc:292]   --->   Operation 225 'mul' 'mul_ln292' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%m62 = trunc i17 %mul_ln292" [HLS/case_1/case_1.cc:292]   --->   Operation 226 'trunc' 'm62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln292, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:35]   --->   Operation 227 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (2.34ns)   --->   "%m66 = mul i4 %trunc_ln296_1, i4 %trunc_ln296" [HLS/case_1/case_1.cc:296]   --->   Operation 228 'mul' 'm66' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln302 = sext i6 %m70" [HLS/case_1/case_1.cc:302]   --->   Operation 229 'sext' 'sext_ln302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln302_1 = sext i6 %m70" [HLS/case_1/case_1.cc:302]   --->   Operation 230 'sext' 'sext_ln302_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (8.56ns)   --->   "%mul_ln302 = mul i17 %zext_ln292_1, i17 %sext_ln302_1" [HLS/case_1/case_1.cc:302]   --->   Operation 231 'mul' 'mul_ln302' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%m72 = trunc i17 %mul_ln302" [HLS/case_1/case_1.cc:302]   --->   Operation 232 'trunc' 'm72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln302, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:45]   --->   Operation 233 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/2] (2.10ns) (root node of the DSP)   --->   "%m74 = add i10 %m59, i10 %mul_ln304" [HLS/case_1/case_1.cc:304]   --->   Operation 234 'add' 'm74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln309 = sext i4 %m66" [HLS/case_1/case_1.cc:309]   --->   Operation 235 'sext' 'sext_ln309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (3.74ns)   --->   "%m79 = mul i7 %trunc_ln309, i7 %sext_ln309" [HLS/case_1/case_1.cc:309]   --->   Operation 236 'mul' 'm79' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln310 = sext i6 %m54" [HLS/case_1/case_1.cc:310]   --->   Operation 237 'sext' 'sext_ln310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (5.38ns)   --->   "%mul_ln310 = mul i12 %sext_ln302, i12 %sext_ln310" [HLS/case_1/case_1.cc:310]   --->   Operation 238 'mul' 'mul_ln310' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%specfucore_ln53 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln310, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:53]   --->   Operation 239 'specfucore' 'specfucore_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%m80 = trunc i12 %mul_ln310" [HLS/case_1/case_1.cc:310]   --->   Operation 240 'trunc' 'm80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln312_1 = sext i7 %mul_ln312" [HLS/case_1/case_1.cc:312]   --->   Operation 241 'sext' 'sext_ln312_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (5.62ns)   --->   "%m82 = mul i12 %sext_ln312_1, i12 %m47" [HLS/case_1/case_1.cc:312]   --->   Operation 242 'mul' 'm82' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i10 %m74" [HLS/case_1/case_1.cc:315]   --->   Operation 243 'trunc' 'trunc_ln315' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln319 = trunc i4 %m66" [HLS/case_1/case_1.cc:319]   --->   Operation 244 'trunc' 'trunc_ln319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i6 %m67" [HLS/case_1/case_1.cc:323]   --->   Operation 245 'zext' 'zext_ln323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (6.42ns)   --->   "%mul_ln323 = mul i13 %zext_ln323, i13 %zext_ln300_2" [HLS/case_1/case_1.cc:323]   --->   Operation 246 'mul' 'mul_ln323' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%m93 = trunc i13 %mul_ln323" [HLS/case_1/case_1.cc:323]   --->   Operation 247 'trunc' 'm93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln323, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:66]   --->   Operation 248 'specfucore' 'specfucore_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln327 = trunc i12 %mul_ln310" [HLS/case_1/case_1.cc:327]   --->   Operation 249 'trunc' 'trunc_ln327' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.56>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i14 %m56" [HLS/case_1/case_1.cc:292]   --->   Operation 250 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln298 = sext i9 %m64" [HLS/case_1/case_1.cc:298]   --->   Operation 251 'sext' 'sext_ln298' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i2 %trunc_ln300" [HLS/case_1/case_1.cc:300]   --->   Operation 252 'zext' 'zext_ln300_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i8 %m72" [HLS/case_1/case_1.cc:303]   --->   Operation 253 'zext' 'zext_ln303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln303 = sext i8 %m72" [HLS/case_1/case_1.cc:303]   --->   Operation 254 'sext' 'sext_ln303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln303_1 = sext i8 %m72" [HLS/case_1/case_1.cc:303]   --->   Operation 255 'sext' 'sext_ln303_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (8.56ns)   --->   "%mul_ln303 = mul i22 %zext_ln292, i22 %sext_ln303_1" [HLS/case_1/case_1.cc:303]   --->   Operation 256 'mul' 'mul_ln303' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%m73 = trunc i22 %mul_ln303" [HLS/case_1/case_1.cc:303]   --->   Operation 257 'trunc' 'm73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln303, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:46]   --->   Operation 258 'specfucore' 'specfucore_ln46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln305 = sext i2 %m63" [HLS/case_1/case_1.cc:305]   --->   Operation 259 'sext' 'sext_ln305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (2.09ns)   --->   "%mul_ln305 = mul i4 %zext_ln300_1, i4 %sext_ln305" [HLS/case_1/case_1.cc:305]   --->   Operation 260 'mul' 'mul_ln305' <Predicate = true> <Delay = 2.09> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%m75 = trunc i4 %mul_ln305" [HLS/case_1/case_1.cc:305]   --->   Operation 261 'trunc' 'm75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln305, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:48]   --->   Operation 262 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln307 = sext i2 %m63" [HLS/case_1/case_1.cc:307]   --->   Operation 263 'sext' 'sext_ln307' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (4.35ns)   --->   "%m77 = mul i10 %sext_ln298, i10 %sext_ln307" [HLS/case_1/case_1.cc:307]   --->   Operation 264 'mul' 'm77' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (3.74ns)   --->   "%m81 = mul i7 %m80, i7 %m79" [HLS/case_1/case_1.cc:311]   --->   Operation 265 'mul' 'm81' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln314_1 = sext i7 %m83" [HLS/case_1/case_1.cc:314]   --->   Operation 266 'sext' 'sext_ln314_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (6.42ns)   --->   "%mul_ln314 = mul i15 %sext_ln303, i15 %sext_ln314_1" [HLS/case_1/case_1.cc:314]   --->   Operation 267 'mul' 'mul_ln314' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln314, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:57]   --->   Operation 268 'specfucore' 'specfucore_ln57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%m84 = trunc i15 %mul_ln314" [HLS/case_1/case_1.cc:314]   --->   Operation 269 'trunc' 'm84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (2.34ns)   --->   "%m85 = mul i4 %trunc_ln315, i4 %trunc_ln315_1" [HLS/case_1/case_1.cc:315]   --->   Operation 270 'mul' 'm85' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln316 = trunc i10 %m77" [HLS/case_1/case_1.cc:316]   --->   Operation 271 'trunc' 'trunc_ln316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln316_1 = trunc i15 %mul_ln314" [HLS/case_1/case_1.cc:316]   --->   Operation 272 'trunc' 'trunc_ln316_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln319_1 = trunc i7 %m81" [HLS/case_1/case_1.cc:319]   --->   Operation 273 'trunc' 'trunc_ln319_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (1.65ns)   --->   "%m89 = add i3 %trunc_ln319_1, i3 %trunc_ln319" [HLS/case_1/case_1.cc:319]   --->   Operation 274 'add' 'm89' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln320 = trunc i15 %mul_ln314" [HLS/case_1/case_1.cc:320]   --->   Operation 275 'trunc' 'trunc_ln320' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i4 %trunc_ln315" [HLS/case_1/case_1.cc:322]   --->   Operation 276 'zext' 'zext_ln322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (6.42ns)   --->   "%mul_ln322 = mul i9 %zext_ln322, i9 %zext_ln303" [HLS/case_1/case_1.cc:322]   --->   Operation 277 'mul' 'mul_ln322' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%m92 = trunc i9 %mul_ln322" [HLS/case_1/case_1.cc:322]   --->   Operation 278 'trunc' 'm92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln322, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:65]   --->   Operation 279 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln328_1 = trunc i10 %m77" [HLS/case_1/case_1.cc:328]   --->   Operation 280 'trunc' 'trunc_ln328_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln447 = sext i14 %m73" [HLS/case_1/case_1.cc:447]   --->   Operation 281 'sext' 'sext_ln447' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%write_ln447 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln447" [HLS/case_1/case_1.cc:447]   --->   Operation 282 'write' 'write_ln447' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.85>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i7 %m83" [HLS/case_1/case_1.cc:314]   --->   Operation 283 'sext' 'sext_ln314' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln316 = zext i12 %m84" [HLS/case_1/case_1.cc:316]   --->   Operation 284 'zext' 'zext_ln316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln316_1 = zext i12 %m84" [HLS/case_1/case_1.cc:316]   --->   Operation 285 'zext' 'zext_ln316_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (4.35ns)   --->   "%m86 = mul i9 %trunc_ln316_1, i9 %trunc_ln316" [HLS/case_1/case_1.cc:316]   --->   Operation 286 'mul' 'm86' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln317 = sext i2 %m75" [HLS/case_1/case_1.cc:317]   --->   Operation 287 'sext' 'sext_ln317' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (5.90ns)   --->   "%m87 = mul i9 %sext_ln314, i9 %sext_ln317" [HLS/case_1/case_1.cc:317]   --->   Operation 288 'mul' 'm87' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i9 %m87, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:60]   --->   Operation 289 'specfucore' 'specfucore_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (1.73ns)   --->   "%m90 = add i10 %trunc_ln320, i10 %m74" [HLS/case_1/case_1.cc:320]   --->   Operation 290 'add' 'm90' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln325 = sext i6 %m93" [HLS/case_1/case_1.cc:325]   --->   Operation 291 'sext' 'sext_ln325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln325 = trunc i10 %m90" [HLS/case_1/case_1.cc:325]   --->   Operation 292 'trunc' 'trunc_ln325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (3.74ns)   --->   "%m95 = mul i7 %trunc_ln325, i7 %sext_ln325" [HLS/case_1/case_1.cc:325]   --->   Operation 293 'mul' 'm95' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln326 = sext i4 %m92" [HLS/case_1/case_1.cc:326]   --->   Operation 294 'sext' 'sext_ln326' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln326 = add i9 %m51, i9 %sext_ln326" [HLS/case_1/case_1.cc:326]   --->   Operation 295 'add' 'add_ln326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 296 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%m96 = add i9 %add_ln326, i9 %trunc_ln326" [HLS/case_1/case_1.cc:326]   --->   Operation 296 'add' 'm96' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i9 %m86" [HLS/case_1/case_1.cc:328]   --->   Operation 297 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (1.82ns)   --->   "%m98 = add i6 %trunc_ln328, i6 %trunc_ln328_1" [HLS/case_1/case_1.cc:328]   --->   Operation 298 'add' 'm98' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln330 = sext i4 %m92" [HLS/case_1/case_1.cc:330]   --->   Operation 299 'sext' 'sext_ln330' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (7.85ns)   --->   "%mul_ln330 = mul i16 %zext_ln316_1, i16 %sext_ln330" [HLS/case_1/case_1.cc:330]   --->   Operation 300 'mul' 'mul_ln330' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%m100 = trunc i16 %mul_ln330" [HLS/case_1/case_1.cc:330]   --->   Operation 301 'trunc' 'm100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln330, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:73]   --->   Operation 302 'specfucore' 'specfucore_ln73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln335 = sext i4 %m85" [HLS/case_1/case_1.cc:335]   --->   Operation 303 'sext' 'sext_ln335' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (4.52ns)   --->   "%m105 = mul i10 %m90, i10 %sext_ln335" [HLS/case_1/case_1.cc:335]   --->   Operation 304 'mul' 'm105' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i7 %m81" [HLS/case_1/case_1.cc:336]   --->   Operation 305 'zext' 'zext_ln336' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (7.85ns)   --->   "%mul_ln336 = mul i15 %zext_ln316, i15 %zext_ln336" [HLS/case_1/case_1.cc:336]   --->   Operation 306 'mul' 'mul_ln336' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%m106 = trunc i15 %mul_ln336" [HLS/case_1/case_1.cc:336]   --->   Operation 307 'trunc' 'm106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln336, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:79]   --->   Operation 308 'specfucore' 'specfucore_ln79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln339 = trunc i9 %m86" [HLS/case_1/case_1.cc:339]   --->   Operation 309 'trunc' 'trunc_ln339' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln354_1 = trunc i15 %mul_ln336" [HLS/case_1/case_1.cc:354]   --->   Operation 310 'trunc' 'trunc_ln354_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln451 = sext i9 %m96" [HLS/case_1/case_1.cc:451]   --->   Operation 311 'sext' 'sext_ln451' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%write_ln451 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln451" [HLS/case_1/case_1.cc:451]   --->   Operation 312 'write' 'write_ln451' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln452 = sext i10 %m105" [HLS/case_1/case_1.cc:452]   --->   Operation 313 'sext' 'sext_ln452' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%write_ln452 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln452" [HLS/case_1/case_1.cc:452]   --->   Operation 314 'write' 'write_ln452' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.85>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln308 = sext i8 %m62" [HLS/case_1/case_1.cc:308]   --->   Operation 315 'sext' 'sext_ln308' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i8 %m62" [HLS/case_1/case_1.cc:308]   --->   Operation 316 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln308_1 = sext i10 %m77" [HLS/case_1/case_1.cc:308]   --->   Operation 317 'sext' 'sext_ln308_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln308_1 = zext i10 %m77" [HLS/case_1/case_1.cc:308]   --->   Operation 318 'zext' 'zext_ln308_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (7.13ns)   --->   "%mul_ln308 = mul i11 %zext_ln308_1, i11 %zext_ln308" [HLS/case_1/case_1.cc:308]   --->   Operation 319 'mul' 'mul_ln308' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%m78 = trunc i11 %mul_ln308" [HLS/case_1/case_1.cc:308]   --->   Operation 320 'trunc' 'm78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln308, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:51]   --->   Operation 321 'specfucore' 'specfucore_ln51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln318 = sext i9 %m86" [HLS/case_1/case_1.cc:318]   --->   Operation 322 'sext' 'sext_ln318' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (6.78ns)   --->   "%mul_ln318 = mul i17 %sext_ln318, i17 %sext_ln308" [HLS/case_1/case_1.cc:318]   --->   Operation 323 'mul' 'mul_ln318' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln318, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:61]   --->   Operation 324 'specfucore' 'specfucore_ln61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%m88 = trunc i17 %mul_ln318" [HLS/case_1/case_1.cc:318]   --->   Operation 325 'trunc' 'm88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln327_1 = trunc i11 %mul_ln308" [HLS/case_1/case_1.cc:327]   --->   Operation 326 'trunc' 'trunc_ln327_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i7 %m95" [HLS/case_1/case_1.cc:329]   --->   Operation 327 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (7.13ns)   --->   "%mul_ln329 = mul i17 %sext_ln308_1, i17 %sext_ln329" [HLS/case_1/case_1.cc:329]   --->   Operation 328 'mul' 'mul_ln329' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%specfucore_ln72 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln329, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:72]   --->   Operation 329 'specfucore' 'specfucore_ln72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%m99 = trunc i17 %mul_ln329" [HLS/case_1/case_1.cc:329]   --->   Operation 330 'trunc' 'm99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln331 = sext i12 %m100" [HLS/case_1/case_1.cc:331]   --->   Operation 331 'sext' 'sext_ln331' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln331_1 = sext i12 %m82" [HLS/case_1/case_1.cc:331]   --->   Operation 332 'sext' 'sext_ln331_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (7.85ns)   --->   "%mul_ln331 = mul i24 %sext_ln331, i24 %sext_ln331_1" [HLS/case_1/case_1.cc:331]   --->   Operation 333 'mul' 'mul_ln331' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%specfucore_ln74 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln331, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:74]   --->   Operation 334 'specfucore' 'specfucore_ln74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%m101 = trunc i24 %mul_ln331" [HLS/case_1/case_1.cc:331]   --->   Operation 335 'trunc' 'm101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln332 = trunc i17 %mul_ln329" [HLS/case_1/case_1.cc:332]   --->   Operation 336 'trunc' 'trunc_ln332' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln347 = trunc i24 %mul_ln331" [HLS/case_1/case_1.cc:347]   --->   Operation 337 'trunc' 'trunc_ln347' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln348 = sext i6 %m98" [HLS/case_1/case_1.cc:348]   --->   Operation 338 'sext' 'sext_ln348' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (3.78ns)   --->   "%m118 = mul i7 %sext_ln348, i7 %sext_ln325" [HLS/case_1/case_1.cc:348]   --->   Operation 339 'mul' 'm118' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i24 %mul_ln331" [HLS/case_1/case_1.cc:350]   --->   Operation 340 'trunc' 'trunc_ln350' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln351 = trunc i24 %mul_ln331" [HLS/case_1/case_1.cc:351]   --->   Operation 341 'trunc' 'trunc_ln351' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln449 = sext i11 %m88" [HLS/case_1/case_1.cc:449]   --->   Operation 342 'sext' 'sext_ln449' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln449 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln449" [HLS/case_1/case_1.cc:449]   --->   Operation 343 'write' 'write_ln449' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.85>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i5 %m78" [HLS/case_1/case_1.cc:321]   --->   Operation 344 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i3 %m89" [HLS/case_1/case_1.cc:321]   --->   Operation 345 'sext' 'sext_ln321' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (4.86ns)   --->   "%mul_ln321 = mul i7 %zext_ln321, i7 %sext_ln321" [HLS/case_1/case_1.cc:321]   --->   Operation 346 'mul' 'mul_ln321' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%m91 = trunc i7 %mul_ln321" [HLS/case_1/case_1.cc:321]   --->   Operation 347 'trunc' 'm91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%specfucore_ln64 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln321, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:64]   --->   Operation 348 'specfucore' 'specfucore_ln64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i9 %m87" [HLS/case_1/case_1.cc:324]   --->   Operation 349 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i9 %m87" [HLS/case_1/case_1.cc:324]   --->   Operation 350 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln324_2 = sext i5 %m78" [HLS/case_1/case_1.cc:324]   --->   Operation 351 'sext' 'sext_ln324_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (6.78ns)   --->   "%mul_ln324 = mul i13 %zext_ln324, i13 %sext_ln324_2" [HLS/case_1/case_1.cc:324]   --->   Operation 352 'mul' 'mul_ln324' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%m94 = trunc i13 %mul_ln324" [HLS/case_1/case_1.cc:324]   --->   Operation 353 'trunc' 'm94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln324, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:67]   --->   Operation 354 'specfucore' 'specfucore_ln67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (1.65ns)   --->   "%m97 = add i3 %trunc_ln327_1, i3 %trunc_ln327" [HLS/case_1/case_1.cc:327]   --->   Operation 355 'add' 'm97' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i6 %m98" [HLS/case_1/case_1.cc:332]   --->   Operation 356 'sext' 'sext_ln332' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (5.62ns)   --->   "%m102 = mul i12 %trunc_ln332, i12 %sext_ln332" [HLS/case_1/case_1.cc:332]   --->   Operation 357 'mul' 'm102' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i10 %m90" [HLS/case_1/case_1.cc:334]   --->   Operation 358 'zext' 'zext_ln334' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (7.13ns)   --->   "%mul_ln334 = mul i13 %zext_ln334, i13 %sext_ln324_2" [HLS/case_1/case_1.cc:334]   --->   Operation 359 'mul' 'mul_ln334' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%m104 = trunc i13 %mul_ln334" [HLS/case_1/case_1.cc:334]   --->   Operation 360 'trunc' 'm104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln334, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:77]   --->   Operation 361 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln337 = sext i4 %m85" [HLS/case_1/case_1.cc:337]   --->   Operation 362 'sext' 'sext_ln337' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (4.34ns)   --->   "%mul_ln337 = mul i7 %sext_ln337, i7 %sext_ln321" [HLS/case_1/case_1.cc:337]   --->   Operation 363 'mul' 'mul_ln337' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%specfucore_ln80 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln337, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:80]   --->   Operation 364 'specfucore' 'specfucore_ln80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%m107 = trunc i7 %mul_ln337" [HLS/case_1/case_1.cc:337]   --->   Operation 365 'trunc' 'm107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (1.87ns)   --->   "%m109 = add i7 %m95, i7 %trunc_ln339" [HLS/case_1/case_1.cc:339]   --->   Operation 366 'add' 'm109' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i12 %m101" [HLS/case_1/case_1.cc:341]   --->   Operation 367 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (7.85ns)   --->   "%mul_ln341 = mul i24 %zext_ln341, i24 %sext_ln331" [HLS/case_1/case_1.cc:341]   --->   Operation 368 'mul' 'mul_ln341' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%m111 = trunc i24 %mul_ln341" [HLS/case_1/case_1.cc:341]   --->   Operation 369 'trunc' 'm111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%specfucore_ln84 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln341, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:84]   --->   Operation 370 'specfucore' 'specfucore_ln84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln343 = sext i6 %m93" [HLS/case_1/case_1.cc:343]   --->   Operation 371 'sext' 'sext_ln343' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (6.78ns)   --->   "%mul_ln343 = mul i15 %sext_ln324, i15 %sext_ln343" [HLS/case_1/case_1.cc:343]   --->   Operation 372 'mul' 'mul_ln343' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%specfucore_ln86 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln343, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:86]   --->   Operation 373 'specfucore' 'specfucore_ln86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%m113 = trunc i15 %mul_ln343" [HLS/case_1/case_1.cc:343]   --->   Operation 374 'trunc' 'm113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i14 %m99" [HLS/case_1/case_1.cc:345]   --->   Operation 375 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln345_1 = sext i7 %m95" [HLS/case_1/case_1.cc:345]   --->   Operation 376 'sext' 'sext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (1.81ns)   --->   "%m115 = add i15 %sext_ln345, i15 %sext_ln345_1" [HLS/case_1/case_1.cc:345]   --->   Operation 377 'add' 'm115' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln347 = sext i3 %m97" [HLS/case_1/case_1.cc:347]   --->   Operation 378 'sext' 'sext_ln347' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (3.49ns)   --->   "%m117 = mul i5 %trunc_ln347, i5 %sext_ln347" [HLS/case_1/case_1.cc:347]   --->   Operation 379 'mul' 'm117' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln350 = sext i6 %m93" [HLS/case_1/case_1.cc:350]   --->   Operation 380 'sext' 'sext_ln350' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (4.17ns)   --->   "%m120 = mul i8 %trunc_ln350, i8 %sext_ln350" [HLS/case_1/case_1.cc:350]   --->   Operation 381 'mul' 'm120' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln359 = trunc i12 %m102" [HLS/case_1/case_1.cc:359]   --->   Operation 382 'trunc' 'trunc_ln359' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln450 = sext i3 %m91" [HLS/case_1/case_1.cc:450]   --->   Operation 383 'sext' 'sext_ln450' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln450 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln450" [HLS/case_1/case_1.cc:450]   --->   Operation 384 'write' 'write_ln450' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln454 = sext i15 %m115" [HLS/case_1/case_1.cc:454]   --->   Operation 385 'sext' 'sext_ln454' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln454 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln454" [HLS/case_1/case_1.cc:454]   --->   Operation 386 'write' 'write_ln454' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.85>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln324_1 = sext i5 %m78" [HLS/case_1/case_1.cc:324]   --->   Operation 387 'sext' 'sext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln333 = sext i6 %m94" [HLS/case_1/case_1.cc:333]   --->   Operation 388 'sext' 'sext_ln333' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln333_1 = sext i6 %m94" [HLS/case_1/case_1.cc:333]   --->   Operation 389 'sext' 'sext_ln333_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (5.38ns)   --->   "%mul_ln333 = mul i11 %sext_ln333_1, i11 %sext_ln324_1" [HLS/case_1/case_1.cc:333]   --->   Operation 390 'mul' 'mul_ln333' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln333, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:76]   --->   Operation 391 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%m103 = trunc i11 %mul_ln333" [HLS/case_1/case_1.cc:333]   --->   Operation 392 'trunc' 'm103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%m110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %m87, i1 0" [HLS/case_1/case_1.cc:340]   --->   Operation 393 'bitconcatenate' 'm110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln342 = sext i10 %m110" [HLS/case_1/case_1.cc:342]   --->   Operation 394 'sext' 'sext_ln342' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (1.73ns)   --->   "%m112 = add i11 %sext_ln333_1, i11 %sext_ln342" [HLS/case_1/case_1.cc:342]   --->   Operation 395 'add' 'm112' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln344 = sext i12 %m113" [HLS/case_1/case_1.cc:344]   --->   Operation 396 'sext' 'sext_ln344' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (7.85ns)   --->   "%mul_ln344 = mul i18 %sext_ln344, i18 %sext_ln333" [HLS/case_1/case_1.cc:344]   --->   Operation 397 'mul' 'mul_ln344' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln344, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:87]   --->   Operation 398 'specfucore' 'specfucore_ln87' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%m114 = trunc i18 %mul_ln344" [HLS/case_1/case_1.cc:344]   --->   Operation 399 'trunc' 'm114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln346 = sext i12 %m111" [HLS/case_1/case_1.cc:346]   --->   Operation 400 'sext' 'sext_ln346' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (7.85ns)   --->   "%mul_ln346 = mul i16 %sext_ln346, i16 %sext_ln330" [HLS/case_1/case_1.cc:346]   --->   Operation 401 'mul' 'mul_ln346' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln346, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:89]   --->   Operation 402 'specfucore' 'specfucore_ln89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%m116 = trunc i16 %mul_ln346" [HLS/case_1/case_1.cc:346]   --->   Operation 403 'trunc' 'm116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (4.35ns)   --->   "%mul_ln351 = mul i9 %m87, i9 %trunc_ln351" [HLS/case_1/case_1.cc:351]   --->   Operation 404 'mul' 'mul_ln351' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln352 = sext i6 %m104" [HLS/case_1/case_1.cc:352]   --->   Operation 405 'sext' 'sext_ln352' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 406 [1/1] (5.62ns)   --->   "%m122 = mul i16 %sext_ln346, i16 %sext_ln352" [HLS/case_1/case_1.cc:352]   --->   Operation 406 'mul' 'm122' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln354 = trunc i16 %mul_ln346" [HLS/case_1/case_1.cc:354]   --->   Operation 407 'trunc' 'trunc_ln354' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (5.62ns)   --->   "%m127 = mul i12 %m102, i12 %m113" [HLS/case_1/case_1.cc:357]   --->   Operation 408 'mul' 'm127' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (3.78ns)   --->   "%m129 = mul i6 %trunc_ln359, i6 %m104" [HLS/case_1/case_1.cc:359]   --->   Operation 409 'mul' 'm129' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln366 = trunc i12 %m127" [HLS/case_1/case_1.cc:366]   --->   Operation 410 'trunc' 'trunc_ln366' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln373 = trunc i12 %m127" [HLS/case_1/case_1.cc:373]   --->   Operation 411 'trunc' 'trunc_ln373' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln373_1 = trunc i11 %m112" [HLS/case_1/case_1.cc:373]   --->   Operation 412 'trunc' 'trunc_ln373_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln370 = sext i5 %m117" [HLS/case_1/case_1.cc:370]   --->   Operation 413 'sext' 'sext_ln370' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i7 %m118" [HLS/case_1/case_1.cc:370]   --->   Operation 414 'zext' 'zext_ln370' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (5.90ns)   --->   "%mul_ln370 = mul i12 %zext_ln370, i12 %sext_ln370" [HLS/case_1/case_1.cc:370]   --->   Operation 415 'mul' 'mul_ln370' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%m140 = trunc i12 %mul_ln370" [HLS/case_1/case_1.cc:370]   --->   Operation 416 'trunc' 'm140' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%specfucore_ln113 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln370, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:113]   --->   Operation 417 'specfucore' 'specfucore_ln113' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln374 = trunc i9 %mul_ln351" [HLS/case_1/case_1.cc:374]   --->   Operation 418 'trunc' 'trunc_ln374' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln379_1 = trunc i16 %m122" [HLS/case_1/case_1.cc:379]   --->   Operation 419 'trunc' 'trunc_ln379_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln453 = sext i12 %m114" [HLS/case_1/case_1.cc:453]   --->   Operation 420 'sext' 'sext_ln453' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%write_ln453 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln453" [HLS/case_1/case_1.cc:453]   --->   Operation 421 'write' 'write_ln453' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 9.27>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i12 %m102" [HLS/case_1/case_1.cc:349]   --->   Operation 422 'zext' 'zext_ln349' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (5.62ns)   --->   "%m119 = mul i12 %m116, i12 %m102" [HLS/case_1/case_1.cc:349]   --->   Operation 423 'mul' 'm119' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 424 [1/1] (3.78ns)   --->   "%m124 = mul i6 %trunc_ln354, i6 %trunc_ln354_1" [HLS/case_1/case_1.cc:354]   --->   Operation 424 'mul' 'm124' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i11 %m112" [HLS/case_1/case_1.cc:355]   --->   Operation 425 'zext' 'zext_ln355' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (7.85ns)   --->   "%mul_ln355 = mul i23 %zext_ln349, i23 %zext_ln355" [HLS/case_1/case_1.cc:355]   --->   Operation 426 'mul' 'mul_ln355' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%m125 = trunc i23 %mul_ln355" [HLS/case_1/case_1.cc:355]   --->   Operation 427 'trunc' 'm125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln355, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:98]   --->   Operation 428 'specfucore' 'specfucore_ln98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i9 %m103" [HLS/case_1/case_1.cc:356]   --->   Operation 429 'sext' 'sext_ln356' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i16 %m122" [HLS/case_1/case_1.cc:356]   --->   Operation 430 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (9.27ns)   --->   "%mul_ln356 = mul i25 %zext_ln356, i25 %sext_ln356" [HLS/case_1/case_1.cc:356]   --->   Operation 431 'mul' 'mul_ln356' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%m126 = trunc i25 %mul_ln356" [HLS/case_1/case_1.cc:356]   --->   Operation 432 'trunc' 'm126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln356, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:99]   --->   Operation 433 'specfucore' 'specfucore_ln99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln358 = sext i6 %m107" [HLS/case_1/case_1.cc:358]   --->   Operation 434 'sext' 'sext_ln358' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i12 %m127" [HLS/case_1/case_1.cc:358]   --->   Operation 435 'zext' 'zext_ln358' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln358_1 = zext i12 %m127" [HLS/case_1/case_1.cc:358]   --->   Operation 436 'zext' 'zext_ln358_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 437 [1/1] (7.85ns)   --->   "%mul_ln358 = mul i18 %zext_ln358_1, i18 %sext_ln358" [HLS/case_1/case_1.cc:358]   --->   Operation 437 'mul' 'mul_ln358' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 438 [1/1] (0.00ns)   --->   "%m128 = trunc i18 %mul_ln358" [HLS/case_1/case_1.cc:358]   --->   Operation 438 'trunc' 'm128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 439 [1/1] (0.00ns)   --->   "%specfucore_ln101 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln358, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:101]   --->   Operation 439 'specfucore' 'specfucore_ln101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln360 = sext i7 %m109" [HLS/case_1/case_1.cc:360]   --->   Operation 440 'sext' 'sext_ln360' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln360_1 = sext i7 %m109" [HLS/case_1/case_1.cc:360]   --->   Operation 441 'sext' 'sext_ln360_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 442 [1/1] (7.85ns)   --->   "%mul_ln360 = mul i19 %zext_ln358, i19 %sext_ln360_1" [HLS/case_1/case_1.cc:360]   --->   Operation 442 'mul' 'mul_ln360' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns)   --->   "%m130 = trunc i19 %mul_ln360" [HLS/case_1/case_1.cc:360]   --->   Operation 443 'trunc' 'm130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 444 [1/1] (0.00ns)   --->   "%specfucore_ln103 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln360, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:103]   --->   Operation 444 'specfucore' 'specfucore_ln103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln361 = sext i7 %m106" [HLS/case_1/case_1.cc:361]   --->   Operation 445 'sext' 'sext_ln361' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 446 [1/1] (5.90ns)   --->   "%mul_ln361 = mul i14 %sext_ln360, i14 %sext_ln361" [HLS/case_1/case_1.cc:361]   --->   Operation 446 'mul' 'mul_ln361' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 447 [1/1] (0.00ns)   --->   "%specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln361, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:104]   --->   Operation 447 'specfucore' 'specfucore_ln104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 448 [1/1] (0.00ns)   --->   "%m131 = trunc i14 %mul_ln361" [HLS/case_1/case_1.cc:361]   --->   Operation 448 'trunc' 'm131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln367 = trunc i12 %m119" [HLS/case_1/case_1.cc:367]   --->   Operation 449 'trunc' 'trunc_ln367' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 450 [1/1] (2.25ns) (grouped into DSP with root node m143)   --->   "%add_ln373 = add i7 %trunc_ln373, i7 %trunc_ln373_1" [HLS/case_1/case_1.cc:373]   --->   Operation 450 'add' 'add_ln373' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln373_2 = trunc i12 %m119" [HLS/case_1/case_1.cc:373]   --->   Operation 451 'trunc' 'trunc_ln373_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 452 [4/4] (1.05ns) (root node of the DSP)   --->   "%m143 = mul i7 %trunc_ln373_2, i7 %add_ln373" [HLS/case_1/case_1.cc:373]   --->   Operation 452 'mul' 'm143' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln455 = sext i11 %m130" [HLS/case_1/case_1.cc:455]   --->   Operation 453 'sext' 'sext_ln455' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%write_ln455 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln455" [HLS/case_1/case_1.cc:455]   --->   Operation 454 'write' 'write_ln455' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.85>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%m121 = shl i9 %mul_ln351, i9 1" [HLS/case_1/case_1.cc:351]   --->   Operation 455 'shl' 'm121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln353 = sext i8 %m120" [HLS/case_1/case_1.cc:353]   --->   Operation 456 'sext' 'sext_ln353' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i12 %m119" [HLS/case_1/case_1.cc:353]   --->   Operation 457 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 458 [1/1] (7.85ns)   --->   "%mul_ln353 = mul i20 %zext_ln353, i20 %sext_ln353" [HLS/case_1/case_1.cc:353]   --->   Operation 458 'mul' 'mul_ln353' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 459 [1/1] (0.00ns)   --->   "%m123 = trunc i20 %mul_ln353" [HLS/case_1/case_1.cc:353]   --->   Operation 459 'trunc' 'm123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%specfucore_ln96 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln353, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:96]   --->   Operation 460 'specfucore' 'specfucore_ln96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln362 = sext i5 %m117" [HLS/case_1/case_1.cc:362]   --->   Operation 461 'sext' 'sext_ln362' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln362_1 = sext i5 %m117" [HLS/case_1/case_1.cc:362]   --->   Operation 462 'sext' 'sext_ln362_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 463 [1/1] (5.63ns)   --->   "%m132 = mul i11 %m125, i11 %sext_ln362_1" [HLS/case_1/case_1.cc:362]   --->   Operation 463 'mul' 'm132' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln363 = sext i6 %m124" [HLS/case_1/case_1.cc:363]   --->   Operation 464 'sext' 'sext_ln363' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 465 [1/1] (5.62ns)   --->   "%m133 = mul i12 %m111, i12 %sext_ln363" [HLS/case_1/case_1.cc:363]   --->   Operation 465 'mul' 'm133' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln365 = sext i12 %m128" [HLS/case_1/case_1.cc:365]   --->   Operation 466 'sext' 'sext_ln365' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln365_1 = sext i10 %m110" [HLS/case_1/case_1.cc:365]   --->   Operation 467 'sext' 'sext_ln365_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 468 [1/1] (7.85ns)   --->   "%mul_ln365 = mul i22 %sext_ln365, i22 %sext_ln365_1" [HLS/case_1/case_1.cc:365]   --->   Operation 468 'mul' 'mul_ln365' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 469 [1/1] (0.00ns)   --->   "%specfucore_ln108 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln365, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:108]   --->   Operation 469 'specfucore' 'specfucore_ln108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 470 [1/1] (0.00ns)   --->   "%m135 = trunc i22 %mul_ln365" [HLS/case_1/case_1.cc:365]   --->   Operation 470 'trunc' 'm135' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln366 = sext i9 %m121" [HLS/case_1/case_1.cc:366]   --->   Operation 471 'sext' 'sext_ln366' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 472 [1/1] (4.52ns)   --->   "%m136 = mul i10 %trunc_ln366, i10 %sext_ln366" [HLS/case_1/case_1.cc:366]   --->   Operation 472 'mul' 'm136' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 473 [1/1] (3.49ns)   --->   "%m137 = mul i5 %trunc_ln367, i5 %m117" [HLS/case_1/case_1.cc:367]   --->   Operation 473 'mul' 'm137' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln369 = sext i11 %m131" [HLS/case_1/case_1.cc:369]   --->   Operation 474 'sext' 'sext_ln369' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 475 [1/1] (7.49ns)   --->   "%mul_ln369 = mul i16 %sext_ln369, i16 %sext_ln362" [HLS/case_1/case_1.cc:369]   --->   Operation 475 'mul' 'mul_ln369' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 476 [1/1] (0.00ns)   --->   "%specfucore_ln112 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln369, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:112]   --->   Operation 476 'specfucore' 'specfucore_ln112' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 477 [1/1] (0.00ns)   --->   "%m139 = trunc i16 %mul_ln369" [HLS/case_1/case_1.cc:369]   --->   Operation 477 'trunc' 'm139' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 478 [3/4] (1.05ns) (root node of the DSP)   --->   "%m143 = mul i7 %trunc_ln373_2, i7 %add_ln373" [HLS/case_1/case_1.cc:373]   --->   Operation 478 'mul' 'm143' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln375 = sext i6 %m129" [HLS/case_1/case_1.cc:375]   --->   Operation 479 'sext' 'sext_ln375' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i11 %m125" [HLS/case_1/case_1.cc:375]   --->   Operation 480 'zext' 'zext_ln375' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 481 [1/1] (7.49ns)   --->   "%mul_ln375 = mul i17 %zext_ln375, i17 %sext_ln375" [HLS/case_1/case_1.cc:375]   --->   Operation 481 'mul' 'mul_ln375' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 482 [1/1] (0.00ns)   --->   "%m145 = trunc i17 %mul_ln375" [HLS/case_1/case_1.cc:375]   --->   Operation 482 'trunc' 'm145' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 483 [1/1] (0.00ns)   --->   "%specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln375, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:118]   --->   Operation 483 'specfucore' 'specfucore_ln118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i16 %mul_ln369" [HLS/case_1/case_1.cc:388]   --->   Operation 484 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i11 %m132" [HLS/case_1/case_1.cc:379]   --->   Operation 485 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln456 = sext i14 %m135" [HLS/case_1/case_1.cc:456]   --->   Operation 486 'sext' 'sext_ln456' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 487 [1/1] (0.00ns)   --->   "%write_ln456 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln456" [HLS/case_1/case_1.cc:456]   --->   Operation 487 'write' 'write_ln456' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.85>
ST_14 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i6 %m129" [HLS/case_1/case_1.cc:364]   --->   Operation 488 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 489 [1/1] (1.54ns)   --->   "%m134 = add i12 %m133, i12 %sext_ln364" [HLS/case_1/case_1.cc:364]   --->   Operation 489 'add' 'm134' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln371 = sext i11 %m132" [HLS/case_1/case_1.cc:371]   --->   Operation 490 'sext' 'sext_ln371' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln371_1 = sext i12 %m123" [HLS/case_1/case_1.cc:371]   --->   Operation 491 'sext' 'sext_ln371_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 492 [1/1] (7.85ns)   --->   "%mul_ln371 = mul i23 %sext_ln371_1, i23 %sext_ln371" [HLS/case_1/case_1.cc:371]   --->   Operation 492 'mul' 'mul_ln371' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 493 [1/1] (0.00ns)   --->   "%specfucore_ln114 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln371, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:114]   --->   Operation 493 'specfucore' 'specfucore_ln114' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 494 [1/1] (0.00ns)   --->   "%m141 = trunc i23 %mul_ln371" [HLS/case_1/case_1.cc:371]   --->   Operation 494 'trunc' 'm141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 495 [2/4] (1.05ns) (root node of the DSP)   --->   "%m143 = mul i7 %trunc_ln373_2, i7 %add_ln373" [HLS/case_1/case_1.cc:373]   --->   Operation 495 'mul' 'm143' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 496 [1/1] (0.00ns)   --->   "%m121_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln374, i1 0" [HLS/case_1/case_1.cc:374]   --->   Operation 496 'bitconcatenate' 'm121_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln374_1 = trunc i12 %m134" [HLS/case_1/case_1.cc:374]   --->   Operation 497 'trunc' 'trunc_ln374_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 498 [1/1] (1.87ns)   --->   "%m144 = add i7 %trunc_ln374_1, i7 %m121_cast" [HLS/case_1/case_1.cc:374]   --->   Operation 498 'add' 'm144' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln388 = sext i10 %m136" [HLS/case_1/case_1.cc:388]   --->   Operation 499 'sext' 'sext_ln388' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 500 [1/1] (2.25ns) (grouped into DSP with root node m158)   --->   "%add_ln388 = add i11 %trunc_ln388, i11 %sext_ln388" [HLS/case_1/case_1.cc:388]   --->   Operation 500 'add' 'add_ln388' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 501 [1/1] (3.74ns)   --->   "%m149 = mul i7 %trunc_ln379, i7 %trunc_ln379_1" [HLS/case_1/case_1.cc:379]   --->   Operation 501 'mul' 'm149' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln383_1 = zext i5 %m137" [HLS/case_1/case_1.cc:383]   --->   Operation 502 'zext' 'zext_ln383_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 503 [1/1] (4.86ns)   --->   "%mul_ln383 = mul i10 %zext_ln383_1, i10 %zext_ln383_1" [HLS/case_1/case_1.cc:383]   --->   Operation 503 'mul' 'mul_ln383' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 504 [1/1] (0.00ns)   --->   "%m153 = trunc i10 %mul_ln383" [HLS/case_1/case_1.cc:383]   --->   Operation 504 'trunc' 'm153' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 505 [1/1] (0.00ns)   --->   "%specfucore_ln126 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln383, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:126]   --->   Operation 505 'specfucore' 'specfucore_ln126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = trunc i12 %m134" [HLS/case_1/case_1.cc:388]   --->   Operation 506 'trunc' 'trunc_ln388_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 507 [4/4] (1.05ns) (root node of the DSP)   --->   "%m158 = mul i11 %trunc_ln388_1, i11 %add_ln388" [HLS/case_1/case_1.cc:388]   --->   Operation 507 'mul' 'm158' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln458 = sext i5 %m153" [HLS/case_1/case_1.cc:458]   --->   Operation 508 'sext' 'sext_ln458' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 509 [1/1] (0.00ns)   --->   "%write_ln458 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln458" [HLS/case_1/case_1.cc:458]   --->   Operation 509 'write' 'write_ln458' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.20>
ST_15 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln372 = sext i12 %m134" [HLS/case_1/case_1.cc:372]   --->   Operation 510 'sext' 'sext_ln372' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln372_1 = sext i12 %m134" [HLS/case_1/case_1.cc:372]   --->   Operation 511 'sext' 'sext_ln372_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln372 = zext i13 %m126" [HLS/case_1/case_1.cc:372]   --->   Operation 512 'zext' 'zext_ln372' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 513 [1/1] (8.20ns)   --->   "%mul_ln372 = mul i25 %zext_ln372, i25 %sext_ln372_1" [HLS/case_1/case_1.cc:372]   --->   Operation 513 'mul' 'mul_ln372' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%m142 = trunc i25 %mul_ln372" [HLS/case_1/case_1.cc:372]   --->   Operation 514 'trunc' 'm142' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%specfucore_ln115 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln372, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:115]   --->   Operation 515 'specfucore' 'specfucore_ln115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 516 [1/4] (0.00ns) (root node of the DSP)   --->   "%m143 = mul i7 %trunc_ln373_2, i7 %add_ln373" [HLS/case_1/case_1.cc:373]   --->   Operation 516 'mul' 'm143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln376 = sext i7 %m144" [HLS/case_1/case_1.cc:376]   --->   Operation 517 'sext' 'sext_ln376' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln376_1 = sext i9 %m121" [HLS/case_1/case_1.cc:376]   --->   Operation 518 'sext' 'sext_ln376_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 519 [1/1] (6.78ns)   --->   "%mul_ln376 = mul i16 %sext_ln376_1, i16 %sext_ln376" [HLS/case_1/case_1.cc:376]   --->   Operation 519 'mul' 'mul_ln376' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%specfucore_ln119 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln376, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:119]   --->   Operation 520 'specfucore' 'specfucore_ln119' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%m146 = trunc i16 %mul_ln376" [HLS/case_1/case_1.cc:376]   --->   Operation 521 'trunc' 'm146' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln377 = sext i12 %m133" [HLS/case_1/case_1.cc:377]   --->   Operation 522 'sext' 'sext_ln377' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 523 [1/1] (7.85ns)   --->   "%mul_ln377 = mul i24 %sext_ln372, i24 %sext_ln377" [HLS/case_1/case_1.cc:377]   --->   Operation 523 'mul' 'mul_ln377' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%specfucore_ln120 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln377, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:120]   --->   Operation 524 'specfucore' 'specfucore_ln120' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%m147 = trunc i24 %mul_ln377" [HLS/case_1/case_1.cc:377]   --->   Operation 525 'trunc' 'm147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln381 = trunc i25 %mul_ln372" [HLS/case_1/case_1.cc:381]   --->   Operation 526 'trunc' 'trunc_ln381' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln384 = trunc i16 %mul_ln376" [HLS/case_1/case_1.cc:384]   --->   Operation 527 'trunc' 'trunc_ln384' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 528 [3/4] (1.05ns) (root node of the DSP)   --->   "%m158 = mul i11 %trunc_ln388_1, i11 %add_ln388" [HLS/case_1/case_1.cc:388]   --->   Operation 528 'mul' 'm158' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln396_1 = trunc i25 %mul_ln372" [HLS/case_1/case_1.cc:396]   --->   Operation 529 'trunc' 'trunc_ln396_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln397 = trunc i24 %mul_ln377" [HLS/case_1/case_1.cc:397]   --->   Operation 530 'trunc' 'trunc_ln397' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln457 = sext i7 %m143" [HLS/case_1/case_1.cc:457]   --->   Operation 531 'sext' 'sext_ln457' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%write_ln457 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln457" [HLS/case_1/case_1.cc:457]   --->   Operation 532 'write' 'write_ln457' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.20>
ST_16 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln380 = sext i9 %m146" [HLS/case_1/case_1.cc:380]   --->   Operation 533 'sext' 'sext_ln380' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i11 %m131" [HLS/case_1/case_1.cc:380]   --->   Operation 534 'zext' 'zext_ln380' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 535 [1/1] (7.49ns)   --->   "%mul_ln380 = mul i19 %zext_ln380, i19 %sext_ln380" [HLS/case_1/case_1.cc:380]   --->   Operation 535 'mul' 'mul_ln380' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 536 [1/1] (0.00ns)   --->   "%m150 = trunc i19 %mul_ln380" [HLS/case_1/case_1.cc:380]   --->   Operation 536 'trunc' 'm150' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 537 [1/1] (0.00ns)   --->   "%specfucore_ln123 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln380, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:123]   --->   Operation 537 'specfucore' 'specfucore_ln123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 538 [1/1] (4.35ns)   --->   "%m151 = mul i9 %trunc_ln381, i9 %m145" [HLS/case_1/case_1.cc:381]   --->   Operation 538 'mul' 'm151' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln384_1 = trunc i19 %mul_ln380" [HLS/case_1/case_1.cc:384]   --->   Operation 539 'trunc' 'trunc_ln384_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 540 [2/4] (1.05ns) (root node of the DSP)   --->   "%m158 = mul i11 %trunc_ln388_1, i11 %add_ln388" [HLS/case_1/case_1.cc:388]   --->   Operation 540 'mul' 'm158' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i7 %m149" [HLS/case_1/case_1.cc:393]   --->   Operation 541 'sext' 'sext_ln393' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln393_1 = sext i13 %m147" [HLS/case_1/case_1.cc:393]   --->   Operation 542 'sext' 'sext_ln393_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 543 [1/1] (8.20ns)   --->   "%mul_ln393 = mul i20 %sext_ln393_1, i20 %sext_ln393" [HLS/case_1/case_1.cc:393]   --->   Operation 543 'mul' 'mul_ln393' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%specfucore_ln136 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln393, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:136]   --->   Operation 544 'specfucore' 'specfucore_ln136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%m163 = trunc i20 %mul_ln393" [HLS/case_1/case_1.cc:393]   --->   Operation 545 'trunc' 'm163' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln459 = sext i13 %m163" [HLS/case_1/case_1.cc:459]   --->   Operation 546 'sext' 'sext_ln459' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%write_ln459 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln459" [HLS/case_1/case_1.cc:459]   --->   Operation 547 'write' 'write_ln459' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.78>
ST_17 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln382 = sext i9 %m151" [HLS/case_1/case_1.cc:382]   --->   Operation 548 'sext' 'sext_ln382' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln382_1 = sext i9 %m145" [HLS/case_1/case_1.cc:382]   --->   Operation 549 'sext' 'sext_ln382_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 550 [1/1] (6.78ns)   --->   "%mul_ln382 = mul i18 %sext_ln382, i18 %sext_ln382_1" [HLS/case_1/case_1.cc:382]   --->   Operation 550 'mul' 'mul_ln382' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 551 [1/1] (0.00ns)   --->   "%specfucore_ln125 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln382, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:125]   --->   Operation 551 'specfucore' 'specfucore_ln125' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 552 [1/1] (0.00ns)   --->   "%m152 = trunc i18 %mul_ln382" [HLS/case_1/case_1.cc:382]   --->   Operation 552 'trunc' 'm152' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 553 [1/1] (3.78ns)   --->   "%m154 = mul i6 %trunc_ln384_1, i6 %trunc_ln384" [HLS/case_1/case_1.cc:384]   --->   Operation 553 'mul' 'm154' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i18 %mul_ln382" [HLS/case_1/case_1.cc:386]   --->   Operation 554 'trunc' 'trunc_ln386' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 555 [1/4] (0.00ns) (root node of the DSP)   --->   "%m158 = mul i11 %trunc_ln388_1, i11 %add_ln388" [HLS/case_1/case_1.cc:388]   --->   Operation 555 'mul' 'm158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 556 [1/1] (6.78ns)   --->   "%mul_ln390 = mul i9 %m150, i9 %m145" [HLS/case_1/case_1.cc:390]   --->   Operation 556 'mul' 'mul_ln390' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 557 [1/1] (0.00ns)   --->   "%m160 = trunc i9 %mul_ln390" [HLS/case_1/case_1.cc:390]   --->   Operation 557 'trunc' 'm160' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 558 [1/1] (0.00ns)   --->   "%specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln390, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:133]   --->   Operation 558 'specfucore' 'specfucore_ln133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i9 %m145" [HLS/case_1/case_1.cc:400]   --->   Operation 559 'zext' 'zext_ln400' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln400 = sext i7 %m149" [HLS/case_1/case_1.cc:400]   --->   Operation 560 'sext' 'sext_ln400' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 561 [1/1] (6.78ns)   --->   "%mul_ln400 = mul i16 %zext_ln400, i16 %sext_ln400" [HLS/case_1/case_1.cc:400]   --->   Operation 561 'mul' 'mul_ln400' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 562 [1/1] (0.00ns)   --->   "%m170 = trunc i16 %mul_ln400" [HLS/case_1/case_1.cc:400]   --->   Operation 562 'trunc' 'm170' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 563 [1/1] (0.00ns)   --->   "%specfucore_ln143 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln400, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:143]   --->   Operation 563 'specfucore' 'specfucore_ln143' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln402_1 = trunc i18 %mul_ln382" [HLS/case_1/case_1.cc:402]   --->   Operation 564 'trunc' 'trunc_ln402_1' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.20>
ST_18 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i5 %m137" [HLS/case_1/case_1.cc:383]   --->   Operation 565 'zext' 'zext_ln383' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i9 %m150" [HLS/case_1/case_1.cc:386]   --->   Operation 566 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln386 = add i12 %m139, i12 %sext_ln386" [HLS/case_1/case_1.cc:386]   --->   Operation 567 'add' 'add_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 568 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%m156 = add i12 %add_ln386, i12 %trunc_ln386" [HLS/case_1/case_1.cc:386]   --->   Operation 568 'add' 'm156' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i13 %m142" [HLS/case_1/case_1.cc:387]   --->   Operation 569 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln387_1 = zext i13 %m142" [HLS/case_1/case_1.cc:387]   --->   Operation 570 'zext' 'zext_ln387_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln387_2 = zext i6 %m154" [HLS/case_1/case_1.cc:387]   --->   Operation 571 'zext' 'zext_ln387_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln387 = sext i6 %m154" [HLS/case_1/case_1.cc:387]   --->   Operation 572 'sext' 'sext_ln387' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 573 [1/1] (8.20ns)   --->   "%mul_ln387 = mul i17 %zext_ln387_1, i17 %sext_ln387" [HLS/case_1/case_1.cc:387]   --->   Operation 573 'mul' 'mul_ln387' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 574 [1/1] (0.00ns)   --->   "%m157 = trunc i17 %mul_ln387" [HLS/case_1/case_1.cc:387]   --->   Operation 574 'trunc' 'm157' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 575 [1/1] (0.00ns)   --->   "%specfucore_ln130 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln387, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:130]   --->   Operation 575 'specfucore' 'specfucore_ln130' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 576 [1/1] (5.38ns)   --->   "%mul_ln389 = mul i11 %zext_ln383, i11 %zext_ln387_2" [HLS/case_1/case_1.cc:389]   --->   Operation 576 'mul' 'mul_ln389' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 577 [1/1] (0.00ns)   --->   "%m159 = trunc i11 %mul_ln389" [HLS/case_1/case_1.cc:389]   --->   Operation 577 'trunc' 'm159' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 578 [1/1] (0.00ns)   --->   "%specfucore_ln132 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln389, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:132]   --->   Operation 578 'specfucore' 'specfucore_ln132' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln391_1 = zext i13 %m141" [HLS/case_1/case_1.cc:391]   --->   Operation 579 'zext' 'zext_ln391_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 580 [1/1] (8.20ns)   --->   "%mul_ln391 = mul i26 %zext_ln387, i26 %zext_ln391_1" [HLS/case_1/case_1.cc:391]   --->   Operation 580 'mul' 'mul_ln391' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 581 [1/1] (0.00ns)   --->   "%m161 = trunc i26 %mul_ln391" [HLS/case_1/case_1.cc:391]   --->   Operation 581 'trunc' 'm161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 582 [1/1] (0.00ns)   --->   "%specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln391, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:134]   --->   Operation 582 'specfucore' 'specfucore_ln134' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln395 = zext i11 %m158" [HLS/case_1/case_1.cc:395]   --->   Operation 583 'zext' 'zext_ln395' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln395 = sext i11 %m158" [HLS/case_1/case_1.cc:395]   --->   Operation 584 'sext' 'sext_ln395' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln395_1 = sext i6 %m140" [HLS/case_1/case_1.cc:395]   --->   Operation 585 'sext' 'sext_ln395_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 586 [1/1] (7.49ns)   --->   "%mul_ln395 = mul i17 %sext_ln395, i17 %sext_ln395_1" [HLS/case_1/case_1.cc:395]   --->   Operation 586 'mul' 'mul_ln395' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 587 [1/1] (0.00ns)   --->   "%specfucore_ln138 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln395, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:138]   --->   Operation 587 'specfucore' 'specfucore_ln138' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 588 [1/1] (0.00ns)   --->   "%m165 = trunc i17 %mul_ln395" [HLS/case_1/case_1.cc:395]   --->   Operation 588 'trunc' 'm165' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln396 = trunc i17 %mul_ln395" [HLS/case_1/case_1.cc:396]   --->   Operation 589 'trunc' 'trunc_ln396' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln398 = trunc i12 %m156" [HLS/case_1/case_1.cc:398]   --->   Operation 590 'trunc' 'trunc_ln398' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln398_1 = trunc i26 %mul_ln391" [HLS/case_1/case_1.cc:398]   --->   Operation 591 'trunc' 'trunc_ln398_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln399 = trunc i26 %mul_ln391" [HLS/case_1/case_1.cc:399]   --->   Operation 592 'trunc' 'trunc_ln399' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i9 %m152" [HLS/case_1/case_1.cc:402]   --->   Operation 593 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 594 [1/1] (7.49ns)   --->   "%mul_ln403 = mul i19 %zext_ln402, i19 %zext_ln395" [HLS/case_1/case_1.cc:403]   --->   Operation 594 'mul' 'mul_ln403' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 595 [1/1] (0.00ns)   --->   "%m173 = trunc i19 %mul_ln403" [HLS/case_1/case_1.cc:403]   --->   Operation 595 'trunc' 'm173' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 596 [1/1] (0.00ns)   --->   "%specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln403, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:146]   --->   Operation 596 'specfucore' 'specfucore_ln146' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln416_1 = trunc i17 %mul_ln395" [HLS/case_1/case_1.cc:416]   --->   Operation 597 'trunc' 'trunc_ln416_1' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.20>
ST_19 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i13 %m141" [HLS/case_1/case_1.cc:391]   --->   Operation 598 'zext' 'zext_ln391' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln392 = sext i5 %m159" [HLS/case_1/case_1.cc:392]   --->   Operation 599 'sext' 'sext_ln392' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln392_1 = sext i5 %m159" [HLS/case_1/case_1.cc:392]   --->   Operation 600 'sext' 'sext_ln392_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 601 [1/1] (8.20ns)   --->   "%mul_ln392 = mul i18 %zext_ln391, i18 %sext_ln392_1" [HLS/case_1/case_1.cc:392]   --->   Operation 601 'mul' 'mul_ln392' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln402 = trunc i18 %mul_ln392" [HLS/case_1/case_1.cc:402]   --->   Operation 602 'trunc' 'trunc_ln402' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 603 [1/1] (0.00ns)   --->   "%specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln392, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:135]   --->   Operation 603 'specfucore' 'specfucore_ln135' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 604 [1/1] (0.00ns)   --->   "%m162 = trunc i18 %mul_ln392" [HLS/case_1/case_1.cc:392]   --->   Operation 604 'trunc' 'm162' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln394 = sext i12 %m156" [HLS/case_1/case_1.cc:394]   --->   Operation 605 'sext' 'sext_ln394' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 606 [1/1] (7.85ns)   --->   "%mul_ln394 = mul i17 %sext_ln394, i17 %sext_ln392" [HLS/case_1/case_1.cc:394]   --->   Operation 606 'mul' 'mul_ln394' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 607 [1/1] (0.00ns)   --->   "%specfucore_ln137 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln394, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:137]   --->   Operation 607 'specfucore' 'specfucore_ln137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 608 [1/1] (0.00ns)   --->   "%m164 = trunc i17 %mul_ln394" [HLS/case_1/case_1.cc:394]   --->   Operation 608 'trunc' 'm164' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 609 [1/1] (1.54ns)   --->   "%m166 = add i12 %trunc_ln396, i12 %trunc_ln396_1" [HLS/case_1/case_1.cc:396]   --->   Operation 609 'add' 'm166' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 610 [1/1] (3.49ns)   --->   "%m168 = mul i5 %trunc_ln398, i5 %trunc_ln398_1" [HLS/case_1/case_1.cc:398]   --->   Operation 610 'mul' 'm168' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 611 [1/1] (1.54ns)   --->   "%m169 = add i12 %m156, i12 %trunc_ln399" [HLS/case_1/case_1.cc:399]   --->   Operation 611 'add' 'm169' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i12 %m169" [HLS/case_1/case_1.cc:213]   --->   Operation 612 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i6 %m165" [HLS/case_1/case_1.cc:401]   --->   Operation 613 'zext' 'zext_ln401' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln401_1 = zext i7 %m144" [HLS/case_1/case_1.cc:401]   --->   Operation 614 'zext' 'zext_ln401_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 615 [1/1] (5.90ns)   --->   "%mul_ln401 = mul i13 %zext_ln401, i13 %zext_ln401_1" [HLS/case_1/case_1.cc:401]   --->   Operation 615 'mul' 'mul_ln401' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 616 [1/1] (0.00ns)   --->   "%m171 = trunc i13 %mul_ln401" [HLS/case_1/case_1.cc:401]   --->   Operation 616 'trunc' 'm171' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 617 [1/1] (0.00ns)   --->   "%specfucore_ln144 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln401, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:144]   --->   Operation 617 'specfucore' 'specfucore_ln144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln405 = sext i12 %m166" [HLS/case_1/case_1.cc:405]   --->   Operation 618 'sext' 'sext_ln405' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln405_1 = sext i9 %m173" [HLS/case_1/case_1.cc:405]   --->   Operation 619 'sext' 'sext_ln405_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 620 [1/1] (5.62ns)   --->   "%m175 = mul i15 %sext_ln405, i15 %sext_ln405_1" [HLS/case_1/case_1.cc:405]   --->   Operation 620 'mul' 'm175' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln407 = sext i8 %m157" [HLS/case_1/case_1.cc:407]   --->   Operation 621 'sext' 'sext_ln407' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln407_1 = sext i12 %m169" [HLS/case_1/case_1.cc:407]   --->   Operation 622 'sext' 'sext_ln407_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 623 [1/1] (1.54ns)   --->   "%add_ln407 = add i13 %sext_ln407_1, i13 %sext_ln407" [HLS/case_1/case_1.cc:407]   --->   Operation 623 'add' 'add_ln407' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln411 = trunc i13 %add_ln407" [HLS/case_1/case_1.cc:411]   --->   Operation 624 'trunc' 'trunc_ln411' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln460 = sext i13 %m164" [HLS/case_1/case_1.cc:460]   --->   Operation 625 'sext' 'sext_ln460' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 626 [1/1] (0.00ns)   --->   "%write_ln460 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln460" [HLS/case_1/case_1.cc:460]   --->   Operation 626 'write' 'write_ln460' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.91>
ST_20 : Operation 627 [1/1] (1.82ns)   --->   "%m167 = add i9 %trunc_ln397, i9 %m162" [HLS/case_1/case_1.cc:397]   --->   Operation 627 'add' 'm167' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [1/1] (4.52ns)   --->   "%m172 = mul i10 %trunc_ln402, i10 %trunc_ln402_1" [HLS/case_1/case_1.cc:402]   --->   Operation 628 'mul' 'm172' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln404 = sext i6 %m171" [HLS/case_1/case_1.cc:404]   --->   Operation 629 'sext' 'sext_ln404' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln406 = sext i13 %m161" [HLS/case_1/case_1.cc:406]   --->   Operation 630 'sext' 'sext_ln406' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln406_1 = zext i15 %m175" [HLS/case_1/case_1.cc:406]   --->   Operation 631 'zext' 'zext_ln406_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 632 [1/1] (8.91ns)   --->   "%mul_ln406 = mul i28 %zext_ln406_1, i28 %sext_ln406" [HLS/case_1/case_1.cc:406]   --->   Operation 632 'mul' 'mul_ln406' <Predicate = true> <Delay = 8.91> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 633 [1/1] (0.00ns)   --->   "%m176 = trunc i28 %mul_ln406" [HLS/case_1/case_1.cc:406]   --->   Operation 633 'trunc' 'm176' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 634 [1/1] (0.00ns)   --->   "%specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i28 %mul_ln406, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:149]   --->   Operation 634 'specfucore' 'specfucore_ln149' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i9 %m162" [HLS/case_1/case_1.cc:409]   --->   Operation 635 'zext' 'zext_ln409' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 636 [1/1] (6.78ns)   --->   "%mul_ln409 = mul i15 %zext_ln409, i15 %sext_ln404" [HLS/case_1/case_1.cc:409]   --->   Operation 636 'mul' 'mul_ln409' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 637 [1/1] (0.00ns)   --->   "%m179 = trunc i15 %mul_ln409" [HLS/case_1/case_1.cc:409]   --->   Operation 637 'trunc' 'm179' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 638 [1/1] (0.00ns)   --->   "%specfucore_ln152 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln409, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:152]   --->   Operation 638 'specfucore' 'specfucore_ln152' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i9 %m167" [HLS/case_1/case_1.cc:425]   --->   Operation 639 'trunc' 'trunc_ln425' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i5 %trunc_ln411" [HLS/case_1/case_1.cc:411]   --->   Operation 640 'zext' 'zext_ln411' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 641 [1/1] (5.38ns)   --->   "%mul_ln411 = mul i11 %zext_ln411, i11 %zext_ln387_2" [HLS/case_1/case_1.cc:411]   --->   Operation 641 'mul' 'mul_ln411' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln435 = trunc i11 %mul_ln411" [HLS/case_1/case_1.cc:435]   --->   Operation 642 'trunc' 'trunc_ln435' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 643 [1/1] (0.00ns)   --->   "%specfucore_ln154 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln411, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:154]   --->   Operation 643 'specfucore' 'specfucore_ln154' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln461 = sext i14 %m176" [HLS/case_1/case_1.cc:461]   --->   Operation 644 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 645 [1/1] (0.00ns)   --->   "%write_ln461 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln461" [HLS/case_1/case_1.cc:461]   --->   Operation 645 'write' 'write_ln461' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.85>
ST_21 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i6 %m171" [HLS/case_1/case_1.cc:404]   --->   Operation 646 'zext' 'zext_ln404' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln404_1 = zext i5 %m168" [HLS/case_1/case_1.cc:404]   --->   Operation 647 'zext' 'zext_ln404_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 648 [1/1] (5.38ns)   --->   "%mul_ln404 = mul i11 %zext_ln404_1, i11 %zext_ln404" [HLS/case_1/case_1.cc:404]   --->   Operation 648 'mul' 'mul_ln404' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 649 [1/1] (0.00ns)   --->   "%m174 = trunc i11 %mul_ln404" [HLS/case_1/case_1.cc:404]   --->   Operation 649 'trunc' 'm174' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 650 [1/1] (0.00ns)   --->   "%specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln404, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:147]   --->   Operation 650 'specfucore' 'specfucore_ln147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln408 = zext i10 %m172" [HLS/case_1/case_1.cc:408]   --->   Operation 651 'zext' 'zext_ln408' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln408 = sext i4 %m160" [HLS/case_1/case_1.cc:408]   --->   Operation 652 'sext' 'sext_ln408' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 653 [1/1] (7.13ns)   --->   "%mul_ln408 = mul i13 %zext_ln408, i13 %sext_ln408" [HLS/case_1/case_1.cc:408]   --->   Operation 653 'mul' 'mul_ln408' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 654 [1/1] (0.00ns)   --->   "%m178 = trunc i13 %mul_ln408" [HLS/case_1/case_1.cc:408]   --->   Operation 654 'trunc' 'm178' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 655 [1/1] (0.00ns)   --->   "%specfucore_ln151 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln408, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:151]   --->   Operation 655 'specfucore' 'specfucore_ln151' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln412 = sext i12 %m166" [HLS/case_1/case_1.cc:412]   --->   Operation 656 'sext' 'sext_ln412' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln412_1 = sext i8 %m170" [HLS/case_1/case_1.cc:412]   --->   Operation 657 'sext' 'sext_ln412_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 658 [1/1] (7.85ns)   --->   "%mul_ln412 = mul i20 %sext_ln412, i20 %sext_ln412_1" [HLS/case_1/case_1.cc:412]   --->   Operation 658 'mul' 'mul_ln412' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 659 [1/1] (0.00ns)   --->   "%specfucore_ln155 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln412, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:155]   --->   Operation 659 'specfucore' 'specfucore_ln155' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln413 = sext i9 %m167" [HLS/case_1/case_1.cc:413]   --->   Operation 660 'sext' 'sext_ln413' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln413 = zext i9 %m167" [HLS/case_1/case_1.cc:413]   --->   Operation 661 'zext' 'zext_ln413' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 662 [1/1] (6.78ns)   --->   "%mul_ln413 = mul i13 %zext_ln413, i13 %sext_ln408" [HLS/case_1/case_1.cc:413]   --->   Operation 662 'mul' 'mul_ln413' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 663 [1/1] (0.00ns)   --->   "%m183 = trunc i13 %mul_ln413" [HLS/case_1/case_1.cc:413]   --->   Operation 663 'trunc' 'm183' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 664 [1/1] (0.00ns)   --->   "%specfucore_ln156 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln413, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:156]   --->   Operation 664 'specfucore' 'specfucore_ln156' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 665 [1/1] (0.00ns)   --->   "%specfucore_ln157 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln412, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:157]   --->   Operation 665 'specfucore' 'specfucore_ln157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 666 [1/1] (0.00ns)   --->   "%m184 = trunc i20 %mul_ln412" [HLS/case_1/case_1.cc:414]   --->   Operation 666 'trunc' 'm184' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 667 [1/1] (6.78ns)   --->   "%mul_ln415 = mul i18 %sext_ln413, i18 %sext_ln413" [HLS/case_1/case_1.cc:415]   --->   Operation 667 'mul' 'mul_ln415' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 668 [1/1] (0.00ns)   --->   "%specfucore_ln158 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln415, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:158]   --->   Operation 668 'specfucore' 'specfucore_ln158' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 669 [1/1] (0.00ns)   --->   "%m185 = trunc i18 %mul_ln415" [HLS/case_1/case_1.cc:415]   --->   Operation 669 'trunc' 'm185' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln416 = trunc i18 %mul_ln415" [HLS/case_1/case_1.cc:416]   --->   Operation 670 'trunc' 'trunc_ln416' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln424 = trunc i20 %mul_ln412" [HLS/case_1/case_1.cc:424]   --->   Operation 671 'trunc' 'trunc_ln424' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln420_1 = trunc i11 %mul_ln404" [HLS/case_1/case_1.cc:420]   --->   Operation 672 'trunc' 'trunc_ln420_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln421 = sext i9 %m173" [HLS/case_1/case_1.cc:421]   --->   Operation 673 'sext' 'sext_ln421' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln421_1 = sext i9 %m179" [HLS/case_1/case_1.cc:421]   --->   Operation 674 'sext' 'sext_ln421_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 675 [1/1] (1.82ns)   --->   "%add_ln421 = add i10 %sext_ln421_1, i10 %sext_ln421" [HLS/case_1/case_1.cc:421]   --->   Operation 675 'add' 'add_ln421' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln424_1 = trunc i20 %mul_ln412" [HLS/case_1/case_1.cc:424]   --->   Operation 676 'trunc' 'trunc_ln424_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln440_1 = trunc i18 %mul_ln415" [HLS/case_1/case_1.cc:440]   --->   Operation 677 'trunc' 'trunc_ln440_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln462 = sext i6 %m183" [HLS/case_1/case_1.cc:462]   --->   Operation 678 'sext' 'sext_ln462' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 679 [1/1] (0.00ns)   --->   "%write_ln462 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln462" [HLS/case_1/case_1.cc:462]   --->   Operation 679 'write' 'write_ln462' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.56>
ST_22 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i13 %m161" [HLS/case_1/case_1.cc:406]   --->   Operation 680 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln425 = sext i6 %m178" [HLS/case_1/case_1.cc:425]   --->   Operation 681 'sext' 'sext_ln425' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 682 [3/3] (1.05ns) (grouped into DSP with root node m195)   --->   "%mul_ln425 = mul i7 %trunc_ln425, i7 %sext_ln425" [HLS/case_1/case_1.cc:425]   --->   Operation 682 'mul' 'mul_ln425' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln416_1 = zext i14 %m185" [HLS/case_1/case_1.cc:416]   --->   Operation 683 'zext' 'zext_ln416_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 684 [1/1] (4.35ns)   --->   "%m186 = mul i9 %trunc_ln416, i9 %trunc_ln416_1" [HLS/case_1/case_1.cc:441]   --->   Operation 684 'mul' 'm186' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln417 = sext i7 %m184" [HLS/case_1/case_1.cc:417]   --->   Operation 685 'sext' 'sext_ln417' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln417_1 = sext i10 %m172" [HLS/case_1/case_1.cc:417]   --->   Operation 686 'sext' 'sext_ln417_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 687 [1/1] (1.73ns)   --->   "%add_ln417 = add i11 %sext_ln417_1, i11 %sext_ln417" [HLS/case_1/case_1.cc:417]   --->   Operation 687 'add' 'add_ln417' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 688 [1/1] (8.56ns)   --->   "%mul_ln418 = mul i23 %zext_ln416_1, i23 %zext_ln406" [HLS/case_1/case_1.cc:418]   --->   Operation 688 'mul' 'mul_ln418' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 689 [1/1] (0.00ns)   --->   "%m188 = trunc i23 %mul_ln418" [HLS/case_1/case_1.cc:418]   --->   Operation 689 'trunc' 'm188' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 690 [1/1] (0.00ns)   --->   "%specfucore_ln161 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln418, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:161]   --->   Operation 690 'specfucore' 'specfucore_ln161' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln420 = trunc i9 %m186" [HLS/case_1/case_1.cc:420]   --->   Operation 691 'trunc' 'trunc_ln420' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 692 [1/1] (2.34ns)   --->   "%m190 = mul i4 %trunc_ln420, i4 %trunc_ln420_1" [HLS/case_1/case_1.cc:420]   --->   Operation 692 'mul' 'm190' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 693 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln424_1, i1 0" [HLS/case_1/case_1.cc:424]   --->   Operation 693 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 694 [1/1] (1.82ns)   --->   "%m194 = add i9 %trunc_ln213, i9 %shl_ln" [HLS/case_1/case_1.cc:424]   --->   Operation 694 'add' 'm194' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln426 = sext i6 %m178" [HLS/case_1/case_1.cc:426]   --->   Operation 695 'sext' 'sext_ln426' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i10 %m172" [HLS/case_1/case_1.cc:426]   --->   Operation 696 'zext' 'zext_ln426' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 697 [1/1] (7.13ns)   --->   "%mul_ln426 = mul i15 %zext_ln426, i15 %sext_ln426" [HLS/case_1/case_1.cc:426]   --->   Operation 697 'mul' 'mul_ln426' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 698 [1/1] (0.00ns)   --->   "%m196 = trunc i15 %mul_ln426" [HLS/case_1/case_1.cc:426]   --->   Operation 698 'trunc' 'm196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 699 [1/1] (0.00ns)   --->   "%specfucore_ln169 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln426, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:169]   --->   Operation 699 'specfucore' 'specfucore_ln169' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln429 = sext i13 %add_ln407" [HLS/case_1/case_1.cc:429]   --->   Operation 700 'sext' 'sext_ln429' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln429_1 = sext i10 %add_ln421" [HLS/case_1/case_1.cc:429]   --->   Operation 701 'sext' 'sext_ln429_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 702 [1/1] (5.61ns)   --->   "%m199 = mul i15 %sext_ln429, i15 %sext_ln429_1" [HLS/case_1/case_1.cc:429]   --->   Operation 702 'mul' 'm199' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln435_1 = trunc i9 %m186" [HLS/case_1/case_1.cc:435]   --->   Operation 703 'trunc' 'trunc_ln435_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln440 = trunc i9 %m194" [HLS/case_1/case_1.cc:440]   --->   Operation 704 'trunc' 'trunc_ln440' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 705 [1/1] (3.74ns)   --->   "%m210 = mul i7 %trunc_ln440_1, i7 %trunc_ln440" [HLS/case_1/case_1.cc:440]   --->   Operation 705 'mul' 'm210' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln463 = sext i11 %add_ln417" [HLS/case_1/case_1.cc:463]   --->   Operation 706 'sext' 'sext_ln463' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 707 [1/1] (0.00ns)   --->   "%write_ln463 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_19, i16 %sext_ln463" [HLS/case_1/case_1.cc:463]   --->   Operation 707 'write' 'write_ln463' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln464 = sext i4 %m190" [HLS/case_1/case_1.cc:464]   --->   Operation 708 'sext' 'sext_ln464' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 709 [1/1] (0.00ns)   --->   "%write_ln464 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_20, i16 %sext_ln464" [HLS/case_1/case_1.cc:464]   --->   Operation 709 'write' 'write_ln464' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln465 = sext i15 %m199" [HLS/case_1/case_1.cc:465]   --->   Operation 710 'sext' 'sext_ln465' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 711 [1/1] (0.00ns)   --->   "%write_ln465 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_21, i16 %sext_ln465" [HLS/case_1/case_1.cc:465]   --->   Operation 711 'write' 'write_ln465' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln472 = sext i7 %m210" [HLS/case_1/case_1.cc:472]   --->   Operation 712 'sext' 'sext_ln472' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 713 [1/1] (0.00ns)   --->   "%write_ln472 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_28, i16 %sext_ln472" [HLS/case_1/case_1.cc:472]   --->   Operation 713 'write' 'write_ln472' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 8.56>
ST_23 : Operation 714 [2/3] (1.05ns) (grouped into DSP with root node m195)   --->   "%mul_ln425 = mul i7 %trunc_ln425, i7 %sext_ln425" [HLS/case_1/case_1.cc:425]   --->   Operation 714 'mul' 'mul_ln425' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i14 %m185" [HLS/case_1/case_1.cc:416]   --->   Operation 715 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i14 %m185" [HLS/case_1/case_1.cc:416]   --->   Operation 716 'sext' 'sext_ln416' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i10 %add_ln421" [HLS/case_1/case_1.cc:422]   --->   Operation 717 'sext' 'sext_ln422' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 718 [1/1] (8.56ns)   --->   "%mul_ln422 = mul i24 %sext_ln416, i24 %sext_ln422" [HLS/case_1/case_1.cc:422]   --->   Operation 718 'mul' 'mul_ln422' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 719 [1/1] (0.00ns)   --->   "%specfucore_ln165 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln422, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:165]   --->   Operation 719 'specfucore' 'specfucore_ln165' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln423 = sext i11 %m188" [HLS/case_1/case_1.cc:423]   --->   Operation 720 'sext' 'sext_ln423' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln423_1 = sext i11 %m188" [HLS/case_1/case_1.cc:423]   --->   Operation 721 'sext' 'sext_ln423_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln423_2 = sext i9 %m173" [HLS/case_1/case_1.cc:423]   --->   Operation 722 'sext' 'sext_ln423_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 723 [1/1] (5.63ns)   --->   "%m193 = mul i14 %sext_ln423_1, i14 %sext_ln423_2" [HLS/case_1/case_1.cc:423]   --->   Operation 723 'mul' 'm193' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln427 = sext i7 %m196" [HLS/case_1/case_1.cc:427]   --->   Operation 724 'sext' 'sext_ln427' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln427_1 = sext i5 %m174" [HLS/case_1/case_1.cc:427]   --->   Operation 725 'sext' 'sext_ln427_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 726 [1/1] (5.90ns)   --->   "%mul_ln427 = mul i12 %sext_ln427, i12 %sext_ln427_1" [HLS/case_1/case_1.cc:427]   --->   Operation 726 'mul' 'mul_ln427' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 727 [1/1] (0.00ns)   --->   "%specfucore_ln170 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln427, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:170]   --->   Operation 727 'specfucore' 'specfucore_ln170' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 728 [1/1] (0.00ns)   --->   "%m197 = trunc i12 %mul_ln427" [HLS/case_1/case_1.cc:427]   --->   Operation 728 'trunc' 'm197' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln430 = sext i11 %m188" [HLS/case_1/case_1.cc:430]   --->   Operation 729 'sext' 'sext_ln430' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 730 [1/1] (1.63ns)   --->   "%add_ln430 = add i12 %sext_ln430, i12 %sext_ln427" [HLS/case_1/case_1.cc:430]   --->   Operation 730 'add' 'add_ln430' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln433 = trunc i14 %m193" [HLS/case_1/case_1.cc:433]   --->   Operation 731 'trunc' 'trunc_ln433' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 732 [1/1] (1.54ns)   --->   "%m203 = add i12 %trunc_ln433, i12 %trunc_ln424" [HLS/case_1/case_1.cc:433]   --->   Operation 732 'add' 'm203' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln434 = trunc i24 %mul_ln422" [HLS/case_1/case_1.cc:434]   --->   Operation 733 'trunc' 'trunc_ln434' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 734 [1/1] (3.49ns)   --->   "%m205 = mul i5 %trunc_ln435_1, i5 %trunc_ln435" [HLS/case_1/case_1.cc:435]   --->   Operation 734 'mul' 'm205' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln438 = trunc i14 %m193" [HLS/case_1/case_1.cc:438]   --->   Operation 735 'trunc' 'trunc_ln438' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 736 [1/1] (8.56ns)   --->   "%mul_ln439 = mul i25 %zext_ln416, i25 %sext_ln423" [HLS/case_1/case_1.cc:439]   --->   Operation 736 'mul' 'mul_ln439' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 737 [1/1] (0.00ns)   --->   "%m209 = trunc i25 %mul_ln439" [HLS/case_1/case_1.cc:439]   --->   Operation 737 'trunc' 'm209' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 738 [1/1] (0.00ns)   --->   "%specfucore_ln182 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln439, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:182]   --->   Operation 738 'specfucore' 'specfucore_ln182' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln471 = sext i13 %m209" [HLS/case_1/case_1.cc:471]   --->   Operation 739 'sext' 'sext_ln471' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 740 [1/1] (0.00ns)   --->   "%write_ln471 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_27, i16 %sext_ln471" [HLS/case_1/case_1.cc:471]   --->   Operation 740 'write' 'write_ln471' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.85>
ST_24 : Operation 741 [1/3] (0.00ns) (grouped into DSP with root node m195)   --->   "%mul_ln425 = mul i7 %trunc_ln425, i7 %sext_ln425" [HLS/case_1/case_1.cc:425]   --->   Operation 741 'mul' 'mul_ln425' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i11 %m188" [HLS/case_1/case_1.cc:423]   --->   Operation 742 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln425_1 = sext i6 %m171" [HLS/case_1/case_1.cc:425]   --->   Operation 743 'sext' 'sext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 744 [2/2] (2.10ns) (root node of the DSP)   --->   "%m195 = add i7 %mul_ln425, i7 %sext_ln425_1" [HLS/case_1/case_1.cc:425]   --->   Operation 744 'add' 'm195' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln431 = sext i12 %add_ln430" [HLS/case_1/case_1.cc:431]   --->   Operation 745 'sext' 'sext_ln431' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln431 = zext i9 %m197" [HLS/case_1/case_1.cc:431]   --->   Operation 746 'zext' 'zext_ln431' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln431_1 = sext i9 %m197" [HLS/case_1/case_1.cc:431]   --->   Operation 747 'sext' 'sext_ln431_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 748 [1/1] (7.85ns)   --->   "%mul_ln431 = mul i21 %sext_ln431, i21 %sext_ln431_1" [HLS/case_1/case_1.cc:431]   --->   Operation 748 'mul' 'mul_ln431' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 749 [1/1] (0.00ns)   --->   "%specfucore_ln174 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln431, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:174]   --->   Operation 749 'specfucore' 'specfucore_ln174' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 750 [1/1] (0.00ns)   --->   "%m201 = trunc i21 %mul_ln431" [HLS/case_1/case_1.cc:431]   --->   Operation 750 'trunc' 'm201' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 751 [1/1] (7.49ns)   --->   "%mul_ln432 = mul i17 %zext_ln423, i17 %zext_ln431" [HLS/case_1/case_1.cc:432]   --->   Operation 751 'mul' 'mul_ln432' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 752 [1/1] (0.00ns)   --->   "%m202 = trunc i17 %mul_ln432" [HLS/case_1/case_1.cc:432]   --->   Operation 752 'trunc' 'm202' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 753 [1/1] (0.00ns)   --->   "%specfucore_ln175 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln432, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:175]   --->   Operation 753 'specfucore' 'specfucore_ln175' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln434 = sext i12 %m203" [HLS/case_1/case_1.cc:434]   --->   Operation 754 'sext' 'sext_ln434' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 755 [1/1] (5.59ns)   --->   "%m204 = mul i15 %trunc_ln434, i15 %sext_ln434" [HLS/case_1/case_1.cc:434]   --->   Operation 755 'mul' 'm204' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i7 %m184" [HLS/case_1/case_1.cc:436]   --->   Operation 756 'zext' 'zext_ln436' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 757 [1/1] (6.78ns)   --->   "%mul_ln436 = mul i9 %m197, i9 %zext_ln436" [HLS/case_1/case_1.cc:436]   --->   Operation 757 'mul' 'mul_ln436' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 758 [1/1] (0.00ns)   --->   "%m206 = trunc i9 %mul_ln436" [HLS/case_1/case_1.cc:436]   --->   Operation 758 'trunc' 'm206' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 759 [1/1] (0.00ns)   --->   "%specfucore_ln179 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln436, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:179]   --->   Operation 759 'specfucore' 'specfucore_ln179' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 760 [1/1] (4.35ns)   --->   "%m208 = mul i9 %trunc_ln438, i9 %m194" [HLS/case_1/case_1.cc:441]   --->   Operation 760 'mul' 'm208' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 761 [1/1] (1.82ns)   --->   "%m211 = add i9 %m208, i9 %m186" [HLS/case_1/case_1.cc:441]   --->   Operation 761 'add' 'm211' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i9 %m208" [HLS/case_1/case_1.cc:442]   --->   Operation 762 'trunc' 'trunc_ln442' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln466 = sext i12 %m201" [HLS/case_1/case_1.cc:466]   --->   Operation 763 'sext' 'sext_ln466' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 764 [1/1] (0.00ns)   --->   "%write_ln466 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_22, i16 %sext_ln466" [HLS/case_1/case_1.cc:466]   --->   Operation 764 'write' 'write_ln466' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln467 = sext i8 %m202" [HLS/case_1/case_1.cc:467]   --->   Operation 765 'sext' 'sext_ln467' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 766 [1/1] (0.00ns)   --->   "%write_ln467 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_23, i16 %sext_ln467" [HLS/case_1/case_1.cc:467]   --->   Operation 766 'write' 'write_ln467' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln468 = sext i15 %m204" [HLS/case_1/case_1.cc:468]   --->   Operation 767 'sext' 'sext_ln468' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 768 [1/1] (0.00ns)   --->   "%write_ln468 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_24, i16 %sext_ln468" [HLS/case_1/case_1.cc:468]   --->   Operation 768 'write' 'write_ln468' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln469 = sext i4 %m206" [HLS/case_1/case_1.cc:469]   --->   Operation 769 'sext' 'sext_ln469' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 770 [1/1] (0.00ns)   --->   "%write_ln469 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_25, i16 %sext_ln469" [HLS/case_1/case_1.cc:469]   --->   Operation 770 'write' 'write_ln469' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln473 = sext i9 %m211" [HLS/case_1/case_1.cc:473]   --->   Operation 771 'sext' 'sext_ln473' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 772 [1/1] (0.00ns)   --->   "%write_ln473 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_29, i16 %sext_ln473" [HLS/case_1/case_1.cc:473]   --->   Operation 772 'write' 'write_ln473' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.84>
ST_25 : Operation 773 [1/2] (2.10ns) (root node of the DSP)   --->   "%m195 = add i7 %mul_ln425, i7 %sext_ln425_1" [HLS/case_1/case_1.cc:425]   --->   Operation 773 'add' 'm195' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln428 = sext i5 %m174" [HLS/case_1/case_1.cc:428]   --->   Operation 774 'sext' 'sext_ln428' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln428_1 = sext i7 %m195" [HLS/case_1/case_1.cc:428]   --->   Operation 775 'sext' 'sext_ln428_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 776 [1/1] (3.74ns)   --->   "%m198 = mul i10 %sext_ln428_1, i10 %sext_ln428" [HLS/case_1/case_1.cc:428]   --->   Operation 776 'mul' 'm198' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln442 = sext i5 %m205" [HLS/case_1/case_1.cc:442]   --->   Operation 777 'sext' 'sext_ln442' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 778 [1/1] (3.74ns)   --->   "%m212 = mul i7 %trunc_ln442, i7 %sext_ln442" [HLS/case_1/case_1.cc:442]   --->   Operation 778 'mul' 'm212' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln474 = sext i7 %m212" [HLS/case_1/case_1.cc:474]   --->   Operation 779 'sext' 'sext_ln474' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 780 [1/1] (0.00ns)   --->   "%write_ln474 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_30, i16 %sext_ln474" [HLS/case_1/case_1.cc:474]   --->   Operation 780 'write' 'write_ln474' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.13>
ST_26 : Operation 781 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_92" [HLS/case_1/case_1.cc:6]   --->   Operation 781 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 782 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0"   --->   Operation 782 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 783 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 783 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 784 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1"   --->   Operation 784 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 785 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 785 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 786 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2"   --->   Operation 786 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 787 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 787 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 788 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3"   --->   Operation 788 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 789 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 789 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 790 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4"   --->   Operation 790 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 791 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 791 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 792 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5"   --->   Operation 792 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 793 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 793 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 794 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6"   --->   Operation 794 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 795 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 795 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 796 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7"   --->   Operation 796 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 797 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 797 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 798 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8"   --->   Operation 798 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 799 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 799 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 800 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9"   --->   Operation 800 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 801 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 801 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 802 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10"   --->   Operation 802 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 803 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 803 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 804 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11"   --->   Operation 804 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 805 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 805 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 806 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12"   --->   Operation 806 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 807 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 807 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 808 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13"   --->   Operation 808 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 809 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 809 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 810 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14"   --->   Operation 810 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 811 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 811 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 812 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15"   --->   Operation 812 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 813 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 813 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 814 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16"   --->   Operation 814 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 815 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 815 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 816 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17"   --->   Operation 816 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 817 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 817 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 818 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_18"   --->   Operation 818 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 819 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_18, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 819 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 820 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_19"   --->   Operation 820 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 821 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_19, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 821 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 822 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_20"   --->   Operation 822 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 823 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_20, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 823 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 824 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_21"   --->   Operation 824 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 825 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_21, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 825 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 826 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_22"   --->   Operation 826 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 827 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_22, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 827 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 828 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_23"   --->   Operation 828 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 829 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_23, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 829 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 830 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_24"   --->   Operation 830 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 831 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_24, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 831 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 832 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_25"   --->   Operation 832 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 833 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_25, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 833 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 834 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_26"   --->   Operation 834 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 835 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_26, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 835 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 836 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0"   --->   Operation 836 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 837 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 837 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 838 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1"   --->   Operation 838 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 839 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 839 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 840 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2"   --->   Operation 840 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 841 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 841 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 842 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3"   --->   Operation 842 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 843 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 843 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 844 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4"   --->   Operation 844 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 845 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 845 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 846 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5"   --->   Operation 846 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 847 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 847 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 848 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6"   --->   Operation 848 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 849 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 849 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 850 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7"   --->   Operation 850 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 851 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 851 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 852 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8"   --->   Operation 852 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 853 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 853 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 854 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9"   --->   Operation 854 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 855 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 855 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 856 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10"   --->   Operation 856 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 857 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 857 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 858 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11"   --->   Operation 858 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 859 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 859 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 860 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12"   --->   Operation 860 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 861 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 861 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 862 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13"   --->   Operation 862 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 863 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 863 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 864 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14"   --->   Operation 864 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 865 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 865 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 866 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15"   --->   Operation 866 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 867 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 867 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 868 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16"   --->   Operation 868 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 869 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 869 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 870 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17"   --->   Operation 870 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 871 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 871 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 872 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18"   --->   Operation 872 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 873 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 873 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 874 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_19"   --->   Operation 874 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 875 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_19, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 875 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 876 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_20"   --->   Operation 876 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 877 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_20, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 877 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 878 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_21"   --->   Operation 878 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 879 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_21, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 879 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 880 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_22"   --->   Operation 880 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 881 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_22, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 881 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 882 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_23"   --->   Operation 882 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 883 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_23, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 883 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 884 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_24"   --->   Operation 884 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 885 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_24, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 885 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 886 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_25"   --->   Operation 886 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 887 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_25, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 887 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 888 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_26"   --->   Operation 888 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 889 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_26, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 889 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 890 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_27"   --->   Operation 890 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 891 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_27, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 891 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 892 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_28"   --->   Operation 892 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 893 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_28, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 893 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 894 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_29"   --->   Operation 894 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 895 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_29, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 895 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 896 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_30"   --->   Operation 896 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 897 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_30, void @empty_90, i32 0, i32 0, void @empty_91, i32 0, i32 0, void @empty_91, void @empty_91, void @empty_91, i32 0, i32 0, i32 0, i32 0, void @empty_91, void @empty_91, i32 4294967295, i32 0, i32 0"   --->   Operation 897 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 898 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89" [HLS/case_1/case_1.cc:256]   --->   Operation 898 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 899 [1/1] (0.00ns)   --->   "%rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin1" [HLS/case_1/case_1.cc:258]   --->   Operation 899 'specregionend' 'rend46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 900 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [HLS/case_1/case_1.cc:258]   --->   Operation 900 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 901 [1/1] (0.00ns)   --->   "%rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin2" [HLS/case_1/case_1.cc:259]   --->   Operation 901 'specregionend' 'rend44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 902 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87" [HLS/case_1/case_1.cc:259]   --->   Operation 902 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 903 [1/1] (0.00ns)   --->   "%rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin3" [HLS/case_1/case_1.cc:260]   --->   Operation 903 'specregionend' 'rend42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 904 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [HLS/case_1/case_1.cc:260]   --->   Operation 904 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 905 [1/1] (0.00ns)   --->   "%rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin4" [HLS/case_1/case_1.cc:261]   --->   Operation 905 'specregionend' 'rend40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 906 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85" [HLS/case_1/case_1.cc:262]   --->   Operation 906 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 907 [1/1] (0.00ns)   --->   "%rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin5" [HLS/case_1/case_1.cc:263]   --->   Operation 907 'specregionend' 'rend38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 908 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [HLS/case_1/case_1.cc:263]   --->   Operation 908 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 909 [1/1] (0.00ns)   --->   "%rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin6" [HLS/case_1/case_1.cc:264]   --->   Operation 909 'specregionend' 'rend36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 910 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [HLS/case_1/case_1.cc:264]   --->   Operation 910 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 911 [1/1] (0.00ns)   --->   "%rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin7" [HLS/case_1/case_1.cc:265]   --->   Operation 911 'specregionend' 'rend32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 912 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [HLS/case_1/case_1.cc:265]   --->   Operation 912 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 913 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8" [HLS/case_1/case_1.cc:266]   --->   Operation 913 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 914 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84" [HLS/case_1/case_1.cc:269]   --->   Operation 914 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 915 [1/1] (0.00ns)   --->   "%rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin" [HLS/case_1/case_1.cc:270]   --->   Operation 915 'specregionend' 'rend28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 916 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83" [HLS/case_1/case_1.cc:270]   --->   Operation 916 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 917 [1/1] (0.00ns)   --->   "%rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin10" [HLS/case_1/case_1.cc:271]   --->   Operation 917 'specregionend' 'rend26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 918 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94" [HLS/case_1/case_1.cc:271]   --->   Operation 918 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 919 [1/1] (0.00ns)   --->   "%rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin11" [HLS/case_1/case_1.cc:272]   --->   Operation 919 'specregionend' 'rend24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 920 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [HLS/case_1/case_1.cc:272]   --->   Operation 920 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 921 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin12" [HLS/case_1/case_1.cc:273]   --->   Operation 921 'specregionend' 'rend22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 922 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [HLS/case_1/case_1.cc:273]   --->   Operation 922 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 923 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin14" [HLS/case_1/case_1.cc:274]   --->   Operation 923 'specregionend' 'rend20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 924 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [HLS/case_1/case_1.cc:278]   --->   Operation 924 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 925 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin15" [HLS/case_1/case_1.cc:279]   --->   Operation 925 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 926 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [HLS/case_1/case_1.cc:280]   --->   Operation 926 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 927 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin13" [HLS/case_1/case_1.cc:281]   --->   Operation 927 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 928 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [HLS/case_1/case_1.cc:282]   --->   Operation 928 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 929 [1/1] (0.00ns)   --->   "%rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin16" [HLS/case_1/case_1.cc:283]   --->   Operation 929 'specregionend' 'rend238' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 930 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [HLS/case_1/case_1.cc:283]   --->   Operation 930 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 931 [1/1] (0.00ns)   --->   "%rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin17" [HLS/case_1/case_1.cc:284]   --->   Operation 931 'specregionend' 'rend236' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 932 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [HLS/case_1/case_1.cc:285]   --->   Operation 932 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 933 [1/1] (0.00ns)   --->   "%rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin18" [HLS/case_1/case_1.cc:286]   --->   Operation 933 'specregionend' 'rend234' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 934 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [HLS/case_1/case_1.cc:286]   --->   Operation 934 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 935 [1/1] (0.00ns)   --->   "%rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin19" [HLS/case_1/case_1.cc:287]   --->   Operation 935 'specregionend' 'rend232' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 936 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [HLS/case_1/case_1.cc:287]   --->   Operation 936 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 937 [1/1] (0.00ns)   --->   "%rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin20" [HLS/case_1/case_1.cc:288]   --->   Operation 937 'specregionend' 'rend230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 938 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [HLS/case_1/case_1.cc:290]   --->   Operation 938 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 939 [1/1] (0.00ns)   --->   "%rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin21" [HLS/case_1/case_1.cc:291]   --->   Operation 939 'specregionend' 'rend228' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 940 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [HLS/case_1/case_1.cc:291]   --->   Operation 940 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 941 [1/1] (0.00ns)   --->   "%rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin22" [HLS/case_1/case_1.cc:292]   --->   Operation 941 'specregionend' 'rend226' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 942 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [HLS/case_1/case_1.cc:294]   --->   Operation 942 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 943 [1/1] (0.00ns)   --->   "%rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin23" [HLS/case_1/case_1.cc:295]   --->   Operation 943 'specregionend' 'rend222' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 944 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [HLS/case_1/case_1.cc:299]   --->   Operation 944 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 945 [1/1] (0.00ns)   --->   "%rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin24" [HLS/case_1/case_1.cc:300]   --->   Operation 945 'specregionend' 'rend216' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 946 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [HLS/case_1/case_1.cc:301]   --->   Operation 946 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 947 [1/1] (0.00ns)   --->   "%rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin25" [HLS/case_1/case_1.cc:302]   --->   Operation 947 'specregionend' 'rend214' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 948 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [HLS/case_1/case_1.cc:302]   --->   Operation 948 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 949 [1/1] (0.00ns)   --->   "%rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin26" [HLS/case_1/case_1.cc:303]   --->   Operation 949 'specregionend' 'rend212' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 950 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [HLS/case_1/case_1.cc:304]   --->   Operation 950 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 951 [1/1] (0.00ns)   --->   "%rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin27" [HLS/case_1/case_1.cc:305]   --->   Operation 951 'specregionend' 'rend208' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 952 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [HLS/case_1/case_1.cc:307]   --->   Operation 952 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 953 [1/1] (0.00ns)   --->   "%rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin28" [HLS/case_1/case_1.cc:308]   --->   Operation 953 'specregionend' 'rend206' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 954 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [HLS/case_1/case_1.cc:309]   --->   Operation 954 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 955 [1/1] (0.00ns)   --->   "%rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin29" [HLS/case_1/case_1.cc:310]   --->   Operation 955 'specregionend' 'rend204' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 956 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [HLS/case_1/case_1.cc:313]   --->   Operation 956 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 957 [1/1] (0.00ns)   --->   "%rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin30" [HLS/case_1/case_1.cc:314]   --->   Operation 957 'specregionend' 'rend202' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 958 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [HLS/case_1/case_1.cc:316]   --->   Operation 958 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 959 [1/1] (0.00ns)   --->   "%rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin31" [HLS/case_1/case_1.cc:317]   --->   Operation 959 'specregionend' 'rend200' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 960 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [HLS/case_1/case_1.cc:317]   --->   Operation 960 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 961 [1/1] (0.00ns)   --->   "%rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin32" [HLS/case_1/case_1.cc:318]   --->   Operation 961 'specregionend' 'rend198' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 962 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [HLS/case_1/case_1.cc:320]   --->   Operation 962 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 963 [1/1] (0.00ns)   --->   "%rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin33" [HLS/case_1/case_1.cc:321]   --->   Operation 963 'specregionend' 'rend190' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 964 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [HLS/case_1/case_1.cc:321]   --->   Operation 964 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 965 [1/1] (0.00ns)   --->   "%rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin34" [HLS/case_1/case_1.cc:322]   --->   Operation 965 'specregionend' 'rend188' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 966 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [HLS/case_1/case_1.cc:322]   --->   Operation 966 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 967 [1/1] (0.00ns)   --->   "%rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin35" [HLS/case_1/case_1.cc:323]   --->   Operation 967 'specregionend' 'rend186' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 968 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [HLS/case_1/case_1.cc:323]   --->   Operation 968 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 969 [1/1] (0.00ns)   --->   "%rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin36" [HLS/case_1/case_1.cc:324]   --->   Operation 969 'specregionend' 'rend184' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 970 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [HLS/case_1/case_1.cc:328]   --->   Operation 970 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 971 [1/1] (0.00ns)   --->   "%rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin37" [HLS/case_1/case_1.cc:329]   --->   Operation 971 'specregionend' 'rend180' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 972 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [HLS/case_1/case_1.cc:329]   --->   Operation 972 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 973 [1/1] (0.00ns)   --->   "%rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin38" [HLS/case_1/case_1.cc:330]   --->   Operation 973 'specregionend' 'rend178' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 974 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [HLS/case_1/case_1.cc:330]   --->   Operation 974 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 975 [1/1] (0.00ns)   --->   "%rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin39" [HLS/case_1/case_1.cc:331]   --->   Operation 975 'specregionend' 'rend176' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 976 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [HLS/case_1/case_1.cc:332]   --->   Operation 976 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 977 [1/1] (0.00ns)   --->   "%rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin40" [HLS/case_1/case_1.cc:333]   --->   Operation 977 'specregionend' 'rend172' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 978 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [HLS/case_1/case_1.cc:333]   --->   Operation 978 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 979 [1/1] (0.00ns)   --->   "%rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin41" [HLS/case_1/case_1.cc:334]   --->   Operation 979 'specregionend' 'rend170' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 980 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [HLS/case_1/case_1.cc:335]   --->   Operation 980 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 981 [1/1] (0.00ns)   --->   "%rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin42" [HLS/case_1/case_1.cc:336]   --->   Operation 981 'specregionend' 'rend168' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 982 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [HLS/case_1/case_1.cc:336]   --->   Operation 982 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 983 [1/1] (0.00ns)   --->   "%rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin43" [HLS/case_1/case_1.cc:337]   --->   Operation 983 'specregionend' 'rend166' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 984 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [HLS/case_1/case_1.cc:340]   --->   Operation 984 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 985 [1/1] (0.00ns)   --->   "%rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin44" [HLS/case_1/case_1.cc:341]   --->   Operation 985 'specregionend' 'rend162' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 986 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [HLS/case_1/case_1.cc:342]   --->   Operation 986 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 987 [1/1] (0.00ns)   --->   "%rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin45" [HLS/case_1/case_1.cc:343]   --->   Operation 987 'specregionend' 'rend158' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 988 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [HLS/case_1/case_1.cc:343]   --->   Operation 988 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 989 [1/1] (0.00ns)   --->   "%rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin46" [HLS/case_1/case_1.cc:344]   --->   Operation 989 'specregionend' 'rend156' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 990 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [HLS/case_1/case_1.cc:345]   --->   Operation 990 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 991 [1/1] (0.00ns)   --->   "%rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin48" [HLS/case_1/case_1.cc:346]   --->   Operation 991 'specregionend' 'rend154' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 992 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [HLS/case_1/case_1.cc:352]   --->   Operation 992 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 993 [1/1] (0.00ns)   --->   "%rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin49" [HLS/case_1/case_1.cc:353]   --->   Operation 993 'specregionend' 'rend150' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 994 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [HLS/case_1/case_1.cc:354]   --->   Operation 994 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 995 [1/1] (0.00ns)   --->   "%rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin50" [HLS/case_1/case_1.cc:355]   --->   Operation 995 'specregionend' 'rend148' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 996 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [HLS/case_1/case_1.cc:355]   --->   Operation 996 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 997 [1/1] (0.00ns)   --->   "%rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin51" [HLS/case_1/case_1.cc:356]   --->   Operation 997 'specregionend' 'rend146' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 998 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [HLS/case_1/case_1.cc:357]   --->   Operation 998 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 999 [1/1] (0.00ns)   --->   "%rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin52" [HLS/case_1/case_1.cc:358]   --->   Operation 999 'specregionend' 'rend144' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1000 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [HLS/case_1/case_1.cc:359]   --->   Operation 1000 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1001 [1/1] (0.00ns)   --->   "%rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin54" [HLS/case_1/case_1.cc:360]   --->   Operation 1001 'specregionend' 'rend142' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1002 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [HLS/case_1/case_1.cc:360]   --->   Operation 1002 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1003 [1/1] (0.00ns)   --->   "%rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin55" [HLS/case_1/case_1.cc:361]   --->   Operation 1003 'specregionend' 'rend140' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1004 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [HLS/case_1/case_1.cc:364]   --->   Operation 1004 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1005 [1/1] (0.00ns)   --->   "%rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin56" [HLS/case_1/case_1.cc:365]   --->   Operation 1005 'specregionend' 'rend136' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1006 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [HLS/case_1/case_1.cc:368]   --->   Operation 1006 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1007 [1/1] (0.00ns)   --->   "%rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin58" [HLS/case_1/case_1.cc:369]   --->   Operation 1007 'specregionend' 'rend134' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1008 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [HLS/case_1/case_1.cc:369]   --->   Operation 1008 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1009 [1/1] (0.00ns)   --->   "%rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin60" [HLS/case_1/case_1.cc:370]   --->   Operation 1009 'specregionend' 'rend132' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1010 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [HLS/case_1/case_1.cc:370]   --->   Operation 1010 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1011 [1/1] (0.00ns)   --->   "%rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin62" [HLS/case_1/case_1.cc:371]   --->   Operation 1011 'specregionend' 'rend128' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1012 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [HLS/case_1/case_1.cc:371]   --->   Operation 1012 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1013 [1/1] (0.00ns)   --->   "%rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin64" [HLS/case_1/case_1.cc:372]   --->   Operation 1013 'specregionend' 'rend126' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1014 [1/1] (0.00ns)   --->   "%rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [HLS/case_1/case_1.cc:374]   --->   Operation 1014 'specregionbegin' 'rbegin66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1015 [1/1] (0.00ns)   --->   "%rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin66" [HLS/case_1/case_1.cc:375]   --->   Operation 1015 'specregionend' 'rend124' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1016 [1/1] (0.00ns)   --->   "%rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [HLS/case_1/case_1.cc:375]   --->   Operation 1016 'specregionbegin' 'rbegin68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1017 [1/1] (0.00ns)   --->   "%rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin68" [HLS/case_1/case_1.cc:376]   --->   Operation 1017 'specregionend' 'rend122' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1018 [1/1] (0.00ns)   --->   "%rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [HLS/case_1/case_1.cc:376]   --->   Operation 1018 'specregionbegin' 'rbegin70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1019 [1/1] (0.00ns)   --->   "%rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin70" [HLS/case_1/case_1.cc:377]   --->   Operation 1019 'specregionend' 'rend120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1020 [1/1] (0.00ns)   --->   "%rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [HLS/case_1/case_1.cc:379]   --->   Operation 1020 'specregionbegin' 'rbegin72' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1021 [1/1] (0.00ns)   --->   "%rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin72" [HLS/case_1/case_1.cc:380]   --->   Operation 1021 'specregionend' 'rend118' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1022 [1/1] (0.00ns)   --->   "%rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [HLS/case_1/case_1.cc:381]   --->   Operation 1022 'specregionbegin' 'rbegin73' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1023 [1/1] (0.00ns)   --->   "%rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin73" [HLS/case_1/case_1.cc:382]   --->   Operation 1023 'specregionend' 'rend116' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1024 [1/1] (0.00ns)   --->   "%rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [HLS/case_1/case_1.cc:382]   --->   Operation 1024 'specregionbegin' 'rbegin74' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1025 [1/1] (0.00ns)   --->   "%rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin74" [HLS/case_1/case_1.cc:383]   --->   Operation 1025 'specregionend' 'rend114' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1026 [1/1] (0.00ns)   --->   "%rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [HLS/case_1/case_1.cc:386]   --->   Operation 1026 'specregionbegin' 'rbegin76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1027 [1/1] (0.00ns)   --->   "%rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin76" [HLS/case_1/case_1.cc:387]   --->   Operation 1027 'specregionend' 'rend106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1028 [1/1] (0.00ns)   --->   "%rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [HLS/case_1/case_1.cc:388]   --->   Operation 1028 'specregionbegin' 'rbegin78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1029 [1/1] (0.00ns)   --->   "%rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin78" [HLS/case_1/case_1.cc:389]   --->   Operation 1029 'specregionend' 'rend104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1030 [1/1] (0.00ns)   --->   "%rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [HLS/case_1/case_1.cc:389]   --->   Operation 1030 'specregionbegin' 'rbegin80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1031 [1/1] (0.00ns)   --->   "%rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin80" [HLS/case_1/case_1.cc:390]   --->   Operation 1031 'specregionend' 'rend102' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1032 [1/1] (0.00ns)   --->   "%rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [HLS/case_1/case_1.cc:390]   --->   Operation 1032 'specregionbegin' 'rbegin82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1033 [1/1] (0.00ns)   --->   "%rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin82" [HLS/case_1/case_1.cc:391]   --->   Operation 1033 'specregionend' 'rend100' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1034 [1/1] (0.00ns)   --->   "%rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [HLS/case_1/case_1.cc:391]   --->   Operation 1034 'specregionbegin' 'rbegin84' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1035 [1/1] (0.00ns)   --->   "%rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin84" [HLS/case_1/case_1.cc:392]   --->   Operation 1035 'specregionend' 'rend98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1036 [1/1] (0.00ns)   --->   "%rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [HLS/case_1/case_1.cc:392]   --->   Operation 1036 'specregionbegin' 'rbegin86' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1037 [1/1] (0.00ns)   --->   "%rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin86" [HLS/case_1/case_1.cc:393]   --->   Operation 1037 'specregionend' 'rend96' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1038 [1/1] (0.00ns)   --->   "%rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [HLS/case_1/case_1.cc:393]   --->   Operation 1038 'specregionbegin' 'rbegin87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1039 [1/1] (0.00ns)   --->   "%rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin87" [HLS/case_1/case_1.cc:394]   --->   Operation 1039 'specregionend' 'rend94' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1040 [1/1] (0.00ns)   --->   "%rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [HLS/case_1/case_1.cc:394]   --->   Operation 1040 'specregionbegin' 'rbegin88' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1041 [1/1] (0.00ns)   --->   "%rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin88" [HLS/case_1/case_1.cc:395]   --->   Operation 1041 'specregionend' 'rend92' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1042 [1/1] (0.00ns)   --->   "%rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [HLS/case_1/case_1.cc:399]   --->   Operation 1042 'specregionbegin' 'rbegin83' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1043 [1/1] (0.00ns)   --->   "%rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin83" [HLS/case_1/case_1.cc:400]   --->   Operation 1043 'specregionend' 'rend84' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1044 [1/1] (0.00ns)   --->   "%rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [HLS/case_1/case_1.cc:400]   --->   Operation 1044 'specregionbegin' 'rbegin81' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1045 [1/1] (0.00ns)   --->   "%rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin81" [HLS/case_1/case_1.cc:401]   --->   Operation 1045 'specregionend' 'rend82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1046 [1/1] (0.00ns)   --->   "%rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [HLS/case_1/case_1.cc:402]   --->   Operation 1046 'specregionbegin' 'rbegin79' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1047 [1/1] (0.00ns)   --->   "%rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin79" [HLS/case_1/case_1.cc:403]   --->   Operation 1047 'specregionend' 'rend80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1048 [1/1] (0.00ns)   --->   "%rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [HLS/case_1/case_1.cc:403]   --->   Operation 1048 'specregionbegin' 'rbegin77' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1049 [1/1] (0.00ns)   --->   "%rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin77" [HLS/case_1/case_1.cc:404]   --->   Operation 1049 'specregionend' 'rend78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1050 [1/1] (0.00ns)   --->   "%rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [HLS/case_1/case_1.cc:405]   --->   Operation 1050 'specregionbegin' 'rbegin75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1051 [1/1] (0.00ns)   --->   "%rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin75" [HLS/case_1/case_1.cc:406]   --->   Operation 1051 'specregionend' 'rend76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1052 [1/1] (0.00ns)   --->   "%rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [HLS/case_1/case_1.cc:407]   --->   Operation 1052 'specregionbegin' 'rbegin71' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1053 [1/1] (0.00ns)   --->   "%rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin71" [HLS/case_1/case_1.cc:408]   --->   Operation 1053 'specregionend' 'rend72' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1054 [1/1] (0.00ns)   --->   "%rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [HLS/case_1/case_1.cc:408]   --->   Operation 1054 'specregionbegin' 'rbegin69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1055 [1/1] (0.00ns)   --->   "%rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin69" [HLS/case_1/case_1.cc:409]   --->   Operation 1055 'specregionend' 'rend70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1056 [1/1] (0.00ns)   --->   "%rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [HLS/case_1/case_1.cc:410]   --->   Operation 1056 'specregionbegin' 'rbegin67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1057 [1/1] (0.00ns)   --->   "%rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin67" [HLS/case_1/case_1.cc:411]   --->   Operation 1057 'specregionend' 'rend68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1058 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [HLS/case_1/case_1.cc:411]   --->   Operation 1058 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1059 [1/1] (0.00ns)   --->   "%rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin65" [HLS/case_1/case_1.cc:412]   --->   Operation 1059 'specregionend' 'rend66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1060 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [HLS/case_1/case_1.cc:412]   --->   Operation 1060 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1061 [1/1] (0.00ns)   --->   "%rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin61" [HLS/case_1/case_1.cc:413]   --->   Operation 1061 'specregionend' 'rend62' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1062 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [HLS/case_1/case_1.cc:413]   --->   Operation 1062 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1063 [1/1] (0.00ns)   --->   "%rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin59" [HLS/case_1/case_1.cc:414]   --->   Operation 1063 'specregionend' 'rend60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1064 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [HLS/case_1/case_1.cc:414]   --->   Operation 1064 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1065 [1/1] (0.00ns)   --->   "%rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin57" [HLS/case_1/case_1.cc:415]   --->   Operation 1065 'specregionend' 'rend58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1066 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [HLS/case_1/case_1.cc:417]   --->   Operation 1066 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1067 [1/1] (0.00ns)   --->   "%rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin53" [HLS/case_1/case_1.cc:418]   --->   Operation 1067 'specregionend' 'rend54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1068 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88" [HLS/case_1/case_1.cc:421]   --->   Operation 1068 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1069 [1/1] (0.00ns)   --->   "%rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin47" [HLS/case_1/case_1.cc:422]   --->   Operation 1069 'specregionend' 'rend48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1070 [1/1] (0.00ns)   --->   "%rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [HLS/case_1/case_1.cc:425]   --->   Operation 1070 'specregionbegin' 'rbegin89' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1071 [1/1] (0.00ns)   --->   "%rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin89" [HLS/case_1/case_1.cc:426]   --->   Operation 1071 'specregionend' 'rend218' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1072 [1/1] (0.00ns)   --->   "%rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [HLS/case_1/case_1.cc:426]   --->   Operation 1072 'specregionbegin' 'rbegin90' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1073 [1/1] (0.00ns)   --->   "%rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin90" [HLS/case_1/case_1.cc:427]   --->   Operation 1073 'specregionend' 'rend196' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1074 [1/1] (0.00ns)   --->   "%rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [HLS/case_1/case_1.cc:430]   --->   Operation 1074 'specregionbegin' 'rbegin91' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1075 [1/1] (0.00ns)   --->   "%rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin91" [HLS/case_1/case_1.cc:431]   --->   Operation 1075 'specregionend' 'rend152' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1076 [1/1] (0.00ns)   --->   "%rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [HLS/case_1/case_1.cc:431]   --->   Operation 1076 'specregionbegin' 'rbegin92' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1077 [1/1] (0.00ns)   --->   "%rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin92" [HLS/case_1/case_1.cc:432]   --->   Operation 1077 'specregionend' 'rend130' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1078 [1/1] (0.00ns)   --->   "%rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [HLS/case_1/case_1.cc:435]   --->   Operation 1078 'specregionbegin' 'rbegin85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1079 [1/1] (0.00ns)   --->   "%rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin85" [HLS/case_1/case_1.cc:436]   --->   Operation 1079 'specregionend' 'rend86' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1080 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [HLS/case_1/case_1.cc:436]   --->   Operation 1080 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln437 = sext i10 %m198" [HLS/case_1/case_1.cc:437]   --->   Operation 1081 'sext' 'sext_ln437' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln437_1 = sext i5 %m205" [HLS/case_1/case_1.cc:437]   --->   Operation 1082 'sext' 'sext_ln437_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1083 [1/1] (7.13ns)   --->   "%mul_ln437 = mul i15 %sext_ln437, i15 %sext_ln437_1" [HLS/case_1/case_1.cc:437]   --->   Operation 1083 'mul' 'mul_ln437' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1084 [1/1] (0.00ns)   --->   "%specfucore_ln180 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln437, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:180]   --->   Operation 1084 'specfucore' 'specfucore_ln180' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1085 [1/1] (0.00ns)   --->   "%m207 = trunc i15 %mul_ln437" [HLS/case_1/case_1.cc:437]   --->   Operation 1085 'trunc' 'm207' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1086 [1/1] (0.00ns)   --->   "%rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin63" [HLS/case_1/case_1.cc:437]   --->   Operation 1086 'specregionend' 'rend64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1087 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [HLS/case_1/case_1.cc:438]   --->   Operation 1087 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1088 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin9" [HLS/case_1/case_1.cc:439]   --->   Operation 1088 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln470 = sext i13 %m207" [HLS/case_1/case_1.cc:470]   --->   Operation 1089 'sext' 'sext_ln470' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1090 [1/1] (0.00ns)   --->   "%write_ln470 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_26, i16 %sext_ln470" [HLS/case_1/case_1.cc:470]   --->   Operation 1090 'write' 'write_ln470' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1091 [1/1] (0.00ns)   --->   "%ret_ln477 = ret" [HLS/case_1/case_1.cc:477]   --->   Operation 1091 'ret' 'ret_ln477' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 9.275ns
The critical path consists of the following:
	wire read operation ('in25', HLS/case_1/case_1.cc:66) on port 'in_data_24' (HLS/case_1/case_1.cc:66) [198]  (0.000 ns)
	'mul' operation 21 bit ('mul_ln263', HLS/case_1/case_1.cc:263) [239]  (9.275 ns)

 <State 2>: 7.138ns
The critical path consists of the following:
	wire read operation ('in_data_8_read', HLS/case_1/case_1.cc:34) on port 'in_data_8' (HLS/case_1/case_1.cc:34) [177]  (0.000 ns)
	'mul' operation 15 bit ('mul_ln261', HLS/case_1/case_1.cc:261) [230]  (7.138 ns)

 <State 3>: 9.275ns
The critical path consists of the following:
	wire read operation ('in17', HLS/case_1/case_1.cc:50) on port 'in_data_16' (HLS/case_1/case_1.cc:50) [186]  (0.000 ns)
	'mul' operation 19 bit ('mul_ln272', HLS/case_1/case_1.cc:272) [290]  (9.275 ns)

 <State 4>: 6.782ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln287', HLS/case_1/case_1.cc:287) [355]  (6.782 ns)

 <State 5>: 7.245ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln270', HLS/case_1/case_1.cc:270) [278]  (5.905 ns)
	'mul' operation 2 bit ('m63', HLS/case_1/case_1.cc:293) [383]  (1.340 ns)

 <State 6>: 8.563ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln292', HLS/case_1/case_1.cc:292) [377]  (8.563 ns)

 <State 7>: 8.563ns
The critical path consists of the following:
	'mul' operation 22 bit ('mul_ln303', HLS/case_1/case_1.cc:303) [421]  (8.563 ns)

 <State 8>: 7.851ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln330', HLS/case_1/case_1.cc:330) [541]  (7.851 ns)

 <State 9>: 7.851ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln331', HLS/case_1/case_1.cc:331) [548]  (7.851 ns)

 <State 10>: 7.851ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln341', HLS/case_1/case_1.cc:341) [587]  (7.851 ns)

 <State 11>: 7.851ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln344', HLS/case_1/case_1.cc:344) [601]  (7.851 ns)

 <State 12>: 9.275ns
The critical path consists of the following:
	'mul' operation 25 bit ('mul_ln356', HLS/case_1/case_1.cc:356) [648]  (9.275 ns)

 <State 13>: 7.851ns
The critical path consists of the following:
	'mul' operation 20 bit ('mul_ln353', HLS/case_1/case_1.cc:353) [632]  (7.851 ns)

 <State 14>: 7.851ns
The critical path consists of the following:
	'mul' operation 23 bit ('mul_ln371', HLS/case_1/case_1.cc:371) [714]  (7.851 ns)

 <State 15>: 8.207ns
The critical path consists of the following:
	'mul' operation 25 bit ('mul_ln372', HLS/case_1/case_1.cc:372) [722]  (8.207 ns)

 <State 16>: 8.207ns
The critical path consists of the following:
	'mul' operation 20 bit ('mul_ln393', HLS/case_1/case_1.cc:393) [827]  (8.207 ns)

 <State 17>: 6.782ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln382', HLS/case_1/case_1.cc:382) [770]  (6.782 ns)

 <State 18>: 8.207ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln387', HLS/case_1/case_1.cc:387) [793]  (8.207 ns)

 <State 19>: 8.207ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln392', HLS/case_1/case_1.cc:392) [819]  (8.207 ns)

 <State 20>: 8.919ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln406', HLS/case_1/case_1.cc:406) [893]  (8.919 ns)

 <State 21>: 7.851ns
The critical path consists of the following:
	'mul' operation 20 bit ('mul_ln412', HLS/case_1/case_1.cc:412) [926]  (7.851 ns)

 <State 22>: 8.563ns
The critical path consists of the following:
	'mul' operation 23 bit ('mul_ln418', HLS/case_1/case_1.cc:418) [955]  (8.563 ns)

 <State 23>: 8.563ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln422', HLS/case_1/case_1.cc:422) [968]  (8.563 ns)

 <State 24>: 7.851ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln431', HLS/case_1/case_1.cc:431) [1007]  (7.851 ns)

 <State 25>: 5.840ns
The critical path consists of the following:
	'add' operation 7 bit of DSP[980] ('m195', HLS/case_1/case_1.cc:425) [980]  (2.100 ns)
	'mul' operation 10 bit ('m198', HLS/case_1/case_1.cc:428) [997]  (3.740 ns)

 <State 26>: 7.138ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln437', HLS/case_1/case_1.cc:437) [1032]  (7.138 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
