{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712141031191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712141031192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 11:43:51 2024 " "Processing started: Wed Apr  3 11:43:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712141031192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712141031192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712141031192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712141031712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712141031712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccN-Shell " "Found design unit 1: AccN-Shell" {  } { { "AccN.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/AccN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712141044018 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccN " "Found entity 1: AccN" {  } { { "AccN.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/AccN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712141044018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712141044018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderN-Behavioral " "Found design unit 1: AdderN-Behavioral" {  } { { "AdderN.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/AdderN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712141044021 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderN " "Found entity 1: AdderN" {  } { { "AdderN.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/AdderN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712141044021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712141044021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulo/onedrive - universidade de aveiro/ua/2 semestre/lsd/trabalhos praticos/aula5/regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/paulo/onedrive - universidade de aveiro/ua/2 semestre/lsd/trabalhos praticos/aula5/regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Behavioral " "Found design unit 1: RegN-Behavioral" {  } { { "../RegN.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/RegN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712141044025 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "../RegN.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/RegN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712141044025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712141044025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accn_demo.bdf 1 1 " "Using design file accn_demo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AccN_Demo " "Found entity 1: AccN_Demo" {  } { { "accn_demo.bdf" "" { Schematic "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/accn_demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712141044100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712141044100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AccN_Demo " "Elaborating entity \"AccN_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712141044101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccN AccN:inst " "Elaborating entity \"AccN\" for hierarchy \"AccN:inst\"" {  } { { "accn_demo.bdf" "inst" { Schematic "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/accn_demo.bdf" { { 64 264 472 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712141044110 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataOut AccN.vhd(8) " "VHDL Signal Declaration warning at AccN.vhd(8): used implicit default value for signal \"dataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "AccN.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/AccN.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712141044112 "|AccN_Demo|AccN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AdderN AccN:inst\|AdderN:adder_core A:behavioral " "Elaborating entity \"AdderN\" using architecture \"A:behavioral\" for hierarchy \"AccN:inst\|AdderN:adder_core\"" {  } { { "AccN.vhd" "adder_core" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/AccN.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712141044113 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 4 AdderN.vhd(15) " "VHDL expression error at AdderN.vhd(15): expression has 8 elements, but must have 4 elements" {  } { { "AdderN.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/AdderN.vhd" 15 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1712141044116 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "AccN:inst\|AdderN:adder_core " "Can't elaborate user hierarchy \"AccN:inst\|AdderN:adder_core\"" {  } { { "AccN.vhd" "adder_core" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/aula5/parte2/AccN.vhd" 18 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712141044116 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712141044288 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr  3 11:44:04 2024 " "Processing ended: Wed Apr  3 11:44:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712141044288 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712141044288 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712141044288 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712141044288 ""}
