{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749406911992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749406911993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  8 19:21:51 2025 " "Processing started: Sun Jun  8 19:21:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749406911993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406911993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_RISCV_Multicycle -c CPU_RISCV_Multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_RISCV_Multicycle -c CPU_RISCV_Multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406911993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749406912763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749406912763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/two_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file three_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_to_one_mux " "Found entity 1: three_to_one_mux" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/three_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "size_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file size_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Size_decoder " "Found entity 1: Size_decoder" {  } { { "Size_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/Size_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Risc_V.v(21) " "Verilog HDL information at Risc_V.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Risc_V.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/Risc_V.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749406928362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 Risc_V " "Found entity 1: Risc_V" {  } { { "Risc_V.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/Risc_V.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file main_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_FSM " "Found entity 1: Main_FSM" {  } { { "Main_FSM.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/Main_FSM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inst_decoder " "Found entity 1: Inst_decoder" {  } { { "Inst_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/Inst_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_and_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_and_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_and_data_memory " "Found entity 1: instruction_and_data_memory" {  } { { "instruction_and_data_memory.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/instruction_and_data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extend " "Found entity 1: immediate_extend" {  } { { "immediate_extend.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/immediate_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop_with_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop_with_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop_with_enable " "Found entity 1: d_flip_flop_with_enable" {  } { { "d_flip_flop_with_enable.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/d_flip_flop_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928388 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_flip_flop.v(7) " "Verilog HDL information at d_flip_flop.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "d_flip_flop.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/d_flip_flop.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749406928391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928392 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(74) " "Verilog HDL warning at datapath.v(74): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749406928395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(75) " "Verilog HDL warning at datapath.v(75): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749406928396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_RISCV " "Found entity 1: CPU_RISCV" {  } { { "CPU_RISCV.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/CPU_RISCV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "Control_unit.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/Control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "ALU_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Risc_V " "Found entity 1: tb_Risc_V" {  } { { "tb_Risc_V.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/tb_Risc_V.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406928441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406928441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Risc_V " "Elaborating entity \"Risc_V\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749406928523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 risc_v.v(27) " "Verilog HDL assignment warning at risc_v.v(27): truncated value with size 32 to match size of target (9)" {  } { { "risc_v.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/risc_v.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749406928525 "|Risc_V"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:ctrl " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:ctrl\"" {  } { { "risc_v.v" "ctrl" { Text "C:/Users/brahim/Desktop/Risc_V/risc_v.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_FSM Control_unit:ctrl\|Main_FSM:Fsm " "Elaborating entity \"Main_FSM\" for hierarchy \"Control_unit:ctrl\|Main_FSM:Fsm\"" {  } { { "control_unit.v" "Fsm" { Text "C:/Users/brahim/Desktop/Risc_V/control_unit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928530 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main_fsm.v(43) " "Verilog HDL Case Statement information at main_fsm.v(43): all case item expressions in this case statement are onehot" {  } { { "main_fsm.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/main_fsm.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1749406928533 "|Risc_V|Control_unit:ctrl|Main_FSM:Fsm"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "main_fsm.v(92) " "Verilog HDL warning at main_fsm.v(92): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "main_fsm.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/main_fsm.v" 92 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1749406928533 "|Risc_V|Control_unit:ctrl|Main_FSM:Fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder Control_unit:ctrl\|ALU_decoder:alu_dec " "Elaborating entity \"ALU_decoder\" for hierarchy \"Control_unit:ctrl\|ALU_decoder:alu_dec\"" {  } { { "control_unit.v" "alu_dec" { Text "C:/Users/brahim/Desktop/Risc_V/control_unit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inst_decoder Control_unit:ctrl\|Inst_decoder:Imm_choice " "Elaborating entity \"Inst_decoder\" for hierarchy \"Control_unit:ctrl\|Inst_decoder:Imm_choice\"" {  } { { "control_unit.v" "Imm_choice" { Text "C:/Users/brahim/Desktop/Risc_V/control_unit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Size_decoder Control_unit:ctrl\|Size_decoder:size_data " "Elaborating entity \"Size_decoder\" for hierarchy \"Control_unit:ctrl\|Size_decoder:size_data\"" {  } { { "control_unit.v" "size_data" { Text "C:/Users/brahim/Desktop/Risc_V/control_unit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_path " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_path\"" {  } { { "risc_v.v" "data_path" { Text "C:/Users/brahim/Desktop/Risc_V/risc_v.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop_with_enable datapath:data_path\|d_flip_flop_with_enable:PCFlipFlop " "Elaborating entity \"d_flip_flop_with_enable\" for hierarchy \"datapath:data_path\|d_flip_flop_with_enable:PCFlipFlop\"" {  } { { "datapath.v" "PCFlipFlop" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux datapath:data_path\|two_to_one_mux:addressMux " "Elaborating entity \"two_to_one_mux\" for hierarchy \"datapath:data_path\|two_to_one_mux:addressMux\"" {  } { { "datapath.v" "addressMux" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_and_data_memory datapath:data_path\|instruction_and_data_memory:memory " "Elaborating entity \"instruction_and_data_memory\" for hierarchy \"datapath:data_path\|instruction_and_data_memory:memory\"" {  } { { "datapath.v" "memory" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928551 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instruction_and_data_memory.v(22) " "Verilog HDL Always Construct warning at instruction_and_data_memory.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_and_data_memory.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/instruction_and_data_memory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749406928593 "|Risc_V|datapath:data_path|instruction_and_data_memory:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp instruction_and_data_memory.v(91) " "Verilog HDL Always Construct warning at instruction_and_data_memory.v(91): inferring latch(es) for variable \"data_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_and_data_memory.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/instruction_and_data_memory.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749406928593 "|Risc_V|datapath:data_path|instruction_and_data_memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop datapath:data_path\|d_flip_flop:dataFlipFlop " "Elaborating entity \"d_flip_flop\" for hierarchy \"datapath:data_path\|d_flip_flop:dataFlipFlop\"" {  } { { "datapath.v" "dataFlipFlop" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:data_path\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"datapath:data_path\|register_file:registers\"" {  } { { "datapath.v" "registers" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928603 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(15) " "Verilog HDL Always Construct warning at register_file.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/register_file.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749406928621 "|Risc_V|datapath:data_path|register_file:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extend datapath:data_path\|immediate_extend:extend " "Elaborating entity \"immediate_extend\" for hierarchy \"datapath:data_path\|immediate_extend:extend\"" {  } { { "datapath.v" "extend" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_one_mux datapath:data_path\|three_to_one_mux:srcAMux " "Elaborating entity \"three_to_one_mux\" for hierarchy \"datapath:data_path\|three_to_one_mux:srcAMux\"" {  } { { "datapath.v" "srcAMux" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:data_path\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:data_path\|alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406928631 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|Inst_decoder:Imm_choice\|ImmSrc\[0\] " "Converted tri-state buffer \"Control_unit:ctrl\|Inst_decoder:Imm_choice\|ImmSrc\[0\]\" feeding internal logic into a wire" {  } { { "inst_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/inst_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|Inst_decoder:Imm_choice\|ImmSrc\[1\] " "Converted tri-state buffer \"Control_unit:ctrl\|Inst_decoder:Imm_choice\|ImmSrc\[1\]\" feeding internal logic into a wire" {  } { { "inst_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/inst_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[0\] " "Converted tri-state buffer \"Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[0\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[1\] " "Converted tri-state buffer \"Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[1\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[2\] " "Converted tri-state buffer \"Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[2\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[3\] " "Converted tri-state buffer \"Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[3\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1749406931035 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1749406931035 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:data_path\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:data_path\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/brahim/Desktop/Risc_V/alu.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749406950259 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:data_path\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:data_path\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "C:/Users/brahim/Desktop/Risc_V/alu.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749406950259 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749406950259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data_path\|alu:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"datapath:data_path\|alu:ALU\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406950345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data_path\|alu:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"datapath:data_path\|alu:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749406950345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749406950345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749406950345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749406950345 ""}  } { { "alu.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749406950345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/brahim/Desktop/Risc_V/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406950438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406950438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/brahim/Desktop/Risc_V/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406950462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406950462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/brahim/Desktop/Risc_V/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406950612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406950612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data_path\|alu:ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"datapath:data_path\|alu:ALU\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406950665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data_path\|alu:ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"datapath:data_path\|alu:ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749406950665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749406950665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749406950665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749406950665 ""}  } { { "alu.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749406950665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/brahim/Desktop/Risc_V/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749406950736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406950736 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749406954024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749406969752 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749406996548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/brahim/Desktop/Risc_V/output_files/CPU_RISCV_Multicycle.map.smsg " "Generated suppressed messages file C:/Users/brahim/Desktop/Risc_V/output_files/CPU_RISCV_Multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406997068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749406998021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749406998021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8850 " "Implemented 8850 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749406999216 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749406999216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8767 " "Implemented 8767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749406999216 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1749406999216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749406999216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749406999315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  8 19:23:19 2025 " "Processing ended: Sun Jun  8 19:23:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749406999315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749406999315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749406999315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749406999315 ""}
