
---------- Begin Simulation Statistics ----------
final_tick                               490275835500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101404                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   101741                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6049.30                       # Real time elapsed on the host
host_tick_rate                               81046687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613421301                       # Number of instructions simulated
sim_ops                                     615460094                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.490276                       # Number of seconds simulated
sim_ticks                                490275835500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.970269                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76394376                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88861390                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6517989                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119849064                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11672799                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11809807                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          137008                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155541501                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052684                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509389                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4605597                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138976874                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17570591                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532333                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54565017                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561810244                       # Number of instructions committed
system.cpu0.commit.committedOps             562320904                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    887276354                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.633761                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.434895                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    624168632     70.35%     70.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    157049874     17.70%     88.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     33991220      3.83%     91.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34634416      3.90%     95.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12126126      1.37%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4366233      0.49%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1099889      0.12%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2269373      0.26%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17570591      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    887276354                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671941                       # Number of function calls committed.
system.cpu0.commit.int_insts                543451638                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174760403                       # Number of loads committed
system.cpu0.commit.membars                    1019943                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019949      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311061584     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269784     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814608     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562320904                       # Class of committed instruction
system.cpu0.commit.refs                     245084420                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561810244                       # Number of Instructions Simulated
system.cpu0.committedOps                    562320904                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.722789                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.722789                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            114734517                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1917048                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74763271                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             628199767                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               342533229                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                432488869                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4610689                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8547905                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2574725                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155541501                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                100297701                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    554613819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2344010                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     646104058                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          285                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13046254                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160703                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         335804587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88067175                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.667545                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         896942029                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.720911                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.936878                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               445353919     49.65%     49.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               333202699     37.15%     86.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61226089      6.83%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43711380      4.87%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10575867      1.18%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1751633      0.20%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   99319      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     467      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020656      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           896942029                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       70938510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4719741                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146462685                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.632098                       # Inst execution rate
system.cpu0.iew.exec_refs                   275397440                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77294826                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89586879                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197426758                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512614                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2372467                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78335621                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616869710                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198102614                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3947599                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611795161                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                504700                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2271615                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4610689                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3346570                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       137477                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9456171                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30033                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5442                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3541539                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22666355                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8011604                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5442                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       830092                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3889649                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272628582                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604789214                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836132                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227953398                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.624859                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604922681                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744337128                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386757708                       # number of integer regfile writes
system.cpu0.ipc                              0.580454                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.580454                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020996      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332421595     53.99%     54.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213117      0.68%     54.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018061      0.17%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199913464     32.47%     87.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77155475     12.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615742760                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     876406                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001423                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 168404     19.22%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                607317     69.30%     88.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               100672     11.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615598114                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2129379980                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604789162                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        671423038                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615336972                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615742760                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532738                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54548803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            76133                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           405                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12417390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    896942029                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.686491                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.873442                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          469725527     52.37%     52.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          284890560     31.76%     84.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104429085     11.64%     95.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31167059      3.47%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5866623      0.65%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             383628      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             322204      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              83747      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73596      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      896942029                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.636176                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7443040                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1402949                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197426758                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78335621                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1033                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       967880539                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12671151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               96860511                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357828528                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4081453                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               347148457                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4662176                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7229                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761970662                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             624917929                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          400821688                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                430084195                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9692024                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4610689                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18138384                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42993156                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761970618                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         99793                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3109                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8058677                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3098                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1486578814                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1243445881                       # The number of ROB writes
system.cpu0.timesIdled                       11591631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1000                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.047511                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2939704                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3672449                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           386328                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4873636                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137440                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140792                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3352                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5500598                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8775                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509174                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           287901                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419882                       # Number of branches committed
system.cpu1.commit.bw_lim_events               484901                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528232                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2473857                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19245340                       # Number of instructions committed
system.cpu1.commit.committedOps              19754730                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114933665                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171879                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820303                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106719620     92.85%     92.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4102324      3.57%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1378381      1.20%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1260901      1.10%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323541      0.28%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       116616      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475178      0.41%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72203      0.06%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       484901      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114933665                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227487                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18554090                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320477                       # Number of loads committed
system.cpu1.commit.membars                    1018439                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018439      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646771     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829651     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259731      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19754730                       # Class of committed instruction
system.cpu1.commit.refs                       7089394                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19245340                       # Number of Instructions Simulated
system.cpu1.committedOps                     19754730                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.035040                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.035040                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101576986                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               103286                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2796978                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23291702                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3814555                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8566554                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288367                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               257938                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1190019                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5500598                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3649968                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110955005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71965                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23855820                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 773588                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047359                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4094681                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3077144                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205394                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115436481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211079                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.633771                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100197026     86.80%     86.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9379673      8.13%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3498716      3.03%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1711921      1.48%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  406784      0.35%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  228565      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13473      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     313      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115436481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         709920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              307358                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4777558                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185203                       # Inst execution rate
system.cpu1.iew.exec_refs                     7763667                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1852905                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86520460                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5968815                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510063                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           307848                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1931509                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22223416                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5910762                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           270822                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21510669                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                347130                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               829432                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288367                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1820601                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20476                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          144884                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6721                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          529                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1264                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       648338                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       162592                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           529                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92829                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        214529                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12268257                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21223828                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839473                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10298869                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182733                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21232847                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26795690                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14220777                       # number of integer regfile writes
system.cpu1.ipc                              0.165699                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165699                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018639      4.68%      4.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12912627     59.28%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6490089     29.80%     93.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1359992      6.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21781491                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     606190                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027831                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122255     20.17%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                425613     70.21%     90.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                58318      9.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21369026                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159641316                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21223816                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24692398                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20694728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21781491                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528688                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2468685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            35691                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           456                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1116140                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115436481                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188688                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.640886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102029431     88.39%     88.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8750622      7.58%     95.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2654680      2.30%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             933827      0.81%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             720046      0.62%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             133456      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             155905      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              30978      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27536      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115436481                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187535                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3282448                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          353486                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5968815                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1931509                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu1.numCycles                       116146401                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   864387400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92029936                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13166356                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3337923                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4307956                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                701850                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4065                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28722506                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22922336                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15343565                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8917765                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5618538                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288367                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9863471                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2177209                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28722494                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28986                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               833                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7065806                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           831                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136676350                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44961043                       # The number of ROB writes
system.cpu1.timesIdled                          12983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.936060                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2455846                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3413929                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           413174                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4701105                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99281                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         147806                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           48525                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5161096                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2627                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509181                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           257297                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647180                       # Number of branches committed
system.cpu2.commit.bw_lim_events               436530                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528227                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3493354                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504997                       # Number of instructions committed
system.cpu2.commit.committedOps              17014380                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113325524                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150137                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.773018                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106283222     93.79%     93.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3515287      3.10%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1192392      1.05%     97.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1093490      0.96%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       231067      0.20%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        87426      0.08%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       422569      0.37%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63541      0.06%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       436530      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113325524                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174060                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892777                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697157                       # Number of loads committed
system.cpu2.commit.membars                    1018432                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018432      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796497     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206338     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992975      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014380                       # Class of committed instruction
system.cpu2.commit.refs                       6199325                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504997                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014380                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.916932                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.916932                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101219360                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               158559                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2263369                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21672734                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3437874                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7985445                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                257652                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               304869                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1034808                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5161096                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3530936                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109674100                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57483                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      23737267                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 827058                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045208                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3847492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2555127                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.207923                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113935139                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.214907                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.671966                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                99234804     87.10%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8758005      7.69%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3637756      3.19%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1428474      1.25%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  496600      0.44%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   97286      0.09%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  282016      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     188      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113935139                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         228807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              272579                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4106310                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.162839                       # Inst execution rate
system.cpu2.iew.exec_refs                     6656123                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526881                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87298361                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5659399                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            592801                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           346837                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1722614                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20503363                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5129242                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           169425                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18590333                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                535560                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               886271                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                257652                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1960968                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17700                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          106481                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3967                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          518                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       962242                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       220446                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           234                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       105303                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        167276                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10813083                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18410330                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.850884                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9200675                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.161262                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18415387                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23048752                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12374306                       # number of integer regfile writes
system.cpu2.ipc                              0.144573                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144573                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018640      5.43%      5.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11043214     58.87%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5674419     30.25%     94.54% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023343      5.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18759758                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     575590                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030682                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 116605     20.26%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409858     71.21%     91.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                49123      8.53%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18316692                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152071483                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18410318                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23992489                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18701384                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18759758                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1801979                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3488982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41266                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        273752                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2148510                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113935139                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.164653                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.602882                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102313009     89.80%     89.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7773211      6.82%     96.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2121073      1.86%     98.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             720718      0.63%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             702387      0.62%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             117600      0.10%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143861      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              24707      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18573      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113935139                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.164323                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3772910                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          478161                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5659399                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1722614                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu2.numCycles                       114163946                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   866369461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92044676                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441846                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2718652                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3977818                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                753695                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2650                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26239594                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21236083                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14334225                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8207947                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5856835                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                257652                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9416658                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2892379                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26239582                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30388                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               816                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5887557                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           816                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133395688                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41625357                       # The number of ROB writes
system.cpu2.timesIdled                           4666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.841149                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3466855                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3992180                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           876831                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5715234                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            116526                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204739                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           88213                       # Number of indirect misses.
system.cpu3.branchPred.lookups                6548578                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1263                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509167                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           466951                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470686                       # Number of branches committed
system.cpu3.commit.bw_lim_events               372624                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10040925                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860720                       # Number of instructions committed
system.cpu3.commit.committedOps              16370080                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105767518                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154774                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.778471                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     98942236     93.55%     93.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3402747      3.22%     96.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1186587      1.12%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1040120      0.98%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       215450      0.20%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        73940      0.07%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       475391      0.45%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        58423      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       372624      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105767518                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151220                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254946                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568728                       # Number of loads committed
system.cpu3.commit.membars                    1018398                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018398      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353874     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077895     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919775      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370080                       # Class of committed instruction
system.cpu3.commit.refs                       5997682                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860720                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370080                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.778452                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.778452                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             89602964                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               410560                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2975854                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              28768361                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5110669                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 11008239                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                467245                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               470892                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1186973                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    6548578                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5177156                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    100867627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                84659                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      32374417                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1754250                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.060911                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5631337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3583381                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.301126                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107376090                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.313791                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.820564                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                87768681     81.74%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11633256     10.83%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 4576164      4.26%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1945199      1.81%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  606049      0.56%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  432586      0.40%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  413930      0.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107376090                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         135041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              480037                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4496232                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.177301                       # Inst execution rate
system.cpu3.iew.exec_refs                     6418143                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442999                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               76141382                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7332207                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            987941                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           389303                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2418058                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           26407249                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4975144                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           302982                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             19061795                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                497242                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               922663                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                467245                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1992176                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15884                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           95793                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2253                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          159                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2763479                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       989104                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           113                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43928                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        436109                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 11265846                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18907098                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.818749                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9223903                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.175862                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18912019                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                23664650                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12557298                       # number of integer regfile writes
system.cpu3.ipc                              0.147526                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147526                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018618      5.26%      5.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11892081     61.41%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5516358     28.49%     95.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             937580      4.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              19364777                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     577854                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029840                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 122425     21.19%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407267     70.48%     91.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                48158      8.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18923997                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         146747709                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18907086                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         36444492                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  23445171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 19364777                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2962078                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10037168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64239                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1433864                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7527170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107376090                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.180345                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.622340                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95110366     88.58%     88.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8496996      7.91%     96.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1970831      1.84%     98.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             819557      0.76%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             677295      0.63%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             115184      0.11%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140122      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              24296      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21443      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107376090                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.180119                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5538653                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          848031                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7332207                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2418058                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu3.numCycles                       107511131                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   873022411                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               80798139                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036878                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2888188                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5969327                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                812678                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1255                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             34091535                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              28028325                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           18979117                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10949065                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5234656                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                467245                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9159008                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7942239                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        34091523                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         33306                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               969                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6304111                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           963                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   131804612                       # The number of ROB reads
system.cpu3.rob.rob_writes                   54431434                       # The number of ROB writes
system.cpu3.timesIdled                           2386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2341782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4639817                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311686                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        47547                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25938033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1910239                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52002205                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1957786                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             834749                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1575160                       # Transaction distribution
system.membus.trans_dist::CleanEvict           722763                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              918                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            564                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1505590                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1505558                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        834749                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            73                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6980124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6980124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    250589888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               250589888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1379                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2341894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2341894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2341894                       # Request fanout histogram
system.membus.respLayer1.occupancy        12564595750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11622370504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3355396682.170543                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20131163163.439072                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows            1      0.78%      0.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     96.90%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 197926399500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57429663500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 432846172000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3524940                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3524940                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3524940                       # number of overall hits
system.cpu2.icache.overall_hits::total        3524940                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5996                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5996                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5996                       # number of overall misses
system.cpu2.icache.overall_misses::total         5996                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    232336500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    232336500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    232336500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    232336500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3530936                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3530936                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3530936                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3530936                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001698                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001698                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001698                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001698                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 38748.582388                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38748.582388                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 38748.582388                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38748.582388                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          360                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.428571                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5349                       # number of writebacks
system.cpu2.icache.writebacks::total             5349                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          615                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          615                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          615                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          615                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5381                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5381                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5381                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5381                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    209679500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    209679500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    209679500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    209679500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001524                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001524                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001524                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001524                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 38966.641888                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 38966.641888                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 38966.641888                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 38966.641888                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5349                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3524940                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3524940                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5996                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5996                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    232336500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    232336500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3530936                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3530936                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001698                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001698                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 38748.582388                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38748.582388                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          615                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          615                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5381                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5381                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    209679500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    209679500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001524                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001524                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 38966.641888                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 38966.641888                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977147                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3465314                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5349                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           647.843335                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        347769000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977147                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999286                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999286                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7067253                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7067253                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4614404                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4614404                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4614404                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4614404                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1317556                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1317556                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1317556                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1317556                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 178298394550                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 178298394550                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 178298394550                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 178298394550                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5931960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5931960                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5931960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5931960                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.222111                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.222111                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.222111                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.222111                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135325.097795                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135325.097795                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135325.097795                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135325.097795                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1426219                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        74912                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17883                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1147                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.752782                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.311247                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531733                       # number of writebacks
system.cpu2.dcache.writebacks::total           531733                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       991324                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       991324                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       991324                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       991324                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326232                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326232                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326232                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326232                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38708371787                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38708371787                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38708371787                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38708371787                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054996                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054996                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054996                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054996                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118652.896672                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118652.896672                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118652.896672                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118652.896672                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531733                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4158170                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4158170                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       781209                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       781209                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  81922141500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  81922141500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4939379                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4939379                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158159                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158159                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104865.844480                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104865.844480                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       625626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       625626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155583                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155583                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17108384500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17108384500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031498                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031498                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109963.071158                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109963.071158                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       456234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        456234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       536347                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       536347                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  96376253050                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  96376253050                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.540356                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.540356                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 179690.113024                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 179690.113024                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       365698                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       365698                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170649                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170649                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21599987287                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21599987287                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171925                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171925                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126575.528055                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126575.528055                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          311                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          225                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          225                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5116500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5116500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.419776                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.419776                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        22740                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        22740                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          151                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.138060                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.138060                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6648.648649                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6648.648649                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1026500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1026500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.455801                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.455801                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6221.212121                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6221.212121                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       890500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       890500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.444751                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.444751                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5531.055901                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5531.055901                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       399000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       399000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       374000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       374000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284845                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284845                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224336                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224336                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20928136500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20928136500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509181                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509181                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440582                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440582                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93289.246933                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93289.246933                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224336                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224336                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20703800500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20703800500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440582                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440582                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92289.246933                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92289.246933                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.796145                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5448279                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550401                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.898745                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        347780500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.796145                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.931130                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.931130                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13434506                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13434506                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3604675549.586777                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   20770119082.866116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 197926489500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54110094000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 436165741500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5173959                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5173959                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5173959                       # number of overall hits
system.cpu3.icache.overall_hits::total        5173959                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3197                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3197                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3197                       # number of overall misses
system.cpu3.icache.overall_misses::total         3197                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    147064500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    147064500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    147064500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    147064500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5177156                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5177156                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5177156                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5177156                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000618                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000618                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000618                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000618                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 46000.781983                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46000.781983                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 46000.781983                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46000.781983                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2898                       # number of writebacks
system.cpu3.icache.writebacks::total             2898                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          267                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          267                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2930                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2930                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2930                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2930                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    132354500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    132354500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    132354500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    132354500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000566                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000566                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000566                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000566                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 45172.184300                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45172.184300                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 45172.184300                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45172.184300                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2898                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5173959                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5173959                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3197                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3197                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    147064500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    147064500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5177156                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5177156                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000618                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000618                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 46000.781983                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46000.781983                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          267                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2930                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2930                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    132354500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    132354500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 45172.184300                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45172.184300                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976772                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5118677                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2898                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1766.279158                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        354603000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976772                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999274                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999274                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10357242                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10357242                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4436276                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4436276                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4436276                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4436276                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1290766                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1290766                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1290766                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1290766                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 166821048857                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 166821048857                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 166821048857                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 166821048857                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5727042                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5727042                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5727042                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5727042                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.225381                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.225381                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.225381                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.225381                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 129241.898886                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129241.898886                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 129241.898886                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129241.898886                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1387937                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        76693                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16197                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1049                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.690992                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.110582                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496423                       # number of writebacks
system.cpu3.dcache.writebacks::total           496423                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       984899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       984899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       984899                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       984899                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305867                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305867                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305867                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305867                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  35794051880                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35794051880                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  35794051880                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35794051880                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053408                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053408                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053408                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053408                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117024.889511                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117024.889511                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117024.889511                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117024.889511                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496423                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4026241                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4026241                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       781443                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       781443                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  79953293000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  79953293000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4807684                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4807684                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.162540                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162540                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102314.939157                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102314.939157                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       631297                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       631297                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150146                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150146                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16613510000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16613510000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031230                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031230                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110649.034939                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110649.034939                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       410035                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        410035                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       509323                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       509323                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  86867755857                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  86867755857                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919358                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919358                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.553999                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.553999                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 170555.336902                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 170555.336902                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       353602                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       353602                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155721                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155721                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19180541880                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19180541880                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123172.480783                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123172.480783                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          234                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5492000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5492000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.404844                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.404844                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23470.085470                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23470.085470                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          156                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           78                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       454000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.134948                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.134948                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5820.512821                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5820.512821                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       976500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       976500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.466321                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.466321                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         5425                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         5425                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       831500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       831500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.440415                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.440415                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4891.176471                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4891.176471                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       421500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       421500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       396500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       396500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305655                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305655                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203512                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203512                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19148398500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19148398500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509167                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509167                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399696                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399696                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94089.776033                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94089.776033                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203512                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203512                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18944886500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18944886500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399696                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399696                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93089.776033                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93089.776033                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.077524                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5250368                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509184                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.311337                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        354614500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.077524                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.877423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.877423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12983556                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12983556                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       527965125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   844279396.920510                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2680825500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   483940254000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6335581500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86489917                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86489917                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86489917                       # number of overall hits
system.cpu0.icache.overall_hits::total       86489917                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13807783                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13807783                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13807783                       # number of overall misses
system.cpu0.icache.overall_misses::total     13807783                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179219258495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179219258495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179219258495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179219258495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    100297700                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    100297700                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    100297700                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    100297700                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137668                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137668                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137668                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137668                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12979.582493                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12979.582493                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12979.582493                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12979.582493                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2426                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.323077                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12798719                       # number of writebacks
system.cpu0.icache.writebacks::total         12798719                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1009031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1009031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1009031                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1009031                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12798752                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12798752                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12798752                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12798752                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157251842995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157251842995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157251842995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157251842995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127608                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127608                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127608                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127608                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12286.498168                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12286.498168                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12286.498168                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12286.498168                       # average overall mshr miss latency
system.cpu0.icache.replacements              12798719                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86489917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86489917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13807783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13807783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179219258495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179219258495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    100297700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    100297700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137668                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137668                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12979.582493                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12979.582493                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1009031                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1009031                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12798752                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12798752                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157251842995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157251842995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127608                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127608                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12286.498168                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12286.498168                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           99287259                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12798719                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.757593                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        213394151                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       213394151                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237942509                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237942509                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237942509                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237942509                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16202513                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16202513                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16202513                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16202513                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 529215505860                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 529215505860                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 529215505860                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 529215505860                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254145022                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254145022                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254145022                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254145022                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.063753                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063753                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.063753                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063753                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32662.557090                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32662.557090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32662.557090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32662.557090                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7314413                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       252631                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           141683                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2985                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.625199                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.633501                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11570235                       # number of writebacks
system.cpu0.dcache.writebacks::total         11570235                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4802584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4802584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4802584                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4802584                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11399929                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11399929                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11399929                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11399929                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 225218007304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 225218007304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 225218007304                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 225218007304                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044856                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044856                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044856                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044856                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19756.088595                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19756.088595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19756.088595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19756.088595                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11570235                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172008091                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172008091                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12324299                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12324299                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 336012570000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 336012570000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184332390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184332390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27264.233852                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27264.233852                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2847844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2847844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9476455                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9476455                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 168906771500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 168906771500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17823.835126                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17823.835126                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65934418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65934418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3878214                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3878214                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 193202935860                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 193202935860                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812632                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812632                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49817.502557                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49817.502557                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1954740                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1954740                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1923474                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1923474                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56311235804                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56311235804                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027552                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027552                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29275.797751                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29275.797751                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1225                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1225                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          851                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          851                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8538500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8538500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.409923                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.409923                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10033.490012                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10033.490012                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          823                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          823                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1021000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1021000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013487                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013487                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36464.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36464.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2226500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2226500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1995                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1995                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.139348                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.139348                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8008.992806                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8008.992806                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1955500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1955500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.136341                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.136341                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7189.338235                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7189.338235                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318296                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318296                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191093                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191093                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17329428000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17329428000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509389                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509389                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375142                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90685.833599                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90685.833599                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191093                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191093                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17138335000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17138335000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375142                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89685.833599                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89685.833599                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.870809                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249855176                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11590735                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.556457                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.870809                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        520907731                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       520907731                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12767778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10701724                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               50047                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               43732                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1781                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               42621                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23621479                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12767778                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10701724                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10114                       # number of overall hits
system.l2.overall_hits::.cpu1.data              50047                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3682                       # number of overall hits
system.l2.overall_hits::.cpu2.data              43732                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1781                       # number of overall hits
system.l2.overall_hits::.cpu3.data              42621                       # number of overall hits
system.l2.overall_hits::total                23621479                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             30973                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            867673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488401                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454067                       # number of demand (read+write) misses
system.l2.demand_misses::total                2342519                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            30973                       # number of overall misses
system.l2.overall_misses::.cpu0.data           867673                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4834                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493723                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1699                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488401                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1149                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454067                       # number of overall misses
system.l2.overall_misses::total               2342519                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2695001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  90658286500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    468170500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58014614500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    158604500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57786218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    106876000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53226697000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     263114468500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2695001500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  90658286500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    468170500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58014614500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    158604500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57786218000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    106876000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53226697000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    263114468500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12798751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11569397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14948                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          543770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496688                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25963998                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12798751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11569397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14948                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         543770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496688                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25963998                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.323388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.907963                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.315741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.917818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.392150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.914190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.323388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.907963                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.315741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.917818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.392150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.914190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87011.316308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104484.392738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96849.503517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117504.378974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93351.677457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118317.157418                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93016.536118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 117222.121405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112321.167299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87011.316308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104484.392738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96849.503517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117504.378974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93351.677457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118317.157418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93016.536118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 117222.121405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112321.167299                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1575162                       # number of writebacks
system.l2.writebacks::total                   1575162                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            328                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            368                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            187                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2210                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           328                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           368                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           264                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           187                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2210                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        30888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       867345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2340309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        30888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       867345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2340309                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2379667501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  81963229501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    393960500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53059147500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    117895001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52887480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     79857500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48674996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 239556234003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2379667501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  81963229501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    393960500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53059147500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    117895001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52887480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     79857500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48674996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 239556234003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.296695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.907385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.247352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.917321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.301706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.913813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090137                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.296695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.907385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.247352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.917321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.301706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.913813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090137                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77041.812387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94498.993481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88829.875986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107535.832342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88576.259204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108345.566921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90336.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107241.994580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102360.942082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77041.812387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94498.993481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88829.875986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107535.832342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88576.259204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108345.566921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90336.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107241.994580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102360.942082                       # average overall mshr miss latency
system.l2.replacements                        4254274                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3388207                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3388207                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3388207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3388207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22464572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22464572                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22464572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22464572                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  143                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 91                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1567500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1596000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.910112                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.040816                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.113636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.057692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.388889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19351.851852                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         9500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17538.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1628000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       104000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1831000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.910112                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.040816                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.113636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.057692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.388889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20098.765432                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20120.879121                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.283784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.241379                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.258065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.280000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.270440                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       421500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       140000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       166500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       873000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.283784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.241379                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.258065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.280000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.270440                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20302.325581                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1625758                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            22713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            22941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1697188                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         479229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1505559                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52586870500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40670618500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41241701000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37114563000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171613753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2104987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3202747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.227664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.939209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.939153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.925741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.470084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109732.237615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115900.756321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116473.684359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115501.153002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113986.733831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       479229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1505559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47794580001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37161528500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37700841000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33901213000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156558162501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.939209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.939153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.925741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.470084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99732.236574                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105900.756321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106473.684359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105501.153002                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103986.733500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12767778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3682                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12783355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        30973                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2695001500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    468170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    158604500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    106876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3428652500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12798751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12822010                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.323388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.315741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.392150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87011.316308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96849.503517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93351.677457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93016.536118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88698.809986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          399                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          368                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          265                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1117                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        30888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          884                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2379667501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    393960500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    117895001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     79857500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2971380502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.296695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.247352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.301706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77041.812387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88829.875986                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88576.259204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90336.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79156.601364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9075966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        27334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        20791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        16845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9140936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       388444                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       142814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          798305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38071416000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17343996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16544517000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16112134000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  88072063000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9464410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9939241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.839352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.865956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.887382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98010.050355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121444.648284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123176.986934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121388.466986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110323.827359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          328                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          314                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          187                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1093                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       388116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       797212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34168649500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15897619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15186639000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14773783500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80026691000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.837506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.864254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.886132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88037.209236                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111562.238596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113290.009026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111462.397676                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100383.199199                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           64                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              73                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            77                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.941176                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.948052                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           64                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1262000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       115500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1435500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.941176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.948052                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19718.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19664.383562                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999811                       # Cycle average of tags in use
system.l2.tags.total_refs                    51814818                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4254278                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.179462                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.923117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.796880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.826029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.028046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.128932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.096960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.189981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.420674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.121826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.403532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 833330294                       # Number of tag accesses
system.l2.tags.data_accesses                833330294                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1976768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55510016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        283840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31578176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         85184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31240768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         56576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29048320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          149779648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1976768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       283840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        85184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        56576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2402368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100810240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100810240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          30887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         867344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2340307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1575160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1575160                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4031951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113222011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           578939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         64408999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           173747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         63720799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           115396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         59248933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             305500776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4031951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       578939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       173747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       115396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4900033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205619434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205619434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205619434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4031951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113222011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          578939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        64408999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          173747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        63720799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          115396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        59248933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            511120210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1573739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     30886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    858675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    481942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002906910250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97212                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97213                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5044908                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482011                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2340307                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1575160                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2340307                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1575160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25996                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1421                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            180000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            172246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            170727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           193176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           137739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           100224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75650                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98771423000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11571555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142164754250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42678.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61428.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1048207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  966907                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2340307                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1575160                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  792790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  637324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  405092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  198291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   39518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  13487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1872903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.858477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.395779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.473591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1250995     66.79%     66.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       425394     22.71%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78408      4.19%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32427      1.73%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17562      0.94%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11062      0.59%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7733      0.41%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5696      0.30%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43626      2.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1872903                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.806600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.870629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97208     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97213                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.188392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.176788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.640242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88664     91.21%     91.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              915      0.94%     92.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5971      6.14%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1288      1.32%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              298      0.31%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               59      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97212                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148115904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1663744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100717888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               149779648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100810240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    305.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  490275798500                       # Total gap between requests
system.mem_ctrls.avgGap                     125215.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1976704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54955200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       283840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31241088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        85184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30844288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        56576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28673024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100717888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4031820.165038503241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 112090370.401296272874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 578939.404000057024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63721451.758150137961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 173747.090580400429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62912111.441396951675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 115396.264517711490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 58483453.443627856672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205431066.977397471666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        30887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       867344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1575160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1100290250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45954624250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    207007750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32479537500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     61802750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32539759750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     42691500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29779040500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11797883414000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35623.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52983.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46675.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65826.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46433.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66661.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48293.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65609.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7489958.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7148132460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3799299735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8349194700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4365684360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38701422240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99054824580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     104851332000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       266269890075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.102211                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 271381679250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16371160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 202522996250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6224473500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3308363355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8174985840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3849092280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38701422240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177709806870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38615557440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       276583701525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.138963                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  98477346500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16371160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 375427329000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3511074150.406504                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20599472925.624405                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     97.56%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        62500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 197926540500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58413715000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 431862120500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3632945                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3632945                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3632945                       # number of overall hits
system.cpu1.icache.overall_hits::total        3632945                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17023                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17023                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17023                       # number of overall misses
system.cpu1.icache.overall_misses::total        17023                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    682878500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    682878500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    682878500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    682878500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3649968                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3649968                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3649968                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3649968                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004664                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004664                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004664                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004664                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40115.050226                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40115.050226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40115.050226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40115.050226                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14916                       # number of writebacks
system.cpu1.icache.writebacks::total            14916                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2075                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2075                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2075                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2075                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14948                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14948                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14948                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14948                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    605854500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    605854500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    605854500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    605854500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004095                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004095                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40530.806797                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40530.806797                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40530.806797                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40530.806797                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14916                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3632945                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3632945                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17023                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17023                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    682878500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    682878500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3649968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3649968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004664                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004664                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40115.050226                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40115.050226                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2075                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2075                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14948                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14948                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    605854500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    605854500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004095                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004095                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40530.806797                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40530.806797                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977452                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3595655                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14916                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           241.060271                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        340590000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977452                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999295                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999295                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7314884                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7314884                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5479400                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5479400                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5479400                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5479400                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1444122                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1444122                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1444122                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1444122                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 184668664751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 184668664751                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 184668664751                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 184668664751                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6923522                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6923522                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6923522                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6923522                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208582                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208582                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208582                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208582                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 127876.083012                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127876.083012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 127876.083012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127876.083012                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1538759                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       101973                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20831                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1353                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.868705                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.368071                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543458                       # number of writebacks
system.cpu1.dcache.writebacks::total           543458                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1096577                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1096577                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1096577                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1096577                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       347545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       347545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       347545                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       347545                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40028780603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40028780603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40028780603                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40028780603                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050198                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050198                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050198                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050198                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115175.820694                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115175.820694                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115175.820694                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115175.820694                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543458                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4798794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4798794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       865404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       865404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88576292500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88576292500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5664198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5664198                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152785                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152785                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102352.534192                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102352.534192                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       694752                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       694752                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       170652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       170652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18014263500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18014263500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105561.396878                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105561.396878                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       680606                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        680606                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       578718                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       578718                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96092372251                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96092372251                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459547                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459547                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 166043.517311                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 166043.517311                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       401825                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       401825                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176893                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176893                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22014517103                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22014517103                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124451.035954                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124451.035954                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          301                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          263                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          263                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5803000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5803000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.466312                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.466312                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22064.638783                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22064.638783                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       500500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       500500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.145390                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.145390                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6103.658537                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6103.658537                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       943500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       943500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.439227                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.439227                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5933.962264                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5933.962264                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       815500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       815500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.422652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.422652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5330.065359                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5330.065359                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       350000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       350000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       325000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       325000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292232                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292232                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216942                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216942                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19944663000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19944663000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509174                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509174                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426067                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426067                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91935.462013                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91935.462013                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216942                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216942                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19727721000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19727721000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426067                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426067                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90935.462013                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90935.462013                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.360338                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6335421                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           564329                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.226467                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        340601500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.360338                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.917511                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.917511                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15431603                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15431603                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 490275835500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22763612                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4963369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22575482                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2679112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1060                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           680                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1740                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3273008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3273007                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12822011                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9941604                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           77                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           77                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38396221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34731174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1652037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77966671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1638238016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1480935680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1911296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69581888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       686720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68086592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       372992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63558656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3323371840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4328322                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105463232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30292790                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083765                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.328614                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28049094     92.59%     92.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2097361      6.92%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  30810      0.10%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  83601      0.28%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  31924      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30292790                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51964814953                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826252611                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8269515                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764413204                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4538613                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17387865474                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19234871348                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         847230430                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22645949                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               532887611000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442311                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747188                       # Number of bytes of host memory used
host_op_rate                                   443706                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1624.81                       # Real time elapsed on the host
host_tick_rate                               26225755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718669422                       # Number of instructions simulated
sim_ops                                     720935928                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042612                       # Number of seconds simulated
sim_ticks                                 42611775500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.308308                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7561785                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7934025                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1327436                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13689582                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34467                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54464                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19997                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14679453                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12223                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4278                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1115938                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5992273                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1437865                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         137521                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23595937                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27540921                       # Number of instructions committed
system.cpu0.commit.committedOps              27604711                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67273695                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.410334                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389713                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57087948     84.86%     84.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5574021      8.29%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1436394      2.14%     95.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       753739      1.12%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       334171      0.50%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       159519      0.24%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       170780      0.25%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       319258      0.47%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1437865      2.14%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67273695                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70165                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27166278                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6809349                       # Number of loads committed
system.cpu0.commit.membars                      96012                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        96696      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19624281     71.09%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6778      0.02%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6813053     24.68%     96.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058759      3.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27604711                       # Class of committed instruction
system.cpu0.commit.refs                       7872695                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27540921                       # Number of Instructions Simulated
system.cpu0.committedOps                     27604711                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.976855                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.976855                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33218596                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               213486                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6574347                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56642857                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7641965                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28257712                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1118739                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               649734                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1033454                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14679453                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3759881                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63074932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82673                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64425944                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2660474                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179050                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6864058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7596252                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.785823                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71270466                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.908704                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.049313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32413252     45.48%     45.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20653611     28.98%     74.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11969623     16.79%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5522518      7.75%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  241314      0.34%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  292737      0.41%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  114426      0.16%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16046      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   46939      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71270466                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2793                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                       10714875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1245661                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9465398                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545968                       # Inst execution rate
system.cpu0.iew.exec_refs                    12941949                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1150196                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11940482                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12668548                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67861                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           581022                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1251370                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51158754                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11791753                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1318329                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44761367                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 62374                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3474860                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1118739                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3605642                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       106487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17588                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5859199                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       188024                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           211                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       447673                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        797988                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31469057                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42646369                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816274                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25687384                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520171                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42941368                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57387889                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32316213                       # number of integer regfile writes
system.cpu0.ipc                              0.335925                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.335925                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            99324      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32481179     70.49%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7126      0.02%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1954      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1379      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12330792     26.76%     97.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1155992      2.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            631      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46079696                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3388                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6724                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3271                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3356                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     314490                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006825                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 180751     57.47%     57.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    21      0.01%     57.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     67      0.02%     57.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                121761     38.72%     96.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11831      3.76%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               41      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46291474                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163811963                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42643098                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74709637                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50957838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46079696                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             200916                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23554045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            74339                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         63395                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10140806                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71270466                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.646547                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.149465                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46724508     65.56%     65.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13089345     18.37%     83.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5877364      8.25%     92.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2847105      3.99%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1742368      2.44%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             469055      0.66%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             300042      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             186123      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34556      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71270466                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.562048                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           142120                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10287                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12668548                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1251370                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6170                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        81985341                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3238220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20304309                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20527550                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                302975                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8987385                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8328270                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               243310                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             70452770                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54339094                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40767789                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27654623                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                392994                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1118739                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9369475                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20240243                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2843                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70449927                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3835935                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             62229                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2453444                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         62221                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   117005655                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106405424                       # The number of ROB writes
system.cpu0.timesIdled                         111756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2628                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.038785                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7646436                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7720648                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1323634                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13688558                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12592                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16760                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4168                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14595526                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1951                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4068                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1123755                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5723528                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1309993                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         130405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24170704                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26107913                       # Number of instructions committed
system.cpu1.commit.committedOps              26170046                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63954106                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.409200                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.375159                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54055237     84.52%     84.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5530089      8.65%     93.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1398547      2.19%     95.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       706036      1.10%     96.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       319117      0.50%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       155609      0.24%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       166048      0.26%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313430      0.49%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1309993      2.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63954106                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20453                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25748153                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6532098                       # Number of loads committed
system.cpu1.commit.membars                      93337                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        93337      0.36%      0.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18789760     71.80%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            195      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6536166     24.98%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750234      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26170046                       # Class of committed instruction
system.cpu1.commit.refs                       7286400                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26107913                       # Number of Instructions Simulated
system.cpu1.committedOps                     26170046                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.678727                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.678727                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             32017066                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               200988                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6614947                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55850977                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5646911                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28203586                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1125382                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               628130                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1020673                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14595526                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3585936                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     62095884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57543                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63736200                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2650522                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.208698                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4592431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7659028                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.911351                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          68013618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.942419                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.046173                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29435697     43.28%     43.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20545349     30.21%     73.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11877470     17.46%     90.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5506253      8.10%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  207130      0.30%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  279282      0.41%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117082      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11956      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33399      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68013618                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1922341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1260505                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9285853                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.624182                       # Inst execution rate
system.cpu1.iew.exec_refs                    12406155                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    848647                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11763524                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12471797                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             61199                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           578002                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1012784                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50302800                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11557508                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1322707                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43652791                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 61657                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3044056                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1125382                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3169552                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9409                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5939699                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       258482                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            67                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       459375                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        801130                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30744720                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41541722                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817842                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25144333                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.593997                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41867902                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55902996                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31697708                       # number of integer regfile writes
system.cpu1.ipc                              0.373312                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.373312                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94904      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31933059     71.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 243      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12093209     26.89%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             853729      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44975498                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     266365                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005922                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 169646     63.69%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96056     36.06%     99.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  663      0.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              45146959                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158307266                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41541722                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74435616                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50114743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44975498                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             188057                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24132754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            76287                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         57652                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10559203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     68013618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.661272                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.148806                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43950417     64.62%     64.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12751056     18.75%     83.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5896879      8.67%     92.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2825525      4.15%     96.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1696081      2.49%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             427417      0.63%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             265258      0.39%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             166728      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              34257      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68013618                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.643095                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           132937                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9248                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12471797                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1012784                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1567                       # number of misc regfile reads
system.cpu1.numCycles                        69935959                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15196949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19708739                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19645632                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                295337                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6987401                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8390878                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               241913                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69480666                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53515205                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40284024                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27592400                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 33119                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1125382                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9057956                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20638392                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69480666                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3541740                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             55968                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2312801                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         55950                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   112974944                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104748095                       # The number of ROB writes
system.cpu1.timesIdled                          22664                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.918329                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7613210                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7855284                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1318527                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13529247                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12699                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17119                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4420                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14433742                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1995                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3982                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1125503                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5656755                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1228348                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         116845                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24452539                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25805857                       # Number of instructions committed
system.cpu2.commit.committedOps              25861186                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63091282                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.409901                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.358877                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53040942     84.07%     84.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5702770      9.04%     93.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1430210      2.27%     95.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       711744      1.13%     96.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       333345      0.53%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       167678      0.27%     97.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       169505      0.27%     97.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       306740      0.49%     98.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1228348      1.95%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63091282                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20435                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25449862                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6444443                       # Number of loads committed
system.cpu2.commit.membars                      83222                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        83222      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18597000     71.91%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            215      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.23% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6448425     24.93%     97.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        731970      2.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25861186                       # Class of committed instruction
system.cpu2.commit.refs                       7180395                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25805857                       # Number of Instructions Simulated
system.cpu2.committedOps                     25861186                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.678456                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.678456                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30976243                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               194229                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6631851                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55816217                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5712680                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28358321                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1127099                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               612653                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1012289                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14433742                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3672179                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61192965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58861                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63632734                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2640246                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.208822                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4673410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7625909                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.920614                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67186632                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.950938                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.037482                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28546581     42.49%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20666611     30.76%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11886838     17.69%     90.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5482058      8.16%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  207243      0.31%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  279446      0.42%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   76947      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11294      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29614      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67186632                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1933222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1264820                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9232903                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.629322                       # Inst execution rate
system.cpu2.iew.exec_refs                    12332367                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    838091                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11477434                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12402500                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             53081                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           560339                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1037028                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50277349                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11494276                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1338343                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43498647                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 62065                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2863517                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1127099                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2985106                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        82815                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9441                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5958057                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       301076                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       468203                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        796617                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30379544                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41384152                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817554                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24836923                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.598730                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41727356                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55681150                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31627006                       # number of integer regfile writes
system.cpu2.ipc                              0.373349                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.373349                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            84769      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31887511     71.12%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 267      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12025565     26.82%     98.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838524      1.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44836990                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     252486                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005631                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 161788     64.08%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     64.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 89781     35.56%     99.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  917      0.36%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45004707                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157191650                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41384152                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74693571                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50114152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44836990                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             163197                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24416163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            78552                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         46352                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10765609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67186632                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.667350                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.144570                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43132182     64.20%     64.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12670790     18.86%     83.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5993889      8.92%     91.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2852377      4.25%     96.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1706740      2.54%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             404452      0.60%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             244243      0.36%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             149059      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              32900      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67186632                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.648685                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           131258                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           10021                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12402500                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1037028                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1547                       # number of misc regfile reads
system.cpu2.numCycles                        69119854                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16013447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19287467                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19428565                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                289155                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7045143                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8150066                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               239820                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69482553                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53485008                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40306367                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27748299                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 58731                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1127099                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8829607                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20877802                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69482553                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3149017                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             47644                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2303549                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         47643                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112166632                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104729985                       # The number of ROB writes
system.cpu2.timesIdled                          22678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.736256                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7503073                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7756216                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1304709                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13375231                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13317                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17237                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3920                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14281710                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1867                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3976                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1108596                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5651783                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1255713                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          99044                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24326935                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25793430                       # Number of instructions committed
system.cpu3.commit.committedOps              25839891                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62082444                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.416219                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.374141                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52139093     83.98%     83.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5605364      9.03%     93.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1401139      2.26%     95.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       724652      1.17%     96.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       327168      0.53%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       165597      0.27%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       170094      0.27%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293624      0.47%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1255713      2.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62082444                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20353                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25439581                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6402423                       # Number of loads committed
system.cpu3.commit.membars                      69930                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69930      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18635936     72.12%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            221      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6406399     24.79%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        727051      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25839891                       # Class of committed instruction
system.cpu3.commit.refs                       7133450                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25793430                       # Number of Instructions Simulated
system.cpu3.committedOps                     25839891                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.641917                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.641917                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30128490                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               197280                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6565435                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55618205                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5682630                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28221626                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1110160                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               623550                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1005138                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14281710                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3604201                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60228445                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56554                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63273623                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2612546                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.209581                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4613215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7516390                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.928527                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66148044                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.959814                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.036144                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27751063     41.95%     41.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20514715     31.01%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11807466     17.85%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5479808      8.28%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  216369      0.33%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279779      0.42%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   62569      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9249      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27026      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66148044                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1996050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1245126                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9198862                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.636588                       # Inst execution rate
system.cpu3.iew.exec_refs                    12218538                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    816293                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11686967                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12324442                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45163                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           547369                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1001232                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           50131754                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11402245                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1327817                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43379702                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 63544                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2599254                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1110160                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2723001                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79138                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9479                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5922019                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       270205                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            61                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       461727                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        783399                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30386198                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41294174                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816743                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24817714                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.605983                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41630168                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55501323                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31594348                       # number of integer regfile writes
system.cpu3.ipc                              0.378513                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.378513                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71438      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31887056     71.32%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 268      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11933583     26.69%     98.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             814820      1.82%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44707519                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     257601                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005762                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 167141     64.88%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 89369     34.69%     99.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1091      0.42%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44893682                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155897310                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41294174                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74423677                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49995825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44707519                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             135929                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24291863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            76627                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         36885                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10692655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66148044                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.675871                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.153025                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42268759     63.90%     63.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12498544     18.89%     82.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5975484      9.03%     91.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2861869      4.33%     96.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1700520      2.57%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             405941      0.61%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             251337      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             152127      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              33463      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66148044                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.656073                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           112179                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10465                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12324442                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1001232                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1508                       # number of misc regfile reads
system.cpu3.numCycles                        68144094                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16989073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19242983                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19425931                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                284668                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6993031                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7993858                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               243382                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69215947                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53330536                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40274320                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27627579                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 90368                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1110160                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8701416                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20848389                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69215947                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2472875                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             40176                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2229352                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         40184                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110983560                       # The number of ROB reads
system.cpu3.rob.rob_writes                  104406243                       # The number of ROB writes
system.cpu3.timesIdled                          22434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2234973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4213485                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       736788                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       220731                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2536755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1823872                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5540658                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2044603                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2075636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374708                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1604990                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13102                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20710                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124280                       # Transaction distribution
system.membus.trans_dist::ReadExResp           123719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2075637                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            58                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6412840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6412840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    164740032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164740032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2233787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2233787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2233787                       # Request fanout histogram
system.membus.respLayer1.occupancy        11599441500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6184929567                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1558                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          780                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10323382.051282                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14554687.335519                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          780    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    146476000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            780                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34559537500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8052238000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3647205                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3647205                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3647205                       # number of overall hits
system.cpu2.icache.overall_hits::total        3647205                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24974                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24974                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24974                       # number of overall misses
system.cpu2.icache.overall_misses::total        24974                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1591512499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1591512499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1591512499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1591512499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3672179                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3672179                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3672179                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3672179                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006801                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006801                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006801                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006801                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63726.775807                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63726.775807                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63726.775807                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63726.775807                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4275                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.375000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23301                       # number of writebacks
system.cpu2.icache.writebacks::total            23301                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1673                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1673                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1673                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1673                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23301                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23301                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23301                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23301                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1459562500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1459562500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1459562500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1459562500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006345                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006345                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006345                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006345                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62639.478992                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62639.478992                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62639.478992                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62639.478992                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23301                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3647205                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3647205                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24974                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24974                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1591512499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1591512499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3672179                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3672179                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006801                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006801                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63726.775807                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63726.775807                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1673                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1673                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23301                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23301                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1459562500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1459562500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006345                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006345                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62639.478992                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62639.478992                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3735513                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23333                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.095701                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7367659                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7367659                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8608559                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8608559                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8608559                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8608559                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3102926                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3102926                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3102926                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3102926                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 232433736824                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 232433736824                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 232433736824                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 232433736824                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11711485                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11711485                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11711485                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11711485                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.264947                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.264947                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.264947                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.264947                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74907.921370                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74907.921370                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74907.921370                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74907.921370                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4478427                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       362843                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            84930                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5324                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.730802                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.152329                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       614467                       # number of writebacks
system.cpu2.dcache.writebacks::total           614467                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2475536                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2475536                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2475536                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2475536                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       627390                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       627390                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       627390                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       627390                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53370376370                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53370376370                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53370376370                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53370376370                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053570                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053570                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053570                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053570                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85067.304818                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85067.304818                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85067.304818                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85067.304818                       # average overall mshr miss latency
system.cpu2.dcache.replacements                614464                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8055725                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8055725                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2951884                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2951884                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 221614705000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 221614705000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11007609                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11007609                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.268168                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.268168                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75075.682175                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75075.682175                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2353705                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2353705                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       598179                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       598179                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50729736500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50729736500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054342                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054342                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84806.949926                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84806.949926                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       552834                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        552834                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       151042                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       151042                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10819031824                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10819031824                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       703876                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       703876                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.214586                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.214586                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71629.293998                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71629.293998                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       121831                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       121831                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29211                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29211                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2640639870                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2640639870                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041500                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041500                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90398.817911                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90398.817911                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27566                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27566                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1607                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1607                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     37787500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     37787500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        29173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        29173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.055085                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.055085                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23514.312383                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23514.312383                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          481                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          481                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14233000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14233000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.038597                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.038597                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12640.319716                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12640.319716                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        22308                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        22308                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5478                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5478                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     38708500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     38708500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.197150                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.197150                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7066.173786                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7066.173786                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5323                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5323                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     33530500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     33530500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.191571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.191571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6299.173398                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6299.173398                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1937500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1937500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1055                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1055                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2927                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2927                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     61412500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     61412500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3982                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3982                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.735058                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.735058                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20981.380253                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20981.380253                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2927                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2927                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     58485500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     58485500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.735058                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.735058                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19981.380253                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19981.380253                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.889338                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9300061                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           628246                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.803216                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.889338                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965292                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965292                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24173071                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24173071                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1494                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          748                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11417248.663102                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18430799.058480                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          748    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    247459000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            748                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34071673500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8540102000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3579450                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3579450                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3579450                       # number of overall hits
system.cpu3.icache.overall_hits::total        3579450                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24751                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24751                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24751                       # number of overall misses
system.cpu3.icache.overall_misses::total        24751                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1617608998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1617608998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1617608998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1617608998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3604201                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3604201                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3604201                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3604201                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006867                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006867                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006867                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006867                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65355.298695                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65355.298695                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65355.298695                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65355.298695                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4510                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.133333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23093                       # number of writebacks
system.cpu3.icache.writebacks::total            23093                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1658                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1658                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1658                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1658                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23093                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23093                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23093                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23093                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1486511499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1486511499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1486511499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1486511499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006407                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006407                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006407                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006407                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64370.653401                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64370.653401                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64370.653401                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64370.653401                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23093                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3579450                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3579450                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24751                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24751                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1617608998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1617608998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3604201                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3604201                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006867                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006867                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65355.298695                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65355.298695                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1658                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1658                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23093                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23093                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1486511499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1486511499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006407                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006407                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64370.653401                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64370.653401                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3660755                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23125                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           158.302919                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7231495                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7231495                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8529869                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8529869                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8529869                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8529869                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3104450                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3104450                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3104450                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3104450                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 233180833081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 233180833081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 233180833081                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 233180833081                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11634319                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11634319                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11634319                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11634319                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.266836                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.266836                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.266836                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.266836                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75111.801795                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75111.801795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75111.801795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75111.801795                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4229585                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       422992                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            80578                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5759                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.490568                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.448863                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       609054                       # number of writebacks
system.cpu3.dcache.writebacks::total           609054                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2482428                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2482428                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2482428                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2482428                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       622022                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       622022                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       622022                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       622022                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52656350860                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52656350860                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52656350860                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52656350860                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053464                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053464                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053464                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053464                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84653.518461                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84653.518461                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84653.518461                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84653.518461                       # average overall mshr miss latency
system.cpu3.dcache.replacements                609051                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7976456                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7976456                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2954442                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2954442                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 222231228500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 222231228500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10930898                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10930898                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.270284                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.270284                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75219.357327                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75219.357327                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2362298                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2362298                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       592144                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       592144                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  49987530000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  49987530000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054172                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054172                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84417.861196                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84417.861196                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       553413                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        553413                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       150008                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       150008                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10949604581                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10949604581                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       703421                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       703421                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.213255                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.213255                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72993.470888                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72993.470888                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       120130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       120130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29878                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29878                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2668820860                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2668820860                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042475                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042475                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 89323.946047                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 89323.946047                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23093                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23093                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1620                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1620                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43745500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43745500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.065553                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.065553                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27003.395062                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27003.395062                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          495                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          495                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1125                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1125                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.045523                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.045523                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13847.111111                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13847.111111                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18135                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18135                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     33714000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     33714000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23308                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23308                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.221941                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.221941                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6517.301373                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6517.301373                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5021                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5021                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28832000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28832000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.215420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.215420                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5742.282414                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5742.282414                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2052000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2052000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1913000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1913000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1105                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1105                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2871                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2871                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     59854000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     59854000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3976                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3976                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.722082                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.722082                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20847.788227                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20847.788227                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2871                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2871                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     56983000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     56983000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.722082                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.722082                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19847.788227                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19847.788227                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.656671                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9206377                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           622636                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.786130                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.656671                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.958021                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.958021                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23995242                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23995242                       # Number of data accesses
system.cpu0.numPwrStateTransitions                536                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          268                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6041955.223881                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14712572.397839                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          268    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    146272000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            268                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40992531500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1619244000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3642694                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3642694                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3642694                       # number of overall hits
system.cpu0.icache.overall_hits::total        3642694                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117187                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117187                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117187                       # number of overall misses
system.cpu0.icache.overall_misses::total       117187                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8274260480                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8274260480                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8274260480                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8274260480                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3759881                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3759881                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3759881                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3759881                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031168                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031168                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031168                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031168                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70607.324021                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70607.324021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70607.324021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70607.324021                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        31068                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              529                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.729679                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109345                       # number of writebacks
system.cpu0.icache.writebacks::total           109345                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7841                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7841                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7841                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7841                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109346                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109346                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7710525980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7710525980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7710525980                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7710525980                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029082                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029082                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029082                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029082                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70514.934063                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70514.934063                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70514.934063                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70514.934063                       # average overall mshr miss latency
system.cpu0.icache.replacements                109345                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3642694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3642694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117187                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117187                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8274260480                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8274260480                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3759881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3759881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70607.324021                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70607.324021                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7841                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7841                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7710525980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7710525980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029082                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029082                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70514.934063                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70514.934063                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3753448                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109377                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.316611                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7629107                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7629107                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8819747                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8819747                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8819747                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8819747                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3426139                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3426139                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3426139                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3426139                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 253329097584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 253329097584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 253329097584                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 253329097584                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12245886                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12245886                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12245886                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12245886                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.279779                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.279779                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.279779                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.279779                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73940.110890                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73940.110890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73940.110890                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73940.110890                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5706359                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       348615                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           111684                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4859                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.093791                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.746244                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       695336                       # number of writebacks
system.cpu0.dcache.writebacks::total           695336                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2718884                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2718884                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2718884                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2718884                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       707255                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       707255                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       707255                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       707255                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59520302384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59520302384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59520302384                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59520302384                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057754                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057754                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057754                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057754                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84156.778508                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84156.778508                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84156.778508                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84156.778508                       # average overall mshr miss latency
system.cpu0.dcache.replacements                695334                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8116777                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8116777                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3103959                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3103959                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 230628038000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 230628038000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11220736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11220736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.276627                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.276627                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74301.251402                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74301.251402                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2455862                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2455862                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       648097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       648097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54514226000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54514226000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84114.300791                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84114.300791                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       702970                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        702970                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       322180                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       322180                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22701059584                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22701059584                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1025150                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1025150                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.314276                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.314276                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70460.797020                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70460.797020                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       263022                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       263022                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59158                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59158                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5006076384                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5006076384                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057707                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057707                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84622.137057                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84622.137057                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32207                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32207                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59183000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59183000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        34943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.078299                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.078299                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21631.213450                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21631.213450                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          698                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          698                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6304500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6304500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019975                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019975                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9032.234957                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9032.234957                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        26716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        26716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6999                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6999                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     57601500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     57601500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        33715                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33715                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.207593                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.207593                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8229.961423                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8229.961423                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6846                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6846                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     50812500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     50812500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.203055                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.203055                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7422.217353                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7422.217353                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       882000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       882000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       825000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       825000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2059                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2059                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     53336500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     53336500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.518700                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.518700                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24036.277603                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24036.277603                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     51117500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     51117500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.518700                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.518700                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23036.277603                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23036.277603                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.720100                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9599003                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           706254                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.591432                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.720100                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991253                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991253                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25343866                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25343866                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              118476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              109303                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              105221                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8157                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              108078                       # number of demand (read+write) hits
system.l2.demand_hits::total                   488137                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21692                       # number of overall hits
system.l2.overall_hits::.cpu0.data             118476                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8685                       # number of overall hits
system.l2.overall_hits::.cpu1.data             109303                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8525                       # number of overall hits
system.l2.overall_hits::.cpu2.data             105221                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8157                       # number of overall hits
system.l2.overall_hits::.cpu3.data             108078                       # number of overall hits
system.l2.overall_hits::total                  488137                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            574530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            519778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            510560                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14936                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            502115                       # number of demand (read+write) misses
system.l2.demand_misses::total                2238903                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87653                       # number of overall misses
system.l2.overall_misses::.cpu0.data           574530                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14555                       # number of overall misses
system.l2.overall_misses::.cpu1.data           519778                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14776                       # number of overall misses
system.l2.overall_misses::.cpu2.data           510560                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14936                       # number of overall misses
system.l2.overall_misses::.cpu3.data           502115                       # number of overall misses
system.l2.overall_misses::total               2238903                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7293117500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56726153500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1301631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52051122500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1314037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50889134500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1345754000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50141579000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221062529000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7293117500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56726153500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1301631000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52051122500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1314037000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50889134500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1345754000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50141579000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221062529000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          693006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          629081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23301                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          615781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          610193                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2727040                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         693006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         629081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23301                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         615781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         610193                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2727040                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.801619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.829040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.626291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.826250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.634136                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.829126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.646776                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.822879                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.821001                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.801619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.829040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.626291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.826250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.634136                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.829126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.646776                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.822879                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.821001                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83204.425405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98734.885036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89428.443834                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100141.065032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88930.495398                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99673.171615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90101.365828                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99860.747040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98736.983692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83204.425405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98734.885036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89428.443834                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100141.065032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88930.495398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99673.171615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90101.365828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99860.747040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98736.983692                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              374706                       # number of writebacks
system.l2.writebacks::total                    374706                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1095                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4567                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5982                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5526                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6082                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5594                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               39464                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1095                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4567                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5982                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5526                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6082                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5594                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              39464                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       569963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       514252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       505159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       496898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2199439                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       569963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       514252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       505159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       496898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2199439                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6347480002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50756030020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    725691504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46550416526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    723316505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45489142030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    781809006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44840998521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196214884114                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6347480002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50756030020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    725691504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46550416526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    723316505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45489142030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    781809006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44840998521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196214884114                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.791605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.822450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.368890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.817465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.373117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.820355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.404538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.814329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.806530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.791605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.822450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.368890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.817465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.373117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.820355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.404538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.814329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.806530                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73332.101042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89051.447234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84648.489910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90520.632931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83197.205544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90049.156860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83687.540784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90241.857526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89211.332578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73332.101042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89051.447234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84648.489910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90520.632931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83197.205544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90049.156860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83687.540784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90241.857526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89211.332578                       # average overall mshr miss latency
system.l2.replacements                        4015983                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       448239                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           448239                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       448239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       448239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1828529                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1828529                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1828529                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1828529                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             141                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             351                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             353                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             310                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1155                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           651                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           252                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1555                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9884500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       271000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1153500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       540500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11849500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          792                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          603                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          696                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          619                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.821970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.417910                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.492816                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.499192                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.573801                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15183.563748                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1075.396825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3362.973761                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1749.190939                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7620.257235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          651                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          252                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          342                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1554                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13040499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5095500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6887000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6232999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31255998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.821970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.417910                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.491379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.499192                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.573432                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20031.488479                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20220.238095                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20137.426901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20171.517799                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20113.254826                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           748                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           451                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           445                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           339                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1983                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          792                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          555                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          467                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          372                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2186                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     12717500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10170000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      7415000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5379500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     35682000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1540                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1006                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          912                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          711                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.514286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.551690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.512061                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.523207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.524346                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16057.449495                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18324.324324                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 15877.944325                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 14461.021505                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16322.964318                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          792                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          555                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          467                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          372                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2186                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     15901998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11105000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      9341499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7407500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     43755997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.514286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.551690                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.512061                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.523207                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.524346                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20078.280303                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20009.009009                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20003.209850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19912.634409                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20016.467063                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4585                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2752                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13282                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          50867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24776                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              123802                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4843353000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2598031500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2570908500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2597085500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12609378500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.917316                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.892415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.900029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95216.014312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108120.666694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106544.073767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104822.630772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101851.169610                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        50867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        24776                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         123802                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4334682002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2357741500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2329608500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2349325001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11371357003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.917316                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.892415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.900029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85215.994692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98120.666694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96544.073767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94822.610631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91851.157518                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7293117500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1301631000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1314037000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1345754000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11254539500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.801619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.626291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.634136                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.646776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.737070                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83204.425405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89428.443834                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88930.495398                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90101.365828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85313.367950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1095                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5982                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6082                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5594                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18753                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8573                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6347480002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    725691504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    723316505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    781809006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8578297017                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.791605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.368890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.373117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.404538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.632292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73332.101042                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84648.489910                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83197.205544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83687.540784                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75802.106771                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       113891                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       106267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       102312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       105326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            427796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       523663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       495749                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       486430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       477339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1983181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51882800500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49453091000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48318226000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47544493500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197198611000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       637554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       602016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       588742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       582665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2410977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.821363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.823481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.826219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.819234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.822563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99076.697227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99754.292999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99332.331476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99603.203384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99435.508408                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4567                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5526                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5401                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5217                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20711                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       519096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       490223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       481029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       472122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1962470                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46421348018                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44192675026                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43159533530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42491673520                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176265230094                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.814199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.814302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.817045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.810280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.813973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89427.289014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90148.106119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 89723.350422                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90001.468942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89818.050770                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                12                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              58                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.708333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.941176                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.828571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           58                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       332000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       313000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       252000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       233000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1130000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.708333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.941176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.857143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.828571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19529.411765                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19562.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19384.615385                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19482.758621                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999947                       # Cycle average of tags in use
system.l2.tags.total_refs                     4969130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4016059                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.237315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.708392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.297263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.544810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.281466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.417153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.264734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.156773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.267156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.062200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.115893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.111825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.110347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84188267                       # Number of tag accesses
system.l2.tags.data_accesses                 84188267                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5539712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36472320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        548672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32912128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        556416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32330112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        597888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31801472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          140758720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5539712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       548672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       556416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       597888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7242688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23981312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23981312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         569880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         514252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         505158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         496898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2199355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374708                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374708                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        130004252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        855921153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         12876065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        772371665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13057799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        758713093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         14031051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        746307133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3303282211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    130004252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     12876065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13057799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     14031051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        169969167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      562786031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            562786031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      562786031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       130004252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       855921153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        12876065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       772371665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13057799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       758713093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        14031051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       746307133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3866068242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    562665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    510841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    501757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    493637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000190528750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22857                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22856                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3984428                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347338                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2199356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374708                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2199356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  17288                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6412                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             98791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            119937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            125067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           127400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           161697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           272021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           289016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26370                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64146576250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10910340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105060351250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29397.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48147.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1595962                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334434                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2199356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               374708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  341523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  438848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  425834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  344482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  248652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  163885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  100352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   57474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   31315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       619966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.278438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.126852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.308899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       263874     42.56%     42.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176082     28.40%     70.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46902      7.57%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24443      3.94%     82.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15247      2.46%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11151      1.80%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8603      1.39%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6935      1.12%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66729     10.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       619966                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.467886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.384088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.911722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11225     49.11%     49.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5551     24.29%     73.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3258     14.25%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1620      7.09%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          696      3.05%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          228      1.00%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           98      0.43%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           55      0.24%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           39      0.17%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           23      0.10%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           17      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           15      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            4      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            8      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22856                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.113532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.104948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.562057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21718     95.02%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              246      1.08%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              548      2.40%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              220      0.96%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               82      0.36%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22857                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              139652352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1106432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23570944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               140758784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23981312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3277.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       553.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3303.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    562.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42611766000                       # Total gap between requests
system.mem_ctrls.avgGap                      16554.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5539776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     36010560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       548672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32693824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       556416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32112448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       597888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31592768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23570944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 130005753.925930649042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 845084711.384532690048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 12876065.208782488480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 767248574.282008051872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13057799.011449312791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 753605021.691715240479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 14031051.111681560054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 741409331.793743252754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 553155641.214715480804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       569880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       514252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       505158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9342                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       496898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374708                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2767770250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27153900500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    367860750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25229290000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    360406500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  24547704250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    391943250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24241475750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1065712088250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31975.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47648.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42909.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49060.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41454.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     48594.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41954.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48785.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2844113.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2707366620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1438999485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9043452600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          951590340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3363924720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19230145290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        169115040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36904594095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        866.065628                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    278505250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1422980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40910290250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1719204900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            913775280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6536512920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970940880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3363924720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18693987900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        620616000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32818962600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        770.185288                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1456203000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1422980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39732592500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1632                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          817                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9356430.844553                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12408051.027880                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          817    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69647500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            817                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34967571500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7644204000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3561249                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3561249                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3561249                       # number of overall hits
system.cpu1.icache.overall_hits::total        3561249                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24687                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24687                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24687                       # number of overall misses
system.cpu1.icache.overall_misses::total        24687                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1561728999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1561728999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1561728999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1561728999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3585936                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3585936                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3585936                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3585936                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006884                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006884                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006884                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006884                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63261.190060                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63261.190060                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63261.190060                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63261.190060                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4216                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    65.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23240                       # number of writebacks
system.cpu1.icache.writebacks::total            23240                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1447                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1447                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23240                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23240                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23240                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23240                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1449009499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1449009499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1449009499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1449009499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006481                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006481                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006481                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006481                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62349.806325                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62349.806325                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62349.806325                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62349.806325                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23240                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3561249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3561249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24687                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24687                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1561728999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1561728999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3585936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3585936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006884                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006884                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63261.190060                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63261.190060                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23240                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23240                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1449009499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1449009499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006481                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006481                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62349.806325                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62349.806325                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3636727                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23272                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.270497                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7195112                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7195112                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8598185                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8598185                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8598185                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8598185                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3183168                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3183168                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3183168                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3183168                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 239151101673                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 239151101673                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 239151101673                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 239151101673                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11781353                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11781353                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11781353                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11781353                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.270187                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270187                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.270187                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.270187                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75129.902560                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75129.902560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75129.902560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75129.902560                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4652164                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       323715                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            88157                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4615                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.771351                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.144095                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       628092                       # number of writebacks
system.cpu1.dcache.writebacks::total           628092                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2542846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2542846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2542846                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2542846                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       640322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       640322                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       640322                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       640322                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54612301375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54612301375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54612301375                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54612301375                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054350                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054350                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054350                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054350                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85288.809966                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85288.809966                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85288.809966                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85288.809966                       # average overall mshr miss latency
system.cpu1.dcache.replacements                628091                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8046050                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8046050                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3016502                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3016502                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226604183000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226604183000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11062552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11062552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.272677                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.272677                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75121.509285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75121.509285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2404892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2404892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       611610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       611610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51941433000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51941433000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055287                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055287                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84925.741894                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84925.741894                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       552135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        552135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       166666                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       166666                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12546918673                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12546918673                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       718801                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718801                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.231867                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.231867                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75281.813165                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75281.813165                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       137954                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       137954                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28712                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28712                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2670868375                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2670868375                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.039944                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039944                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93022.721336                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93022.721336                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30856                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30856                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1690                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1690                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39840500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39840500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.051927                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.051927                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23574.260355                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23574.260355                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          454                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          454                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1236                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1236                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037977                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037977                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12244.336570                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12244.336570                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24869                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24869                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     43946000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     43946000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        31048                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        31048                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.199014                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.199014                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7112.154070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7112.154070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         6020                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6020                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     38102000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     38102000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.193893                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.193893                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6329.235880                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6329.235880                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2480500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2480500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2304500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2304500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1029                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1029                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         3039                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         3039                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     54889000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     54889000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4068                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4068                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.747050                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.747050                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18061.533399                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18061.533399                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         3039                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         3039                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     51850000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     51850000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.747050                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.747050                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17061.533399                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17061.533399                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.969318                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9308442                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           641861                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.502271                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.969318                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967791                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967791                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24339861                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24339861                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42611775500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2632515                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2277680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3641277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14174                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22693                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36867                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          517                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144750                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178979                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2453554                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           70                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           70                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2107786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1909491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1868723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1851708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8274645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13996160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88853888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2974720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80458880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2982528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     78735744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2955904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     78031616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348989440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4096730                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27229760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6830722                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.486772                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.748285                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4240900     62.09%     62.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2127240     31.14%     93.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 241322      3.53%     96.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 169920      2.49%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  51340      0.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6830722                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5496727040                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         951058741                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38026706                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         942529825                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37482409                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1068797822                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164645812                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         971700875                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37880951                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
