<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classAxiStreamFifo_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Functions">Functions</a> &#124;
<a href="#Procedures">Procedures</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">rtl Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Functions"></a>
Functions</h2></td></tr>
 <tr class="memitem:abed26759f23907b446c51644e8443710"><td class="memItemLeft" align="right" valign="top"><a id="abed26759f23907b446c51644e8443710"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamFifo_1_1rtl.html#abed26759f23907b446c51644e8443710">iAxiToSlv</a><b> ( </b><b><span class="vhdlchar">din: </span><span class="stringliteral">in </span><span class="vhdlchar">AxiStreamMasterType</span></b><b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:afb58fdb95dc329001bb0684d25b1f8cc"><td class="memItemLeft" align="right" valign="top"><a id="afb58fdb95dc329001bb0684d25b1f8cc"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#afb58fdb95dc329001bb0684d25b1f8cc">wrComb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">fifoReady</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">sAxisMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrR</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a96b58e33b1807e7d73e8724f672a0fcf"><td class="memItemLeft" align="right" valign="top"><a id="a96b58e33b1807e7d73e8724f672a0fcf"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a96b58e33b1807e7d73e8724f672a0fcf">wrSeq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">sAxisClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aeb001339b285c7461d957c3d3b5220ec"><td class="memItemLeft" align="right" valign="top"><a id="aeb001339b285c7461d957c3d3b5220ec"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#aeb001339b285c7461d957c3d3b5220ec">PROCESS_10</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">fifoPFullVec</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">sAxisClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a4f96929c522eacf2685427b20d626235"><td class="memItemLeft" align="right" valign="top"><a id="a4f96929c522eacf2685427b20d626235"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a4f96929c522eacf2685427b20d626235">PROCESS_11</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">mAxisClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aea27d750d869cdac3324447035f8f36d"><td class="memItemLeft" align="right" valign="top"><a id="aea27d750d869cdac3324447035f8f36d"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#aea27d750d869cdac3324447035f8f36d">rdComb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axisSlave</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">fifoDout</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">fifoValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdR</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ac0365ef79159c3a1a7569adeb2e41c10"><td class="memItemLeft" align="right" valign="top"><a id="ac0365ef79159c3a1a7569adeb2e41c10"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ac0365ef79159c3a1a7569adeb2e41c10">rdSeq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">mAxisClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Procedures"></a>
Procedures</h2></td></tr>
 <tr class="memitem:afbedb08c6a05193787832b3d01e8dfb4"><td class="memItemLeft" align="right" valign="top"><a id="afbedb08c6a05193787832b3d01e8dfb4"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamFifo_1_1rtl.html#afbedb08c6a05193787832b3d01e8dfb4">iSlvToAxi</a>( <br />
<b><span class="vhdlchar"> </span><span class="vhdlchar">din: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_BITS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="vhdlchar"> </span><span class="vhdlchar">valid: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="vhdlchar"> </span><span class="vhdlchar">master: </span><span class="stringliteral"></span> <b><span class="keywordflow">inout</span><span class="vhdlchar"> </span><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></b><br />
  <b><span class="vhdlchar"> </span><span class="vhdlchar">byteCnt: </span><span class="stringliteral"></span> <b><span class="keywordflow">inout</span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span></b></b><br />
   )</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a1200009a8519a6ce4c8bc599cf7dacba"><td class="memItemLeft" align="right" valign="top"><a id="a1200009a8519a6ce4c8bc599cf7dacba"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a1200009a8519a6ce4c8bc599cf7dacba">FIFO_AXIS_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamConfigType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDATA_BYTES_C&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MASTER_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MASTER_AXI_CONFIG_G</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab1660f1ae1c15cfc69311af3acd15eb0"><td class="memItemLeft" align="right" valign="top"><a id="ab1660f1ae1c15cfc69311af3acd15eb0"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ab1660f1ae1c15cfc69311af3acd15eb0">LAST_FIFO_ADDR_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">48</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">LAST_FIFO_ADDR_WIDTH_G&lt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_ADDR_WIDTH_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">LAST_FIFO_ADDR_WIDTH_G</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a589f4f482b332dffc75178e1caaf1e4f"><td class="memItemLeft" align="right" valign="top"><a id="a589f4f482b332dffc75178e1caaf1e4f"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a589f4f482b332dffc75178e1caaf1e4f">WR_BYTES_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af562a99176723887a66c1e9c1e07479c"><td class="memItemLeft" align="right" valign="top"><a id="af562a99176723887a66c1e9c1e07479c"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#af562a99176723887a66c1e9c1e07479c">RD_BYTES_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MASTER_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a39c4ada043dbf5ac1898d5f340364ee6"><td class="memItemLeft" align="right" valign="top"><a id="a39c4ada043dbf5ac1898d5f340364ee6"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a39c4ada043dbf5ac1898d5f340364ee6">DATA_BYTES_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">maximum</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MASTER_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af6345a07409f1c7d77f35317f1863a05"><td class="memItemLeft" align="right" valign="top"><a id="af6345a07409f1c7d77f35317f1863a05"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#af6345a07409f1c7d77f35317f1863a05">DATA_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a354f655c590c3096684fb0189e3ac2be"><td class="memItemLeft" align="right" valign="top"><a id="a354f655c590c3096684fb0189e3ac2be"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a354f655c590c3096684fb0189e3ac2be">KEEP_MODE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">TKeepModeType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TKEEP_MODE_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae49a8bc8dd2fac81d3e8c5e80d79c9a1"><td class="memItemLeft" align="right" valign="top"><a id="ae49a8bc8dd2fac81d3e8c5e80d79c9a1"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ae49a8bc8dd2fac81d3e8c5e80d79c9a1">KEEP_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">KEEP_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_NORMAL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">KEEP_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_COMP_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bitSize</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7955487b12931a3e9c86fa33e199e2c2"><td class="memItemLeft" align="right" valign="top"><a id="a7955487b12931a3e9c86fa33e199e2c2"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a7955487b12931a3e9c86fa33e199e2c2">USER_MODE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">TUserModeType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WR_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="keywordflow">or</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RD_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_NORMAL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TUSER_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3e3d8ead92f2163d5adcd973194b698a"><td class="memItemLeft" align="right" valign="top"><a id="a3e3d8ead92f2163d5adcd973194b698a"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a3e3d8ead92f2163d5adcd973194b698a">SLAVE_USER_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TUSER_BITS_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6bd2ec9c3b01d52e5a20e4e7837b0269"><td class="memItemLeft" align="right" valign="top"><a id="a6bd2ec9c3b01d52e5a20e4e7837b0269"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a6bd2ec9c3b01d52e5a20e4e7837b0269">MASTER_USER_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MASTER_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TUSER_BITS_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acde623ffac7e0a0b476afd200db51ec1"><td class="memItemLeft" align="right" valign="top"><a id="acde623ffac7e0a0b476afd200db51ec1"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#acde623ffac7e0a0b476afd200db51ec1">FIFO_USER_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">minimum</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_USER_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MASTER_USER_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:addc4d19b5a530aa5962ffaa41461af02"><td class="memItemLeft" align="right" valign="top"><a id="addc4d19b5a530aa5962ffaa41461af02"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#addc4d19b5a530aa5962ffaa41461af02">FIFO_USER_TOT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">USER_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_FIRST_LAST_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_USER_BITS_C</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">USER_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_LAST_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_USER_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">USER_MODE_C</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_NORMAL_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_USER_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade3bd7f21b4a103f036fc3c5abc207a8"><td class="memItemLeft" align="right" valign="top"><a id="ade3bd7f21b4a103f036fc3c5abc207a8"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ade3bd7f21b4a103f036fc3c5abc207a8">STRB_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TSTRB_EN_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a500cf41d3a8b697005af5a3d35d81b62"><td class="memItemLeft" align="right" valign="top"><a id="a500cf41d3a8b697005af5a3d35d81b62"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a500cf41d3a8b697005af5a3d35d81b62">DEST_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDEST_BITS_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab276dde84ec685225ee158bb3651743b"><td class="memItemLeft" align="right" valign="top"><a id="ab276dde84ec685225ee158bb3651743b"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ab276dde84ec685225ee158bb3651743b">ID_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TID_BITS_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac3757c550e7353772f115b97672ee821"><td class="memItemLeft" align="right" valign="top"><a id="ac3757c550e7353772f115b97672ee821"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ac3757c550e7353772f115b97672ee821">FIFO_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BITS_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">KEEP_BITS_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_USER_TOT_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">STRB_BITS_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DEST_BITS_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ID_BITS_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a61abbbeec5805835c78583e019315308"><td class="memItemLeft" align="right" valign="top"><a id="a61abbbeec5805835c78583e019315308"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a61abbbeec5805835c78583e019315308">WR_LOGIC_EN_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WR_BYTES_C&lt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RD_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aea097ec92dc65ae42fe86185c010fd42"><td class="memItemLeft" align="right" valign="top"><a id="aea097ec92dc65ae42fe86185c010fd42"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#aea097ec92dc65ae42fe86185c010fd42">WR_SIZE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WR_LOGIC_EN_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RD_BYTES_C</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WR_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9b1126d22306cee04eab3765fd21d6b7"><td class="memItemLeft" align="right" valign="top"><a id="a9b1126d22306cee04eab3765fd21d6b7"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a9b1126d22306cee04eab3765fd21d6b7">WR_REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">WrRegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">count</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wrMaster</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">SLAVE_AXI_CONFIG_G</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7f5a8bd1e7ee52a6a8adda96d888005d"><td class="memItemLeft" align="right" valign="top"><a id="a7f5a8bd1e7ee52a6a8adda96d888005d"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a7f5a8bd1e7ee52a6a8adda96d888005d">RD_LOGIC_EN_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RD_BYTES_C&lt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WR_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8f16bcbae6daca273f35f091c213811a"><td class="memItemLeft" align="right" valign="top"><a id="a8f16bcbae6daca273f35f091c213811a"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a8f16bcbae6daca273f35f091c213811a">RD_SIZE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RD_LOGIC_EN_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WR_BYTES_C</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RD_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab7cfd575e1167b2c688ae38436202c1a"><td class="memItemLeft" align="right" valign="top"><a id="ab7cfd575e1167b2c688ae38436202c1a"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ab7cfd575e1167b2c688ae38436202c1a">RD_REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RdRegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">count</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bytes</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">conv_std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RD_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bitSize</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rdMaster</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">MASTER_AXI_CONFIG_G</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ready</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a8e853061bf60cf5acecde22c34666e7a"><td class="memItemLeft" align="right" valign="top"><a id="a8e853061bf60cf5acecde22c34666e7a"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a8e853061bf60cf5acecde22c34666e7a">wrR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">WrRegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">WR_REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af23b926e11d09631017be61b0109b25f"><td class="memItemLeft" align="right" valign="top"><a id="af23b926e11d09631017be61b0109b25f"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#af23b926e11d09631017be61b0109b25f">wrRin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">WrRegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adddc3500f0b1c39de38205c3c0c8ecfc"><td class="memItemLeft" align="right" valign="top"><a id="adddc3500f0b1c39de38205c3c0c8ecfc"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#adddc3500f0b1c39de38205c3c0c8ecfc">fifoDin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_BITS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a39902f45c9b736b263b76130f2c5ad9d"><td class="memItemLeft" align="right" valign="top"><a id="a39902f45c9b736b263b76130f2c5ad9d"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a39902f45c9b736b263b76130f2c5ad9d">fifoWrite</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abf7815db008bd231d92d12d09d088a12"><td class="memItemLeft" align="right" valign="top"><a id="abf7815db008bd231d92d12d09d088a12"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#abf7815db008bd231d92d12d09d088a12">fifoWriteLast</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a515e241bd456c03458d24873be27e581"><td class="memItemLeft" align="right" valign="top"><a id="a515e241bd456c03458d24873be27e581"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a515e241bd456c03458d24873be27e581">fifoWriteUser</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_USER_TOT_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1035471ecc046d3a7255a1d8431f41ea"><td class="memItemLeft" align="right" valign="top"><a id="a1035471ecc046d3a7255a1d8431f41ea"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a1035471ecc046d3a7255a1d8431f41ea">fifoWrCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afef92e5a284eb9acea0d7748831c836d"><td class="memItemLeft" align="right" valign="top"><a id="afef92e5a284eb9acea0d7748831c836d"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#afef92e5a284eb9acea0d7748831c836d">fifoRdCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adb5196e5adcaf1f6e373b22108d98407"><td class="memItemLeft" align="right" valign="top"><a id="adb5196e5adcaf1f6e373b22108d98407"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#adb5196e5adcaf1f6e373b22108d98407">fifoAFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae8dad1b4b244a5558196e82e76b72766"><td class="memItemLeft" align="right" valign="top"><a id="ae8dad1b4b244a5558196e82e76b72766"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ae8dad1b4b244a5558196e82e76b72766">fifoReady</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7e73802923bf8df2a298d3bd712ac42f"><td class="memItemLeft" align="right" valign="top"><a id="a7e73802923bf8df2a298d3bd712ac42f"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a7e73802923bf8df2a298d3bd712ac42f">fifoPFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6f3724fe8c637b55cb6ba557d6da4426"><td class="memItemLeft" align="right" valign="top"><a id="a6f3724fe8c637b55cb6ba557d6da4426"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a6f3724fe8c637b55cb6ba557d6da4426">fifoPFullVec</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">CASCADE_SIZE_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abed7e737012b4385d1f58da87af51df0"><td class="memItemLeft" align="right" valign="top"><a id="abed7e737012b4385d1f58da87af51df0"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#abed7e737012b4385d1f58da87af51df0">fifoDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_BITS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a86f5cfa583d34cefddf51e82ab29ce79"><td class="memItemLeft" align="right" valign="top"><a id="a86f5cfa583d34cefddf51e82ab29ce79"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a86f5cfa583d34cefddf51e82ab29ce79">fifoRead</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab461e10e2e799a6fe510eb3d9407bb99"><td class="memItemLeft" align="right" valign="top"><a id="ab461e10e2e799a6fe510eb3d9407bb99"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ab461e10e2e799a6fe510eb3d9407bb99">fifoReadLast</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aefd1ae422d09187a08d22720e562b61c"><td class="memItemLeft" align="right" valign="top"><a id="aefd1ae422d09187a08d22720e562b61c"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#aefd1ae422d09187a08d22720e562b61c">fifoReadUser</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_USER_TOT_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6cd1261f889bf9819ca5cc529a595413"><td class="memItemLeft" align="right" valign="top"><a id="a6cd1261f889bf9819ca5cc529a595413"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a6cd1261f889bf9819ca5cc529a595413">fifoValidInt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a48ecadc2b5f28bc136a19943b8c3f0d2"><td class="memItemLeft" align="right" valign="top"><a id="a48ecadc2b5f28bc136a19943b8c3f0d2"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a48ecadc2b5f28bc136a19943b8c3f0d2">fifoValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4a4aafa65a751b481d5c6acc8019ddcf"><td class="memItemLeft" align="right" valign="top"><a id="a4a4aafa65a751b481d5c6acc8019ddcf"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a4a4aafa65a751b481d5c6acc8019ddcf">fifoValidLast</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad8cb6eb8a1633fd50cb4275e9e4d651f"><td class="memItemLeft" align="right" valign="top"><a id="ad8cb6eb8a1633fd50cb4275e9e4d651f"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ad8cb6eb8a1633fd50cb4275e9e4d651f">fifoInFrame</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afe826537b96e08963a2c953ce605237e"><td class="memItemLeft" align="right" valign="top"><a id="afe826537b96e08963a2c953ce605237e"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#afe826537b96e08963a2c953ce605237e">rdR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RdRegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RD_REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a926b4e942d125c4c8d14722ffe2cbb4d"><td class="memItemLeft" align="right" valign="top"><a id="a926b4e942d125c4c8d14722ffe2cbb4d"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a926b4e942d125c4c8d14722ffe2cbb4d">rdRin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RdRegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3ee79b2983aea01b890ffb73ad2b70a7"><td class="memItemLeft" align="right" valign="top"><a id="a3ee79b2983aea01b890ffb73ad2b70a7"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a3ee79b2983aea01b890ffb73ad2b70a7">axisMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a95ab5170c760335f590fe5bcbe4793b5"><td class="memItemLeft" align="right" valign="top"><a id="a95ab5170c760335f590fe5bcbe4793b5"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a95ab5170c760335f590fe5bcbe4793b5">axisSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35ea9efbb18cc9fec70a5c3aa5376142"><td class="memItemLeft" align="right" valign="top"><a id="a35ea9efbb18cc9fec70a5c3aa5376142"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a35ea9efbb18cc9fec70a5c3aa5376142">WrRegType</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:ad72ad1139ac454612d7aac8fa47ce496"><td class="memItemLeft" align="right" valign="top"><a id="ad72ad1139ac454612d7aac8fa47ce496"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ad72ad1139ac454612d7aac8fa47ce496">count</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bitSize</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">WR_SIZE_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a31f522dce792ba7ec48bbff0be65f28b"><td class="memItemLeft" align="right" valign="top"><a id="a31f522dce792ba7ec48bbff0be65f28b"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a31f522dce792ba7ec48bbff0be65f28b">wrMaster</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:adc0acce0b5c44aeb85f8c8d61023bd35"><td class="memItemLeft" align="right" valign="top"><a id="adc0acce0b5c44aeb85f8c8d61023bd35"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#adc0acce0b5c44aeb85f8c8d61023bd35">RdRegType</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:a4cc99fe231c5633c970645c53d8185c4"><td class="memItemLeft" align="right" valign="top"><a id="a4cc99fe231c5633c970645c53d8185c4"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a4cc99fe231c5633c970645c53d8185c4">count</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bitSize</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">RD_SIZE_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a41a9b393dfa3a20d8d89f6043d8c45b6"><td class="memItemLeft" align="right" valign="top"><a id="a41a9b393dfa3a20d8d89f6043d8c45b6"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a41a9b393dfa3a20d8d89f6043d8c45b6">bytes</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bitSize</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a3d9e8bc21f7d38c19c4cd31270b1c468"><td class="memItemLeft" align="right" valign="top"><a id="a3d9e8bc21f7d38c19c4cd31270b1c468"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a3d9e8bc21f7d38c19c4cd31270b1c468">rdMaster</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:af9b43085d0ef994eb6871be243a1d0c6"><td class="memItemLeft" align="right" valign="top"><a id="af9b43085d0ef994eb6871be243a1d0c6"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#af9b43085d0ef994eb6871be243a1d0c6">ready</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ae73b6dbad70cfa71621ba63334c4eaca"><td class="memItemLeft" align="right" valign="top"><a id="ae73b6dbad70cfa71621ba63334c4eaca"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ae73b6dbad70cfa71621ba63334c4eaca">u_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>FifoCascade</b>  <em><a class="el" href="classFifoCascade.html">&lt;Entity FifoCascade&gt;</a></em></td></tr>
<tr class="memitem:ab2a73d3997fb2dbe33ac69b2c7bbc667"><td class="memItemLeft" align="right" valign="top"><a id="ab2a73d3997fb2dbe33ac69b2c7bbc667"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#ab2a73d3997fb2dbe33ac69b2c7bbc667">u_lastfifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>FifoCascade</b>  <em><a class="el" href="classFifoCascade.html">&lt;Entity FifoCascade&gt;</a></em></td></tr>
<tr class="memitem:a98e3735695615351b396d6f81ad9d021"><td class="memItemLeft" align="right" valign="top"><a id="a98e3735695615351b396d6f81ad9d021"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a98e3735695615351b396d6f81ad9d021">synchronizer_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Synchronizer</b>  <em><a class="el" href="classSynchronizer.html">&lt;Entity Synchronizer&gt;</a></em></td></tr>
<tr class="memitem:a5b07930e2c90a4bca6f2b39abc6c9051"><td class="memItemLeft" align="right" valign="top"><a id="a5b07930e2c90a4bca6f2b39abc6c9051"></a>
<a class="el" href="classAxiStreamFifo_1_1rtl.html#a5b07930e2c90a4bca6f2b39abc6c9051">u_pipe</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamPipeline</b>  <em><a class="el" href="classAxiStreamPipeline.html">&lt;Entity AxiStreamPipeline&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/travis/build/slaclab/surf/axi/axi-stream/rtl/AxiStreamFifo.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiStreamFifo.html">AxiStreamFifo</a></li><li class="navelem"><a class="el" href="classAxiStreamFifo_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
