/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [2:0] _02_;
  wire [4:0] _03_;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [26:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_7z ? celloutsig_1_3z[15] : celloutsig_1_10z;
  assign celloutsig_0_8z = celloutsig_0_7z[5] ? celloutsig_0_7z[13] : celloutsig_0_7z[5];
  assign celloutsig_1_7z = _00_ ? celloutsig_1_3z[15] : celloutsig_1_0z[4];
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & in_data[36]);
  assign celloutsig_1_10z = ~((celloutsig_1_2z | in_data[124]) & celloutsig_1_1z[5]);
  assign celloutsig_0_14z = ~((celloutsig_0_6z[0] | celloutsig_0_4z) & (celloutsig_0_10z[6] | celloutsig_0_7z[0]));
  assign celloutsig_1_17z = celloutsig_1_1z[0] ^ celloutsig_1_11z;
  assign celloutsig_1_2z = in_data[109] ^ in_data[121];
  assign celloutsig_1_8z = celloutsig_1_1z[1] ^ celloutsig_1_7z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 3'h0;
    else _02_ <= in_data[17:15];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 4'h0;
    else _01_ <= { in_data[27:25], celloutsig_0_1z };
  reg [4:0] _15_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 5'h00;
    else _15_ <= celloutsig_1_0z;
  assign { _03_[4:2], _00_, _03_[0] } = _15_;
  assign celloutsig_0_6z = { celloutsig_0_5z[4:3], celloutsig_0_5z[7], celloutsig_0_5z[1], celloutsig_0_5z[8:3], celloutsig_0_5z[7], celloutsig_0_5z[1], celloutsig_0_5z[6] } / { 1'h1, celloutsig_0_5z[7:4], celloutsig_0_4z, _02_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z[4:3], celloutsig_1_0z } && celloutsig_1_3z[12:6];
  assign celloutsig_1_11z = { in_data[128:117], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z } && { in_data[153:133], _03_[4:2], _00_, _03_[0], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_1z = _02_[2] & ~(_02_[1]);
  assign celloutsig_1_0z = in_data[147:143] % { 1'h1, in_data[171:168] };
  assign celloutsig_1_1z = in_data[157:152] % { 1'h1, in_data[143:139] };
  assign celloutsig_1_18z = { celloutsig_1_3z[17:10], celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_11z } != celloutsig_1_15z[11:1];
  assign celloutsig_0_4z = { in_data[26:24], celloutsig_0_1z } != _01_;
  assign celloutsig_1_5z = - { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_3z = in_data[184:166] | in_data[153:135];
  assign celloutsig_1_19z = ~^ { celloutsig_1_15z[9:8], celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_15z = { celloutsig_0_10z[14:6], celloutsig_0_8z } >> { celloutsig_0_5z[8:3], celloutsig_0_5z[7], celloutsig_0_5z[1], celloutsig_0_5z[6], celloutsig_0_8z };
  assign celloutsig_1_15z = celloutsig_1_5z[15:1] >> { celloutsig_1_5z[10:2], celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[32:28], celloutsig_0_5z[8:3], celloutsig_0_5z[7], celloutsig_0_5z[1], celloutsig_0_5z[6], celloutsig_0_4z, celloutsig_0_5z[8:3], celloutsig_0_5z[7], celloutsig_0_5z[1], celloutsig_0_5z[6], _02_ } >> in_data[91:65];
  assign celloutsig_0_10z = { _01_[1:0], celloutsig_0_6z, celloutsig_0_8z } - { in_data[42:29], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_6z[6:4], celloutsig_0_14z, celloutsig_0_6z } - { celloutsig_0_1z, celloutsig_0_10z };
  assign { celloutsig_0_5z[1], celloutsig_0_5z[7:3], celloutsig_0_5z[8] } = ~ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, _02_, in_data[63] };
  assign _03_[1] = _00_;
  assign { celloutsig_0_5z[2], celloutsig_0_5z[0] } = celloutsig_0_5z[7:6];
  assign { out_data[128], out_data[96], out_data[41:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
