
NUCLEO-F446ZE_UART_DMA_LL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a28  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003bec  08003bec  00013bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c3c  08003c3c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003c3c  08003c3c  00013c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c44  08003c44  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c44  08003c44  00013c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c48  08003c48  00013c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003c4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000520  20000010  08003c5c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000530  08003c5c  00020530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c492  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023cf  00000000  00000000  0002c515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df0  00000000  00000000  0002e8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a56  00000000  00000000  0002f6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023dde  00000000  00000000  0003012e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d0d4  00000000  00000000  00053f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d745a  00000000  00000000  00060fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003a58  00000000  00000000  0013843c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0013be94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003bd4 	.word	0x08003bd4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	08003bd4 	.word	0x08003bd4

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b970 	b.w	80004fc <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9e08      	ldr	r6, [sp, #32]
 800023a:	460d      	mov	r5, r1
 800023c:	4604      	mov	r4, r0
 800023e:	460f      	mov	r7, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4694      	mov	ip, r2
 8000248:	d965      	bls.n	8000316 <__udivmoddi4+0xe2>
 800024a:	fab2 f382 	clz	r3, r2
 800024e:	b143      	cbz	r3, 8000262 <__udivmoddi4+0x2e>
 8000250:	fa02 fc03 	lsl.w	ip, r2, r3
 8000254:	f1c3 0220 	rsb	r2, r3, #32
 8000258:	409f      	lsls	r7, r3
 800025a:	fa20 f202 	lsr.w	r2, r0, r2
 800025e:	4317      	orrs	r7, r2
 8000260:	409c      	lsls	r4, r3
 8000262:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000266:	fa1f f58c 	uxth.w	r5, ip
 800026a:	fbb7 f1fe 	udiv	r1, r7, lr
 800026e:	0c22      	lsrs	r2, r4, #16
 8000270:	fb0e 7711 	mls	r7, lr, r1, r7
 8000274:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000278:	fb01 f005 	mul.w	r0, r1, r5
 800027c:	4290      	cmp	r0, r2
 800027e:	d90a      	bls.n	8000296 <__udivmoddi4+0x62>
 8000280:	eb1c 0202 	adds.w	r2, ip, r2
 8000284:	f101 37ff 	add.w	r7, r1, #4294967295
 8000288:	f080 811c 	bcs.w	80004c4 <__udivmoddi4+0x290>
 800028c:	4290      	cmp	r0, r2
 800028e:	f240 8119 	bls.w	80004c4 <__udivmoddi4+0x290>
 8000292:	3902      	subs	r1, #2
 8000294:	4462      	add	r2, ip
 8000296:	1a12      	subs	r2, r2, r0
 8000298:	b2a4      	uxth	r4, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002a6:	fb00 f505 	mul.w	r5, r0, r5
 80002aa:	42a5      	cmp	r5, r4
 80002ac:	d90a      	bls.n	80002c4 <__udivmoddi4+0x90>
 80002ae:	eb1c 0404 	adds.w	r4, ip, r4
 80002b2:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b6:	f080 8107 	bcs.w	80004c8 <__udivmoddi4+0x294>
 80002ba:	42a5      	cmp	r5, r4
 80002bc:	f240 8104 	bls.w	80004c8 <__udivmoddi4+0x294>
 80002c0:	4464      	add	r4, ip
 80002c2:	3802      	subs	r0, #2
 80002c4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c8:	1b64      	subs	r4, r4, r5
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11e      	cbz	r6, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40dc      	lsrs	r4, r3
 80002d0:	2300      	movs	r3, #0
 80002d2:	e9c6 4300 	strd	r4, r3, [r6]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d908      	bls.n	80002f0 <__udivmoddi4+0xbc>
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f000 80ed 	beq.w	80004be <__udivmoddi4+0x28a>
 80002e4:	2100      	movs	r1, #0
 80002e6:	e9c6 0500 	strd	r0, r5, [r6]
 80002ea:	4608      	mov	r0, r1
 80002ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f0:	fab3 f183 	clz	r1, r3
 80002f4:	2900      	cmp	r1, #0
 80002f6:	d149      	bne.n	800038c <__udivmoddi4+0x158>
 80002f8:	42ab      	cmp	r3, r5
 80002fa:	d302      	bcc.n	8000302 <__udivmoddi4+0xce>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	f200 80f8 	bhi.w	80004f2 <__udivmoddi4+0x2be>
 8000302:	1a84      	subs	r4, r0, r2
 8000304:	eb65 0203 	sbc.w	r2, r5, r3
 8000308:	2001      	movs	r0, #1
 800030a:	4617      	mov	r7, r2
 800030c:	2e00      	cmp	r6, #0
 800030e:	d0e2      	beq.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	e9c6 4700 	strd	r4, r7, [r6]
 8000314:	e7df      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000316:	b902      	cbnz	r2, 800031a <__udivmoddi4+0xe6>
 8000318:	deff      	udf	#255	; 0xff
 800031a:	fab2 f382 	clz	r3, r2
 800031e:	2b00      	cmp	r3, #0
 8000320:	f040 8090 	bne.w	8000444 <__udivmoddi4+0x210>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	2101      	movs	r1, #1
 8000330:	fbb2 f5f7 	udiv	r5, r2, r7
 8000334:	fb07 2015 	mls	r0, r7, r5, r2
 8000338:	0c22      	lsrs	r2, r4, #16
 800033a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800033e:	fb0e f005 	mul.w	r0, lr, r5
 8000342:	4290      	cmp	r0, r2
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x124>
 8000346:	eb1c 0202 	adds.w	r2, ip, r2
 800034a:	f105 38ff 	add.w	r8, r5, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x122>
 8000350:	4290      	cmp	r0, r2
 8000352:	f200 80cb 	bhi.w	80004ec <__udivmoddi4+0x2b8>
 8000356:	4645      	mov	r5, r8
 8000358:	1a12      	subs	r2, r2, r0
 800035a:	b2a4      	uxth	r4, r4
 800035c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000360:	fb07 2210 	mls	r2, r7, r0, r2
 8000364:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000368:	fb0e fe00 	mul.w	lr, lr, r0
 800036c:	45a6      	cmp	lr, r4
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x14e>
 8000370:	eb1c 0404 	adds.w	r4, ip, r4
 8000374:	f100 32ff 	add.w	r2, r0, #4294967295
 8000378:	d202      	bcs.n	8000380 <__udivmoddi4+0x14c>
 800037a:	45a6      	cmp	lr, r4
 800037c:	f200 80bb 	bhi.w	80004f6 <__udivmoddi4+0x2c2>
 8000380:	4610      	mov	r0, r2
 8000382:	eba4 040e 	sub.w	r4, r4, lr
 8000386:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800038a:	e79f      	b.n	80002cc <__udivmoddi4+0x98>
 800038c:	f1c1 0720 	rsb	r7, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 fc07 	lsr.w	ip, r2, r7
 8000396:	ea4c 0c03 	orr.w	ip, ip, r3
 800039a:	fa05 f401 	lsl.w	r4, r5, r1
 800039e:	fa20 f307 	lsr.w	r3, r0, r7
 80003a2:	40fd      	lsrs	r5, r7
 80003a4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	fb09 5518 	mls	r5, r9, r8, r5
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003bc:	fb08 f50e 	mul.w	r5, r8, lr
 80003c0:	42a5      	cmp	r5, r4
 80003c2:	fa02 f201 	lsl.w	r2, r2, r1
 80003c6:	fa00 f001 	lsl.w	r0, r0, r1
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b0>
 80003cc:	eb1c 0404 	adds.w	r4, ip, r4
 80003d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003d4:	f080 8088 	bcs.w	80004e8 <__udivmoddi4+0x2b4>
 80003d8:	42a5      	cmp	r5, r4
 80003da:	f240 8085 	bls.w	80004e8 <__udivmoddi4+0x2b4>
 80003de:	f1a8 0802 	sub.w	r8, r8, #2
 80003e2:	4464      	add	r4, ip
 80003e4:	1b64      	subs	r4, r4, r5
 80003e6:	b29d      	uxth	r5, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003f4:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1da>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f103 35ff 	add.w	r5, r3, #4294967295
 8000404:	d26c      	bcs.n	80004e0 <__udivmoddi4+0x2ac>
 8000406:	45a6      	cmp	lr, r4
 8000408:	d96a      	bls.n	80004e0 <__udivmoddi4+0x2ac>
 800040a:	3b02      	subs	r3, #2
 800040c:	4464      	add	r4, ip
 800040e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000412:	fba3 9502 	umull	r9, r5, r3, r2
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	42ac      	cmp	r4, r5
 800041c:	46c8      	mov	r8, r9
 800041e:	46ae      	mov	lr, r5
 8000420:	d356      	bcc.n	80004d0 <__udivmoddi4+0x29c>
 8000422:	d053      	beq.n	80004cc <__udivmoddi4+0x298>
 8000424:	b156      	cbz	r6, 800043c <__udivmoddi4+0x208>
 8000426:	ebb0 0208 	subs.w	r2, r0, r8
 800042a:	eb64 040e 	sbc.w	r4, r4, lr
 800042e:	fa04 f707 	lsl.w	r7, r4, r7
 8000432:	40ca      	lsrs	r2, r1
 8000434:	40cc      	lsrs	r4, r1
 8000436:	4317      	orrs	r7, r2
 8000438:	e9c6 7400 	strd	r7, r4, [r6]
 800043c:	4618      	mov	r0, r3
 800043e:	2100      	movs	r1, #0
 8000440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000444:	f1c3 0120 	rsb	r1, r3, #32
 8000448:	fa02 fc03 	lsl.w	ip, r2, r3
 800044c:	fa20 f201 	lsr.w	r2, r0, r1
 8000450:	fa25 f101 	lsr.w	r1, r5, r1
 8000454:	409d      	lsls	r5, r3
 8000456:	432a      	orrs	r2, r5
 8000458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045c:	fa1f fe8c 	uxth.w	lr, ip
 8000460:	fbb1 f0f7 	udiv	r0, r1, r7
 8000464:	fb07 1510 	mls	r5, r7, r0, r1
 8000468:	0c11      	lsrs	r1, r2, #16
 800046a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800046e:	fb00 f50e 	mul.w	r5, r0, lr
 8000472:	428d      	cmp	r5, r1
 8000474:	fa04 f403 	lsl.w	r4, r4, r3
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x258>
 800047a:	eb1c 0101 	adds.w	r1, ip, r1
 800047e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000482:	d22f      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 8000484:	428d      	cmp	r5, r1
 8000486:	d92d      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 8000488:	3802      	subs	r0, #2
 800048a:	4461      	add	r1, ip
 800048c:	1b49      	subs	r1, r1, r5
 800048e:	b292      	uxth	r2, r2
 8000490:	fbb1 f5f7 	udiv	r5, r1, r7
 8000494:	fb07 1115 	mls	r1, r7, r5, r1
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	fb05 f10e 	mul.w	r1, r5, lr
 80004a0:	4291      	cmp	r1, r2
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x282>
 80004a4:	eb1c 0202 	adds.w	r2, ip, r2
 80004a8:	f105 38ff 	add.w	r8, r5, #4294967295
 80004ac:	d216      	bcs.n	80004dc <__udivmoddi4+0x2a8>
 80004ae:	4291      	cmp	r1, r2
 80004b0:	d914      	bls.n	80004dc <__udivmoddi4+0x2a8>
 80004b2:	3d02      	subs	r5, #2
 80004b4:	4462      	add	r2, ip
 80004b6:	1a52      	subs	r2, r2, r1
 80004b8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004bc:	e738      	b.n	8000330 <__udivmoddi4+0xfc>
 80004be:	4631      	mov	r1, r6
 80004c0:	4630      	mov	r0, r6
 80004c2:	e708      	b.n	80002d6 <__udivmoddi4+0xa2>
 80004c4:	4639      	mov	r1, r7
 80004c6:	e6e6      	b.n	8000296 <__udivmoddi4+0x62>
 80004c8:	4610      	mov	r0, r2
 80004ca:	e6fb      	b.n	80002c4 <__udivmoddi4+0x90>
 80004cc:	4548      	cmp	r0, r9
 80004ce:	d2a9      	bcs.n	8000424 <__udivmoddi4+0x1f0>
 80004d0:	ebb9 0802 	subs.w	r8, r9, r2
 80004d4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d8:	3b01      	subs	r3, #1
 80004da:	e7a3      	b.n	8000424 <__udivmoddi4+0x1f0>
 80004dc:	4645      	mov	r5, r8
 80004de:	e7ea      	b.n	80004b6 <__udivmoddi4+0x282>
 80004e0:	462b      	mov	r3, r5
 80004e2:	e794      	b.n	800040e <__udivmoddi4+0x1da>
 80004e4:	4640      	mov	r0, r8
 80004e6:	e7d1      	b.n	800048c <__udivmoddi4+0x258>
 80004e8:	46d0      	mov	r8, sl
 80004ea:	e77b      	b.n	80003e4 <__udivmoddi4+0x1b0>
 80004ec:	3d02      	subs	r5, #2
 80004ee:	4462      	add	r2, ip
 80004f0:	e732      	b.n	8000358 <__udivmoddi4+0x124>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e70a      	b.n	800030c <__udivmoddi4+0xd8>
 80004f6:	4464      	add	r4, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e742      	b.n	8000382 <__udivmoddi4+0x14e>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	4603      	mov	r3, r0
 8000508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800050a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800050e:	2b00      	cmp	r3, #0
 8000510:	db0b      	blt.n	800052a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	f003 021f 	and.w	r2, r3, #31
 8000518:	4907      	ldr	r1, [pc, #28]	; (8000538 <__NVIC_EnableIRQ+0x38>)
 800051a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800051e:	095b      	lsrs	r3, r3, #5
 8000520:	2001      	movs	r0, #1
 8000522:	fa00 f202 	lsl.w	r2, r0, r2
 8000526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800052a:	bf00      	nop
 800052c:	370c      	adds	r7, #12
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	e000e100 	.word	0xe000e100

0800053c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	6039      	str	r1, [r7, #0]
 8000546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054c:	2b00      	cmp	r3, #0
 800054e:	db0a      	blt.n	8000566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	b2da      	uxtb	r2, r3
 8000554:	490c      	ldr	r1, [pc, #48]	; (8000588 <__NVIC_SetPriority+0x4c>)
 8000556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055a:	0112      	lsls	r2, r2, #4
 800055c:	b2d2      	uxtb	r2, r2
 800055e:	440b      	add	r3, r1
 8000560:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000564:	e00a      	b.n	800057c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	b2da      	uxtb	r2, r3
 800056a:	4908      	ldr	r1, [pc, #32]	; (800058c <__NVIC_SetPriority+0x50>)
 800056c:	79fb      	ldrb	r3, [r7, #7]
 800056e:	f003 030f 	and.w	r3, r3, #15
 8000572:	3b04      	subs	r3, #4
 8000574:	0112      	lsls	r2, r2, #4
 8000576:	b2d2      	uxtb	r2, r2
 8000578:	440b      	add	r3, r1
 800057a:	761a      	strb	r2, [r3, #24]
}
 800057c:	bf00      	nop
 800057e:	370c      	adds	r7, #12
 8000580:	46bd      	mov	sp, r7
 8000582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000586:	4770      	bx	lr
 8000588:	e000e100 	.word	0xe000e100
 800058c:	e000ed00 	.word	0xe000ed00

08000590 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800059a:	4a0c      	ldr	r2, [pc, #48]	; (80005cc <LL_DMA_EnableStream+0x3c>)
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	4413      	add	r3, r2
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	461a      	mov	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4413      	add	r3, r2
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4908      	ldr	r1, [pc, #32]	; (80005cc <LL_DMA_EnableStream+0x3c>)
 80005ac:	683a      	ldr	r2, [r7, #0]
 80005ae:	440a      	add	r2, r1
 80005b0:	7812      	ldrb	r2, [r2, #0]
 80005b2:	4611      	mov	r1, r2
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	440a      	add	r2, r1
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	6013      	str	r3, [r2, #0]
}
 80005be:	bf00      	nop
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	08003bec 	.word	0x08003bec

080005d0 <LL_DMA_ConfigTransfer>:
  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
  *@retval None
  */
__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Configuration)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR,
 80005dc:	4a0e      	ldr	r2, [pc, #56]	; (8000618 <LL_DMA_ConfigTransfer+0x48>)
 80005de:	68bb      	ldr	r3, [r7, #8]
 80005e0:	4413      	add	r3, r2
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	461a      	mov	r2, r3
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	4413      	add	r3, r2
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f423 335f 	bic.w	r3, r3, #228352	; 0x37c00
 80005f0:	f423 7378 	bic.w	r3, r3, #992	; 0x3e0
 80005f4:	4908      	ldr	r1, [pc, #32]	; (8000618 <LL_DMA_ConfigTransfer+0x48>)
 80005f6:	68ba      	ldr	r2, [r7, #8]
 80005f8:	440a      	add	r2, r1
 80005fa:	7812      	ldrb	r2, [r2, #0]
 80005fc:	4611      	mov	r1, r2
 80005fe:	68fa      	ldr	r2, [r7, #12]
 8000600:	440a      	add	r2, r1
 8000602:	4611      	mov	r1, r2
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	4313      	orrs	r3, r2
 8000608:	600b      	str	r3, [r1, #0]
             DMA_SxCR_DIR | DMA_SxCR_CIRC | DMA_SxCR_PINC | DMA_SxCR_MINC | DMA_SxCR_PSIZE | DMA_SxCR_MSIZE | DMA_SxCR_PL | DMA_SxCR_PFCTRL,
             Configuration);
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	08003bec 	.word	0x08003bec

0800061c <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8000628:	4a0d      	ldr	r2, [pc, #52]	; (8000660 <LL_DMA_SetDataLength+0x44>)
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	4413      	add	r3, r2
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	461a      	mov	r2, r3
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	4413      	add	r3, r2
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	0c1b      	lsrs	r3, r3, #16
 800063a:	041b      	lsls	r3, r3, #16
 800063c:	4908      	ldr	r1, [pc, #32]	; (8000660 <LL_DMA_SetDataLength+0x44>)
 800063e:	68ba      	ldr	r2, [r7, #8]
 8000640:	440a      	add	r2, r1
 8000642:	7812      	ldrb	r2, [r2, #0]
 8000644:	4611      	mov	r1, r2
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	440a      	add	r2, r1
 800064a:	4611      	mov	r1, r2
 800064c:	687a      	ldr	r2, [r7, #4]
 800064e:	4313      	orrs	r3, r2
 8000650:	604b      	str	r3, [r1, #4]
}
 8000652:	bf00      	nop
 8000654:	3714      	adds	r7, #20
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	08003bec 	.word	0x08003bec

08000664 <LL_DMA_GetDataLength>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval Between 0 to 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef* DMAx, uint32_t Stream)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT));
 800066e:	4a07      	ldr	r2, [pc, #28]	; (800068c <LL_DMA_GetDataLength+0x28>)
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	4413      	add	r3, r2
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	461a      	mov	r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4413      	add	r3, r2
 800067c:	685b      	ldr	r3, [r3, #4]
 800067e:	b29b      	uxth	r3, r3
}
 8000680:	4618      	mov	r0, r3
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	08003bec 	.word	0x08003bec

08000690 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)
{
 8000690:	b480      	push	{r7}
 8000692:	b085      	sub	sp, #20
 8000694:	af00      	add	r7, sp, #0
 8000696:	60f8      	str	r0, [r7, #12]
 8000698:	60b9      	str	r1, [r7, #8]
 800069a:	607a      	str	r2, [r7, #4]
 800069c:	603b      	str	r3, [r7, #0]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 800069e:	69bb      	ldr	r3, [r7, #24]
 80006a0:	2b40      	cmp	r3, #64	; 0x40
 80006a2:	d114      	bne.n	80006ce <LL_DMA_ConfigAddresses+0x3e>
  {
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, SrcAddress);
 80006a4:	4a17      	ldr	r2, [pc, #92]	; (8000704 <LL_DMA_ConfigAddresses+0x74>)
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	4413      	add	r3, r2
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	461a      	mov	r2, r3
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	4413      	add	r3, r2
 80006b2:	461a      	mov	r2, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, DstAddress);
 80006b8:	4a12      	ldr	r2, [pc, #72]	; (8000704 <LL_DMA_ConfigAddresses+0x74>)
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	4413      	add	r3, r2
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	461a      	mov	r2, r3
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	4413      	add	r3, r2
 80006c6:	461a      	mov	r2, r3
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
  }
}
 80006cc:	e013      	b.n	80006f6 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
 80006ce:	4a0d      	ldr	r2, [pc, #52]	; (8000704 <LL_DMA_ConfigAddresses+0x74>)
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	4413      	add	r3, r2
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	461a      	mov	r2, r3
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	4413      	add	r3, r2
 80006dc:	461a      	mov	r2, r3
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
 80006e2:	4a08      	ldr	r2, [pc, #32]	; (8000704 <LL_DMA_ConfigAddresses+0x74>)
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	4413      	add	r3, r2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	461a      	mov	r2, r3
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	4413      	add	r3, r2
 80006f0:	461a      	mov	r2, r3
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	60d3      	str	r3, [r2, #12]
}
 80006f6:	bf00      	nop
 80006f8:	3714      	adds	r7, #20
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	08003bec 	.word	0x08003bec

08000708 <LL_DMA_IsActiveFlag_TC5>:
  * @rmtoll HISR  TCIF0    LL_DMA_IsActiveFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000718:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800071c:	bf0c      	ite	eq
 800071e:	2301      	moveq	r3, #1
 8000720:	2300      	movne	r3, #0
 8000722:	b2db      	uxtb	r3, r3
}
 8000724:	4618      	mov	r0, r3
 8000726:	370c      	adds	r7, #12
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr

08000730 <LL_DMA_IsActiveFlag_TE5>:
  * @rmtoll HISR  TEIF0    LL_DMA_IsActiveFlag_TE5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF5)==(DMA_HISR_TEIF5));
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000740:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000744:	bf0c      	ite	eq
 8000746:	2301      	moveq	r3, #1
 8000748:	2300      	movne	r3, #0
 800074a:	b2db      	uxtb	r3, r3
}
 800074c:	4618      	mov	r0, r3
 800074e:	370c      	adds	r7, #12
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr

08000758 <LL_DMA_ClearFlag_TC5>:
  * @rmtoll HIFCR  CTCIF5    LL_DMA_ClearFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF5);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000766:	60da      	str	r2, [r3, #12]
}
 8000768:	bf00      	nop
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <LL_DMA_ClearFlag_TE5>:
  * @rmtoll HIFCR  CTEIF5    LL_DMA_ClearFlag_TE5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF5);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000782:	60da      	str	r2, [r3, #12]
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr

08000790 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TEIE);
 800079a:	4a0c      	ldr	r2, [pc, #48]	; (80007cc <LL_DMA_EnableIT_TE+0x3c>)
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	4413      	add	r3, r2
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	461a      	mov	r2, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4413      	add	r3, r2
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4908      	ldr	r1, [pc, #32]	; (80007cc <LL_DMA_EnableIT_TE+0x3c>)
 80007ac:	683a      	ldr	r2, [r7, #0]
 80007ae:	440a      	add	r2, r1
 80007b0:	7812      	ldrb	r2, [r2, #0]
 80007b2:	4611      	mov	r1, r2
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	440a      	add	r2, r1
 80007b8:	f043 0304 	orr.w	r3, r3, #4
 80007bc:	6013      	str	r3, [r2, #0]
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	08003bec 	.word	0x08003bec

080007d0 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 80007da:	4a0c      	ldr	r2, [pc, #48]	; (800080c <LL_DMA_EnableIT_TC+0x3c>)
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	4413      	add	r3, r2
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	461a      	mov	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	4413      	add	r3, r2
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4908      	ldr	r1, [pc, #32]	; (800080c <LL_DMA_EnableIT_TC+0x3c>)
 80007ec:	683a      	ldr	r2, [r7, #0]
 80007ee:	440a      	add	r2, r1
 80007f0:	7812      	ldrb	r2, [r2, #0]
 80007f2:	4611      	mov	r1, r2
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	440a      	add	r2, r1
 80007f8:	f043 0310 	orr.w	r3, r3, #16
 80007fc:	6013      	str	r3, [r2, #0]
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	08003bec 	.word	0x08003bec

08000810 <LL_DMA_DisableIT_HT>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_HTIE);
 800081a:	4a0c      	ldr	r2, [pc, #48]	; (800084c <LL_DMA_DisableIT_HT+0x3c>)
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	4413      	add	r3, r2
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	461a      	mov	r2, r3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4413      	add	r3, r2
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4908      	ldr	r1, [pc, #32]	; (800084c <LL_DMA_DisableIT_HT+0x3c>)
 800082c:	683a      	ldr	r2, [r7, #0]
 800082e:	440a      	add	r2, r1
 8000830:	7812      	ldrb	r2, [r2, #0]
 8000832:	4611      	mov	r1, r2
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	440a      	add	r2, r1
 8000838:	f023 0308 	bic.w	r3, r3, #8
 800083c:	6013      	str	r3, [r2, #0]
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	08003bec 	.word	0x08003bec

08000850 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000858:	4b08      	ldr	r3, [pc, #32]	; (800087c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800085a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800085c:	4907      	ldr	r1, [pc, #28]	; (800087c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4313      	orrs	r3, r2
 8000862:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000864:	4b05      	ldr	r3, [pc, #20]	; (800087c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	4013      	ands	r3, r2
 800086c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800086e:	68fb      	ldr	r3, [r7, #12]
}
 8000870:	bf00      	nop
 8000872:	3714      	adds	r7, #20
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr
 800087c:	40023800 	.word	0x40023800

08000880 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll SR           IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f003 0310 	and.w	r3, r3, #16
 8000890:	2b10      	cmp	r3, #16
 8000892:	bf0c      	ite	eq
 8000894:	2301      	moveq	r3, #1
 8000896:	2300      	movne	r3, #0
 8000898:	b2db      	uxtb	r3, r3
}
 800089a:	4618      	mov	r0, r3
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr

080008a6 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll SR           IDLE          LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 80008a6:	b480      	push	{r7}
 80008a8:	b085      	sub	sp, #20
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80008b4:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80008bc:	68fb      	ldr	r3, [r7, #12]
}
 80008be:	bf00      	nop
 80008c0:	3714      	adds	r7, #20
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 80008ca:	b480      	push	{r7}
 80008cc:	b089      	sub	sp, #36	; 0x24
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	330c      	adds	r3, #12
 80008d6:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	e853 3f00 	ldrex	r3, [r3]
 80008de:	60bb      	str	r3, [r7, #8]
   return(result);
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	f043 0310 	orr.w	r3, r3, #16
 80008e6:	61fb      	str	r3, [r7, #28]
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	330c      	adds	r3, #12
 80008ec:	69fa      	ldr	r2, [r7, #28]
 80008ee:	61ba      	str	r2, [r7, #24]
 80008f0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80008f2:	6979      	ldr	r1, [r7, #20]
 80008f4:	69ba      	ldr	r2, [r7, #24]
 80008f6:	e841 2300 	strex	r3, r2, [r1]
 80008fa:	613b      	str	r3, [r7, #16]
   return(result);
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d1e7      	bne.n	80008d2 <LL_USART_EnableIT_IDLE+0x8>
}
 8000902:	bf00      	nop
 8000904:	bf00      	nop
 8000906:	3724      	adds	r7, #36	; 0x24
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8000910:	b480      	push	{r7}
 8000912:	b089      	sub	sp, #36	; 0x24
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3314      	adds	r3, #20
 800091c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	e853 3f00 	ldrex	r3, [r3]
 8000924:	60bb      	str	r3, [r7, #8]
   return(result);
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800092c:	61fb      	str	r3, [r7, #28]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	3314      	adds	r3, #20
 8000932:	69fa      	ldr	r2, [r7, #28]
 8000934:	61ba      	str	r2, [r7, #24]
 8000936:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000938:	6979      	ldr	r1, [r7, #20]
 800093a:	69ba      	ldr	r2, [r7, #24]
 800093c:	e841 2300 	strex	r3, r2, [r1]
 8000940:	613b      	str	r3, [r7, #16]
   return(result);
 8000942:	693b      	ldr	r3, [r7, #16]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d1e7      	bne.n	8000918 <LL_USART_EnableDMAReq_RX+0x8>
}
 8000948:	bf00      	nop
 800094a:	bf00      	nop
 800094c:	3724      	adds	r7, #36	; 0x24
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <LL_USART_DMA_GetRegAddr>:
  * @note   Address of Data Register is valid for both Transmit and Receive transfers.
  * @param  USARTx USART Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx)
{
 8000956:	b480      	push	{r7}
 8000958:	b083      	sub	sp, #12
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
  /* return address of DR register */
  return ((uint32_t) &(USARTx->DR));
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	3304      	adds	r3, #4
}
 8000962:	4618      	mov	r0, r3
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
	...

08000970 <LL_UART_DMA_RX_Config>:
 * @Function_Brief  : Config function for LL Uart Rx. Use this function in the
 * 					  MX_USART2_UART_Init() or use after UART and DMA Init func.
 ******************************************************************************/

void LL_UART_DMA_RX_Config(USART_TypeDef *USARTx ,DMA_TypeDef *DMAx, uint32_t Periphs ,
		uint32_t Stream, IRQn_Type IRQn, uint8_t DstAddress[], uint8_t Rx_Buffer_Size) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b086      	sub	sp, #24
 8000974:	af02      	add	r7, sp, #8
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
 800097c:	603b      	str	r3, [r7, #0]

	// Enable DMA Clock.
	LL_AHB1_GRP1_EnableClock(Periphs);
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f7ff ff66 	bl	8000850 <LL_AHB1_GRP1_EnableClock>

	/*ENABLE DMA NVIC PRIOTIRY*/
	NVIC_SetPriority(IRQn, 0);
 8000984:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8000988:	2100      	movs	r1, #0
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff fdd6 	bl	800053c <__NVIC_SetPriority>

	/*ENABLE DMA NVIC IRQN*/
	NVIC_EnableIRQ(IRQn);
 8000990:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff fdb3 	bl	8000500 <__NVIC_EnableIRQ>

	/*CONFIGURE DMA TRANSFER*/
	LL_DMA_ConfigTransfer(	 DMAx, Stream,
 800099a:	4a15      	ldr	r2, [pc, #84]	; (80009f0 <LL_UART_DMA_RX_Config+0x80>)
 800099c:	6839      	ldr	r1, [r7, #0]
 800099e:	68b8      	ldr	r0, [r7, #8]
 80009a0:	f7ff fe16 	bl	80005d0 <LL_DMA_ConfigTransfer>
	  						 LL_DMA_MEMORY_INCREMENT			|
	  						 LL_DMA_PDATAALIGN_BYTE				|
	  						 LL_DMA_MDATAALIGN_BYTE				);

	/*Configure transfer address and direction*/
	LL_DMA_ConfigAddresses(	 DMAx,
 80009a4:	68f8      	ldr	r0, [r7, #12]
 80009a6:	f7ff ffd6 	bl	8000956 <LL_USART_DMA_GetRegAddr>
 80009aa:	4602      	mov	r2, r0
 80009ac:	69fb      	ldr	r3, [r7, #28]
 80009ae:	2100      	movs	r1, #0
 80009b0:	9100      	str	r1, [sp, #0]
 80009b2:	6839      	ldr	r1, [r7, #0]
 80009b4:	68b8      	ldr	r0, [r7, #8]
 80009b6:	f7ff fe6b 	bl	8000690 <LL_DMA_ConfigAddresses>
							 LL_USART_DMA_GetRegAddr(USARTx),
	  		  	  	  	  	 (uint32_t)DstAddress,
							 LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	/* Set data lenght */
	LL_DMA_SetDataLength(DMAx, Stream, Rx_Buffer_Size);
 80009ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80009be:	461a      	mov	r2, r3
 80009c0:	6839      	ldr	r1, [r7, #0]
 80009c2:	68b8      	ldr	r0, [r7, #8]
 80009c4:	f7ff fe2a 	bl	800061c <LL_DMA_SetDataLength>

	/* Enable DMA Complate, IDLE and Error Interrupt. */
	LL_DMA_EnableIT_TC(DMAx, Stream);
 80009c8:	6839      	ldr	r1, [r7, #0]
 80009ca:	68b8      	ldr	r0, [r7, #8]
 80009cc:	f7ff ff00 	bl	80007d0 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMAx, Stream);
 80009d0:	6839      	ldr	r1, [r7, #0]
 80009d2:	68b8      	ldr	r0, [r7, #8]
 80009d4:	f7ff fedc 	bl	8000790 <LL_DMA_EnableIT_TE>
	/* Disable Half Transfer Complate Interrupt*/
	LL_DMA_DisableIT_HT(DMAx, Stream);
 80009d8:	6839      	ldr	r1, [r7, #0]
 80009da:	68b8      	ldr	r0, [r7, #8]
 80009dc:	f7ff ff18 	bl	8000810 <LL_DMA_DisableIT_HT>

	/* Enable to UART IDLE*/
	LL_USART_EnableIT_IDLE(USARTx);
 80009e0:	68f8      	ldr	r0, [r7, #12]
 80009e2:	f7ff ff72 	bl	80008ca <LL_USART_EnableIT_IDLE>
}
 80009e6:	bf00      	nop
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	00020500 	.word	0x00020500

080009f4 <LL_UART_DMA_RX_Start>:
 * @Function_Input  : USARTx, DMAx, Stream
 * @Function_Output : None
 * @Function_Brief  : Start func. Uart Rx LL
 ******************************************************************************/

void LL_UART_DMA_RX_Start(USART_TypeDef *USARTx, DMA_TypeDef *DMAx, uint32_t Stream){
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]

	LL_USART_EnableDMAReq_RX(USARTx);
 8000a00:	68f8      	ldr	r0, [r7, #12]
 8000a02:	f7ff ff85 	bl	8000910 <LL_USART_EnableDMAReq_RX>
	LL_DMA_EnableStream(DMAx, Stream);
 8000a06:	6879      	ldr	r1, [r7, #4]
 8000a08:	68b8      	ldr	r0, [r7, #8]
 8000a0a:	f7ff fdc1 	bl	8000590 <LL_DMA_EnableStream>

}
 8000a0e:	bf00      	nop
 8000a10:	3710      	adds	r7, #16
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <LL_UART_DMA_RX_Interrupt>:
 * @Function_Input  : DMAx
 * @Function_Output : None
 * @Function_Brief  : DMA Interrupt func.
 ******************************************************************************/

void LL_UART_DMA_RX_Interrupt(DMA_TypeDef *DMAx){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]

	if(LL_DMA_IsActiveFlag_TC5(DMAx)){
 8000a20:	6878      	ldr	r0, [r7, #4]
 8000a22:	f7ff fe71 	bl	8000708 <LL_DMA_IsActiveFlag_TC5>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d006      	beq.n	8000a3a <LL_UART_DMA_RX_Interrupt+0x22>

			LL_DMA_ClearFlag_TC5(DMAx);
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	f7ff fe93 	bl	8000758 <LL_DMA_ClearFlag_TC5>

			Rx_Cmplt = 1;
 8000a32:	4b0a      	ldr	r3, [pc, #40]	; (8000a5c <LL_UART_DMA_RX_Interrupt+0x44>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	701a      	strb	r2, [r3, #0]

			LL_DMA_ClearFlag_TE5(DMAx);
			Rx_Error = 1;
	}

}
 8000a38:	e00b      	b.n	8000a52 <LL_UART_DMA_RX_Interrupt+0x3a>
	else if(LL_DMA_IsActiveFlag_TE5(DMAx)){
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f7ff fe78 	bl	8000730 <LL_DMA_IsActiveFlag_TE5>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d005      	beq.n	8000a52 <LL_UART_DMA_RX_Interrupt+0x3a>
			LL_DMA_ClearFlag_TE5(DMAx);
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f7ff fe94 	bl	8000774 <LL_DMA_ClearFlag_TE5>
			Rx_Error = 1;
 8000a4c:	4b04      	ldr	r3, [pc, #16]	; (8000a60 <LL_UART_DMA_RX_Interrupt+0x48>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	701a      	strb	r2, [r3, #0]
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	20000037 	.word	0x20000037
 8000a60:	20000036 	.word	0x20000036

08000a64 <LL_UART_DMA_RX_IDLE_Interrupt>:
 * @Function_Output : None
 * @Function_Brief  : IDLE Interrupt func.
 ******************************************************************************/

void LL_UART_DMA_RX_IDLE_Interrupt(USART_TypeDef *USARTx, DMA_TypeDef *DMAx, uint32_t Stream,
		uint8_t Recieved_Data[], uint8_t Rx_Buffer[]){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
 8000a70:	603b      	str	r3, [r7, #0]

	if(LL_USART_IsActiveFlag_IDLE(USARTx))
 8000a72:	68f8      	ldr	r0, [r7, #12]
 8000a74:	f7ff ff04 	bl	8000880 <LL_USART_IsActiveFlag_IDLE>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	f000 8094 	beq.w	8000ba8 <LL_UART_DMA_RX_IDLE_Interrupt+0x144>
	{
		for(uint8_t i=0; i<Rx_Buffer_Size; i++) {
 8000a80:	2300      	movs	r3, #0
 8000a82:	75fb      	strb	r3, [r7, #23]
 8000a84:	e007      	b.n	8000a96 <LL_UART_DMA_RX_IDLE_Interrupt+0x32>
			Recieved_Data[i] = 0;	// Reset to Recieved_Data
 8000a86:	7dfb      	ldrb	r3, [r7, #23]
 8000a88:	683a      	ldr	r2, [r7, #0]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=0; i<Rx_Buffer_Size; i++) {
 8000a90:	7dfb      	ldrb	r3, [r7, #23]
 8000a92:	3301      	adds	r3, #1
 8000a94:	75fb      	strb	r3, [r7, #23]
 8000a96:	7dfb      	ldrb	r3, [r7, #23]
 8000a98:	2b09      	cmp	r3, #9
 8000a9a:	d9f4      	bls.n	8000a86 <LL_UART_DMA_RX_IDLE_Interrupt+0x22>
		}

		LL_USART_ClearFlag_IDLE(USARTx); // Clear flag
 8000a9c:	68f8      	ldr	r0, [r7, #12]
 8000a9e:	f7ff ff02 	bl	80008a6 <LL_USART_ClearFlag_IDLE>

		Pos = Rx_Buffer_Size - LL_DMA_GetDataLength(DMAx, Stream);
 8000aa2:	6879      	ldr	r1, [r7, #4]
 8000aa4:	68b8      	ldr	r0, [r7, #8]
 8000aa6:	f7ff fddd 	bl	8000664 <LL_DMA_GetDataLength>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	f1c3 030a 	rsb	r3, r3, #10
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	4b3e      	ldr	r3, [pc, #248]	; (8000bb0 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000ab6:	701a      	strb	r2, [r3, #0]

		if(LL_DMA_GetDataLength(DMAx, Stream) == Rx_Buffer_Size && Pos == 0 && Old_Pos == 0) { // Data Size = Rx_Buffer_Size
 8000ab8:	6879      	ldr	r1, [r7, #4]
 8000aba:	68b8      	ldr	r0, [r7, #8]
 8000abc:	f7ff fdd2 	bl	8000664 <LL_DMA_GetDataLength>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b0a      	cmp	r3, #10
 8000ac4:	d119      	bne.n	8000afa <LL_UART_DMA_RX_IDLE_Interrupt+0x96>
 8000ac6:	4b3a      	ldr	r3, [pc, #232]	; (8000bb0 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d115      	bne.n	8000afa <LL_UART_DMA_RX_IDLE_Interrupt+0x96>
 8000ace:	4b39      	ldr	r3, [pc, #228]	; (8000bb4 <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d111      	bne.n	8000afa <LL_UART_DMA_RX_IDLE_Interrupt+0x96>

			for(uint8_t i=0; i<Rx_Buffer_Size; i++){
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	75bb      	strb	r3, [r7, #22]
 8000ada:	e00a      	b.n	8000af2 <LL_UART_DMA_RX_IDLE_Interrupt+0x8e>

				Recieved_Data[i] = Rx_Buffer[i];
 8000adc:	7dbb      	ldrb	r3, [r7, #22]
 8000ade:	6a3a      	ldr	r2, [r7, #32]
 8000ae0:	441a      	add	r2, r3
 8000ae2:	7dbb      	ldrb	r3, [r7, #22]
 8000ae4:	6839      	ldr	r1, [r7, #0]
 8000ae6:	440b      	add	r3, r1
 8000ae8:	7812      	ldrb	r2, [r2, #0]
 8000aea:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=0; i<Rx_Buffer_Size; i++){
 8000aec:	7dbb      	ldrb	r3, [r7, #22]
 8000aee:	3301      	adds	r3, #1
 8000af0:	75bb      	strb	r3, [r7, #22]
 8000af2:	7dbb      	ldrb	r3, [r7, #22]
 8000af4:	2b09      	cmp	r3, #9
 8000af6:	d9f1      	bls.n	8000adc <LL_UART_DMA_RX_IDLE_Interrupt+0x78>
 8000af8:	e052      	b.n	8000ba0 <LL_UART_DMA_RX_IDLE_Interrupt+0x13c>

			}

		}

		else if (Pos != Old_Pos){
 8000afa:	4b2d      	ldr	r3, [pc, #180]	; (8000bb0 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000afc:	781a      	ldrb	r2, [r3, #0]
 8000afe:	4b2d      	ldr	r3, [pc, #180]	; (8000bb4 <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d04c      	beq.n	8000ba0 <LL_UART_DMA_RX_IDLE_Interrupt+0x13c>

			if(Pos > Old_Pos){
 8000b06:	4b2a      	ldr	r3, [pc, #168]	; (8000bb0 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000b08:	781a      	ldrb	r2, [r3, #0]
 8000b0a:	4b2a      	ldr	r3, [pc, #168]	; (8000bb4 <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d919      	bls.n	8000b46 <LL_UART_DMA_RX_IDLE_Interrupt+0xe2>
				//        * [   4   ]            |                                    				 |
				//        * [   5   ]            |---------------------------------------------------|
				//        * [   6   ] <- pos
				//        * [   7   ]
				//        * [ N - 1 ]
				uint8_t a = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	757b      	strb	r3, [r7, #21]
				for(uint8_t i=Old_Pos; i<Pos; i++){
 8000b16:	4b27      	ldr	r3, [pc, #156]	; (8000bb4 <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	753b      	strb	r3, [r7, #20]
 8000b1c:	e00d      	b.n	8000b3a <LL_UART_DMA_RX_IDLE_Interrupt+0xd6>

					Recieved_Data[0+a] = Rx_Buffer[i];
 8000b1e:	7d3b      	ldrb	r3, [r7, #20]
 8000b20:	6a3a      	ldr	r2, [r7, #32]
 8000b22:	441a      	add	r2, r3
 8000b24:	7d7b      	ldrb	r3, [r7, #21]
 8000b26:	6839      	ldr	r1, [r7, #0]
 8000b28:	440b      	add	r3, r1
 8000b2a:	7812      	ldrb	r2, [r2, #0]
 8000b2c:	701a      	strb	r2, [r3, #0]
					a++;
 8000b2e:	7d7b      	ldrb	r3, [r7, #21]
 8000b30:	3301      	adds	r3, #1
 8000b32:	757b      	strb	r3, [r7, #21]
				for(uint8_t i=Old_Pos; i<Pos; i++){
 8000b34:	7d3b      	ldrb	r3, [r7, #20]
 8000b36:	3301      	adds	r3, #1
 8000b38:	753b      	strb	r3, [r7, #20]
 8000b3a:	4b1d      	ldr	r3, [pc, #116]	; (8000bb0 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	7d3a      	ldrb	r2, [r7, #20]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d3ec      	bcc.n	8000b1e <LL_UART_DMA_RX_IDLE_Interrupt+0xba>
 8000b44:	e02c      	b.n	8000ba0 <LL_UART_DMA_RX_IDLE_Interrupt+0x13c>
				//		             * [   7   ]            |                                 |
				//		             * [ N - 1 ]            |---------------------------------|
				//						DATA = FIRST BLOCK + SECOND BLOCK
//				uint8_t First_Block = Rx_Buffer_Size - Old_Pos;
//				uint8_t Second_Block = Pos;
				uint8_t Last_Position =0;
 8000b46:	2300      	movs	r3, #0
 8000b48:	74fb      	strb	r3, [r7, #19]

				for(uint8_t i = Old_Pos; i<Rx_Buffer_Size; i++){ // first block copy to Recieved_Data
 8000b4a:	4b1a      	ldr	r3, [pc, #104]	; (8000bb4 <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	74bb      	strb	r3, [r7, #18]
 8000b50:	e00d      	b.n	8000b6e <LL_UART_DMA_RX_IDLE_Interrupt+0x10a>
					Recieved_Data[Last_Position] = Rx_Buffer[i];
 8000b52:	7cbb      	ldrb	r3, [r7, #18]
 8000b54:	6a3a      	ldr	r2, [r7, #32]
 8000b56:	441a      	add	r2, r3
 8000b58:	7cfb      	ldrb	r3, [r7, #19]
 8000b5a:	6839      	ldr	r1, [r7, #0]
 8000b5c:	440b      	add	r3, r1
 8000b5e:	7812      	ldrb	r2, [r2, #0]
 8000b60:	701a      	strb	r2, [r3, #0]
					Last_Position++;
 8000b62:	7cfb      	ldrb	r3, [r7, #19]
 8000b64:	3301      	adds	r3, #1
 8000b66:	74fb      	strb	r3, [r7, #19]
				for(uint8_t i = Old_Pos; i<Rx_Buffer_Size; i++){ // first block copy to Recieved_Data
 8000b68:	7cbb      	ldrb	r3, [r7, #18]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	74bb      	strb	r3, [r7, #18]
 8000b6e:	7cbb      	ldrb	r3, [r7, #18]
 8000b70:	2b09      	cmp	r3, #9
 8000b72:	d9ee      	bls.n	8000b52 <LL_UART_DMA_RX_IDLE_Interrupt+0xee>
				}

				for(uint8_t i = 0; i < Pos; i++){ // second block copy to Recieved_Data
 8000b74:	2300      	movs	r3, #0
 8000b76:	747b      	strb	r3, [r7, #17]
 8000b78:	e00d      	b.n	8000b96 <LL_UART_DMA_RX_IDLE_Interrupt+0x132>

					Recieved_Data[Last_Position] = Rx_Buffer[i];
 8000b7a:	7c7b      	ldrb	r3, [r7, #17]
 8000b7c:	6a3a      	ldr	r2, [r7, #32]
 8000b7e:	441a      	add	r2, r3
 8000b80:	7cfb      	ldrb	r3, [r7, #19]
 8000b82:	6839      	ldr	r1, [r7, #0]
 8000b84:	440b      	add	r3, r1
 8000b86:	7812      	ldrb	r2, [r2, #0]
 8000b88:	701a      	strb	r2, [r3, #0]
					Last_Position++;
 8000b8a:	7cfb      	ldrb	r3, [r7, #19]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	74fb      	strb	r3, [r7, #19]
				for(uint8_t i = 0; i < Pos; i++){ // second block copy to Recieved_Data
 8000b90:	7c7b      	ldrb	r3, [r7, #17]
 8000b92:	3301      	adds	r3, #1
 8000b94:	747b      	strb	r3, [r7, #17]
 8000b96:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	7c7a      	ldrb	r2, [r7, #17]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d3ec      	bcc.n	8000b7a <LL_UART_DMA_RX_IDLE_Interrupt+0x116>
				}
			}
		}

		Old_Pos = Pos;
 8000ba0:	4b03      	ldr	r3, [pc, #12]	; (8000bb0 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000ba2:	781a      	ldrb	r2, [r3, #0]
 8000ba4:	4b03      	ldr	r3, [pc, #12]	; (8000bb4 <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000ba6:	701a      	strb	r2, [r3, #0]
	}

}
 8000ba8:	bf00      	nop
 8000baa:	3718      	adds	r7, #24
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000042 	.word	0x20000042
 8000bb4:	20000043 	.word	0x20000043

08000bb8 <__NVIC_GetPriorityGrouping>:
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bbc:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	0a1b      	lsrs	r3, r3, #8
 8000bc2:	f003 0307 	and.w	r3, r3, #7
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <__NVIC_EnableIRQ>:
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	db0b      	blt.n	8000bfe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	f003 021f 	and.w	r2, r3, #31
 8000bec:	4907      	ldr	r1, [pc, #28]	; (8000c0c <__NVIC_EnableIRQ+0x38>)
 8000bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf2:	095b      	lsrs	r3, r3, #5
 8000bf4:	2001      	movs	r0, #1
 8000bf6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bfe:	bf00      	nop
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	e000e100 	.word	0xe000e100

08000c10 <__NVIC_SetPriority>:
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	6039      	str	r1, [r7, #0]
 8000c1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	db0a      	blt.n	8000c3a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	b2da      	uxtb	r2, r3
 8000c28:	490c      	ldr	r1, [pc, #48]	; (8000c5c <__NVIC_SetPriority+0x4c>)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	0112      	lsls	r2, r2, #4
 8000c30:	b2d2      	uxtb	r2, r2
 8000c32:	440b      	add	r3, r1
 8000c34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c38:	e00a      	b.n	8000c50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	b2da      	uxtb	r2, r3
 8000c3e:	4908      	ldr	r1, [pc, #32]	; (8000c60 <__NVIC_SetPriority+0x50>)
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	f003 030f 	and.w	r3, r3, #15
 8000c46:	3b04      	subs	r3, #4
 8000c48:	0112      	lsls	r2, r2, #4
 8000c4a:	b2d2      	uxtb	r2, r2
 8000c4c:	440b      	add	r3, r1
 8000c4e:	761a      	strb	r2, [r3, #24]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	e000e100 	.word	0xe000e100
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b089      	sub	sp, #36	; 0x24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	f1c3 0307 	rsb	r3, r3, #7
 8000c7e:	2b04      	cmp	r3, #4
 8000c80:	bf28      	it	cs
 8000c82:	2304      	movcs	r3, #4
 8000c84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	3304      	adds	r3, #4
 8000c8a:	2b06      	cmp	r3, #6
 8000c8c:	d902      	bls.n	8000c94 <NVIC_EncodePriority+0x30>
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3b03      	subs	r3, #3
 8000c92:	e000      	b.n	8000c96 <NVIC_EncodePriority+0x32>
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c98:	f04f 32ff 	mov.w	r2, #4294967295
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	43da      	mvns	r2, r3
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cac:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43d9      	mvns	r1, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cbc:	4313      	orrs	r3, r2
         );
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3724      	adds	r7, #36	; 0x24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
	...

08000ccc <LL_DMA_ConfigTransfer>:
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR,
 8000cd8:	4a0e      	ldr	r2, [pc, #56]	; (8000d14 <LL_DMA_ConfigTransfer+0x48>)
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	4413      	add	r3, r2
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f423 335f 	bic.w	r3, r3, #228352	; 0x37c00
 8000cec:	f423 7378 	bic.w	r3, r3, #992	; 0x3e0
 8000cf0:	4908      	ldr	r1, [pc, #32]	; (8000d14 <LL_DMA_ConfigTransfer+0x48>)
 8000cf2:	68ba      	ldr	r2, [r7, #8]
 8000cf4:	440a      	add	r2, r1
 8000cf6:	7812      	ldrb	r2, [r2, #0]
 8000cf8:	4611      	mov	r1, r2
 8000cfa:	68fa      	ldr	r2, [r7, #12]
 8000cfc:	440a      	add	r2, r1
 8000cfe:	4611      	mov	r1, r2
 8000d00:	687a      	ldr	r2, [r7, #4]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	600b      	str	r3, [r1, #0]
}
 8000d06:	bf00      	nop
 8000d08:	3714      	adds	r7, #20
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	08003bf4 	.word	0x08003bf4

08000d18 <LL_DMA_SetDataTransferDirection>:
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8000d24:	4a0d      	ldr	r2, [pc, #52]	; (8000d5c <LL_DMA_SetDataTransferDirection+0x44>)
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	4413      	add	r3, r2
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	4413      	add	r3, r2
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8000d38:	4908      	ldr	r1, [pc, #32]	; (8000d5c <LL_DMA_SetDataTransferDirection+0x44>)
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	440b      	add	r3, r1
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	4619      	mov	r1, r3
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	440b      	add	r3, r1
 8000d46:	4619      	mov	r1, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	600b      	str	r3, [r1, #0]
}
 8000d4e:	bf00      	nop
 8000d50:	3714      	adds	r7, #20
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	08003bf4 	.word	0x08003bf4

08000d60 <LL_DMA_SetMode>:
{
 8000d60:	b480      	push	{r7}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	60f8      	str	r0, [r7, #12]
 8000d68:	60b9      	str	r1, [r7, #8]
 8000d6a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8000d6c:	4a0d      	ldr	r2, [pc, #52]	; (8000da4 <LL_DMA_SetMode+0x44>)
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	4413      	add	r3, r2
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	461a      	mov	r2, r3
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	4413      	add	r3, r2
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 8000d80:	4908      	ldr	r1, [pc, #32]	; (8000da4 <LL_DMA_SetMode+0x44>)
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	440b      	add	r3, r1
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	440b      	add	r3, r1
 8000d8e:	4619      	mov	r1, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	600b      	str	r3, [r1, #0]
}
 8000d96:	bf00      	nop
 8000d98:	3714      	adds	r7, #20
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	08003bf4 	.word	0x08003bf4

08000da8 <LL_DMA_SetPeriphIncMode>:
{
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8000db4:	4a0d      	ldr	r2, [pc, #52]	; (8000dec <LL_DMA_SetPeriphIncMode+0x44>)
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	4413      	add	r3, r2
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000dc8:	4908      	ldr	r1, [pc, #32]	; (8000dec <LL_DMA_SetPeriphIncMode+0x44>)
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	440b      	add	r3, r1
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	440b      	add	r3, r1
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	600b      	str	r3, [r1, #0]
}
 8000dde:	bf00      	nop
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	08003bf4 	.word	0x08003bf4

08000df0 <LL_DMA_SetMemoryIncMode>:
{
 8000df0:	b480      	push	{r7}
 8000df2:	b085      	sub	sp, #20
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8000dfc:	4a0d      	ldr	r2, [pc, #52]	; (8000e34 <LL_DMA_SetMemoryIncMode+0x44>)
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	4413      	add	r3, r2
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	461a      	mov	r2, r3
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	4413      	add	r3, r2
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000e10:	4908      	ldr	r1, [pc, #32]	; (8000e34 <LL_DMA_SetMemoryIncMode+0x44>)
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	440b      	add	r3, r1
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	440b      	add	r3, r1
 8000e1e:	4619      	mov	r1, r3
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	600b      	str	r3, [r1, #0]
}
 8000e26:	bf00      	nop
 8000e28:	3714      	adds	r7, #20
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	08003bf4 	.word	0x08003bf4

08000e38 <LL_DMA_SetPeriphSize>:
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8000e44:	4a0d      	ldr	r2, [pc, #52]	; (8000e7c <LL_DMA_SetPeriphSize+0x44>)
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	4413      	add	r3, r2
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	4413      	add	r3, r2
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8000e58:	4908      	ldr	r1, [pc, #32]	; (8000e7c <LL_DMA_SetPeriphSize+0x44>)
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	440b      	add	r3, r1
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	4619      	mov	r1, r3
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	440b      	add	r3, r1
 8000e66:	4619      	mov	r1, r3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	600b      	str	r3, [r1, #0]
}
 8000e6e:	bf00      	nop
 8000e70:	3714      	adds	r7, #20
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	08003bf4 	.word	0x08003bf4

08000e80 <LL_DMA_SetMemorySize>:
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8000e8c:	4a0d      	ldr	r2, [pc, #52]	; (8000ec4 <LL_DMA_SetMemorySize+0x44>)
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	4413      	add	r3, r2
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	461a      	mov	r2, r3
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	4413      	add	r3, r2
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8000ea0:	4908      	ldr	r1, [pc, #32]	; (8000ec4 <LL_DMA_SetMemorySize+0x44>)
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	440b      	add	r3, r1
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	440b      	add	r3, r1
 8000eae:	4619      	mov	r1, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	600b      	str	r3, [r1, #0]
}
 8000eb6:	bf00      	nop
 8000eb8:	3714      	adds	r7, #20
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	08003bf4 	.word	0x08003bf4

08000ec8 <LL_DMA_SetStreamPriorityLevel>:
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8000ed4:	4a0d      	ldr	r2, [pc, #52]	; (8000f0c <LL_DMA_SetStreamPriorityLevel+0x44>)
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	4413      	add	r3, r2
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000ee8:	4908      	ldr	r1, [pc, #32]	; (8000f0c <LL_DMA_SetStreamPriorityLevel+0x44>)
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	440b      	add	r3, r1
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	440b      	add	r3, r1
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	600b      	str	r3, [r1, #0]
}
 8000efe:	bf00      	nop
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	08003bf4 	.word	0x08003bf4

08000f10 <LL_DMA_SetDataLength>:
{
 8000f10:	b480      	push	{r7}
 8000f12:	b085      	sub	sp, #20
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8000f1c:	4a0d      	ldr	r2, [pc, #52]	; (8000f54 <LL_DMA_SetDataLength+0x44>)
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	4413      	add	r3, r2
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	4413      	add	r3, r2
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	0c1b      	lsrs	r3, r3, #16
 8000f2e:	041b      	lsls	r3, r3, #16
 8000f30:	4908      	ldr	r1, [pc, #32]	; (8000f54 <LL_DMA_SetDataLength+0x44>)
 8000f32:	68ba      	ldr	r2, [r7, #8]
 8000f34:	440a      	add	r2, r1
 8000f36:	7812      	ldrb	r2, [r2, #0]
 8000f38:	4611      	mov	r1, r2
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	440a      	add	r2, r1
 8000f3e:	4611      	mov	r1, r2
 8000f40:	687a      	ldr	r2, [r7, #4]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	604b      	str	r3, [r1, #4]
}
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	08003bf4 	.word	0x08003bf4

08000f58 <LL_DMA_SetChannelSelection>:
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8000f64:	4a0d      	ldr	r2, [pc, #52]	; (8000f9c <LL_DMA_SetChannelSelection+0x44>)
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	4413      	add	r3, r2
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	4413      	add	r3, r2
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8000f78:	4908      	ldr	r1, [pc, #32]	; (8000f9c <LL_DMA_SetChannelSelection+0x44>)
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	440b      	add	r3, r1
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	4619      	mov	r1, r3
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	440b      	add	r3, r1
 8000f86:	4619      	mov	r1, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	600b      	str	r3, [r1, #0]
}
 8000f8e:	bf00      	nop
 8000f90:	3714      	adds	r7, #20
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	08003bf4 	.word	0x08003bf4

08000fa0 <LL_DMA_DisableFifoMode>:
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8000faa:	4a0c      	ldr	r2, [pc, #48]	; (8000fdc <LL_DMA_DisableFifoMode+0x3c>)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	4413      	add	r3, r2
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	4908      	ldr	r1, [pc, #32]	; (8000fdc <LL_DMA_DisableFifoMode+0x3c>)
 8000fbc:	683a      	ldr	r2, [r7, #0]
 8000fbe:	440a      	add	r2, r1
 8000fc0:	7812      	ldrb	r2, [r2, #0]
 8000fc2:	4611      	mov	r1, r2
 8000fc4:	687a      	ldr	r2, [r7, #4]
 8000fc6:	440a      	add	r2, r1
 8000fc8:	f023 0304 	bic.w	r3, r3, #4
 8000fcc:	6153      	str	r3, [r2, #20]
}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	08003bf4 	.word	0x08003bf4

08000fe0 <LL_DMA_ConfigAddresses>:
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
 8000fec:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	2b40      	cmp	r3, #64	; 0x40
 8000ff2:	d114      	bne.n	800101e <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, SrcAddress);
 8000ff4:	4a17      	ldr	r2, [pc, #92]	; (8001054 <LL_DMA_ConfigAddresses+0x74>)
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	4413      	add	r3, r2
 8001002:	461a      	mov	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, DstAddress);
 8001008:	4a12      	ldr	r2, [pc, #72]	; (8001054 <LL_DMA_ConfigAddresses+0x74>)
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	4413      	add	r3, r2
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	461a      	mov	r2, r3
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	4413      	add	r3, r2
 8001016:	461a      	mov	r2, r3
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	6093      	str	r3, [r2, #8]
}
 800101c:	e013      	b.n	8001046 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
 800101e:	4a0d      	ldr	r2, [pc, #52]	; (8001054 <LL_DMA_ConfigAddresses+0x74>)
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	4413      	add	r3, r2
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4413      	add	r3, r2
 800102c:	461a      	mov	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
 8001032:	4a08      	ldr	r2, [pc, #32]	; (8001054 <LL_DMA_ConfigAddresses+0x74>)
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	4413      	add	r3, r2
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	461a      	mov	r2, r3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4413      	add	r3, r2
 8001040:	461a      	mov	r2, r3
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	60d3      	str	r3, [r2, #12]
}
 8001046:	bf00      	nop
 8001048:	3714      	adds	r7, #20
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	08003bf4 	.word	0x08003bf4

08001058 <LL_DMA_EnableIT_TE>:
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TEIE);
 8001062:	4a0c      	ldr	r2, [pc, #48]	; (8001094 <LL_DMA_EnableIT_TE+0x3c>)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	4413      	add	r3, r2
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	461a      	mov	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4413      	add	r3, r2
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4908      	ldr	r1, [pc, #32]	; (8001094 <LL_DMA_EnableIT_TE+0x3c>)
 8001074:	683a      	ldr	r2, [r7, #0]
 8001076:	440a      	add	r2, r1
 8001078:	7812      	ldrb	r2, [r2, #0]
 800107a:	4611      	mov	r1, r2
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	440a      	add	r2, r1
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	6013      	str	r3, [r2, #0]
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	08003bf4 	.word	0x08003bf4

08001098 <LL_DMA_EnableIT_TC>:
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 80010a2:	4a0c      	ldr	r2, [pc, #48]	; (80010d4 <LL_DMA_EnableIT_TC+0x3c>)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	4413      	add	r3, r2
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	461a      	mov	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4413      	add	r3, r2
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4908      	ldr	r1, [pc, #32]	; (80010d4 <LL_DMA_EnableIT_TC+0x3c>)
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	440a      	add	r2, r1
 80010b8:	7812      	ldrb	r2, [r2, #0]
 80010ba:	4611      	mov	r1, r2
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	440a      	add	r2, r1
 80010c0:	f043 0310 	orr.w	r3, r3, #16
 80010c4:	6013      	str	r3, [r2, #0]
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	08003bf4 	.word	0x08003bf4

080010d8 <LL_RCC_HSE_EnableBypass>:
  * @brief  Enable HSE external oscillator (HSE Bypass)
  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 80010dc:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <LL_RCC_HSE_EnableBypass+0x1c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a04      	ldr	r2, [pc, #16]	; (80010f4 <LL_RCC_HSE_EnableBypass+0x1c>)
 80010e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	40023800 	.word	0x40023800

080010f8 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <LL_RCC_HSE_Enable+0x1c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a04      	ldr	r2, [pc, #16]	; (8001114 <LL_RCC_HSE_Enable+0x1c>)
 8001102:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001106:	6013      	str	r3, [r2, #0]
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	40023800 	.word	0x40023800

08001118 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 800111c:	4b07      	ldr	r3, [pc, #28]	; (800113c <LL_RCC_HSE_IsReady+0x24>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001124:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001128:	bf0c      	ite	eq
 800112a:	2301      	moveq	r3, #1
 800112c:	2300      	movne	r3, #0
 800112e:	b2db      	uxtb	r3, r3
}
 8001130:	4618      	mov	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	40023800 	.word	0x40023800

08001140 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <LL_RCC_SetSysClkSource+0x24>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	f023 0203 	bic.w	r2, r3, #3
 8001150:	4904      	ldr	r1, [pc, #16]	; (8001164 <LL_RCC_SetSysClkSource+0x24>)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4313      	orrs	r3, r2
 8001156:	608b      	str	r3, [r1, #8]
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	40023800 	.word	0x40023800

08001168 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800116c:	4b04      	ldr	r3, [pc, #16]	; (8001180 <LL_RCC_GetSysClkSource+0x18>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 030c 	and.w	r3, r3, #12
}
 8001174:	4618      	mov	r0, r3
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	40023800 	.word	0x40023800

08001184 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800118c:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <LL_RCC_SetAHBPrescaler+0x24>)
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001194:	4904      	ldr	r1, [pc, #16]	; (80011a8 <LL_RCC_SetAHBPrescaler+0x24>)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4313      	orrs	r3, r2
 800119a:	608b      	str	r3, [r1, #8]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	40023800 	.word	0x40023800

080011ac <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80011b4:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011bc:	4904      	ldr	r1, [pc, #16]	; (80011d0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	608b      	str	r3, [r1, #8]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	40023800 	.word	0x40023800

080011d4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011e4:	4904      	ldr	r1, [pc, #16]	; (80011f8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	608b      	str	r3, [r1, #8]
}
 80011ec:	bf00      	nop
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	40023800 	.word	0x40023800

080011fc <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8001204:	4b07      	ldr	r3, [pc, #28]	; (8001224 <LL_RCC_SetTIMPrescaler+0x28>)
 8001206:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800120a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800120e:	4905      	ldr	r1, [pc, #20]	; (8001224 <LL_RCC_SetTIMPrescaler+0x28>)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4313      	orrs	r3, r2
 8001214:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	40023800 	.word	0x40023800

08001228 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800122c:	4b05      	ldr	r3, [pc, #20]	; (8001244 <LL_RCC_PLL_Enable+0x1c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a04      	ldr	r2, [pc, #16]	; (8001244 <LL_RCC_PLL_Enable+0x1c>)
 8001232:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001236:	6013      	str	r3, [r2, #0]
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800

08001248 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <LL_RCC_PLL_IsReady+0x24>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001254:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001258:	bf0c      	ite	eq
 800125a:	2301      	moveq	r3, #1
 800125c:	2300      	movne	r3, #0
 800125e:	b2db      	uxtb	r3, r3
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800

08001270 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800127e:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001280:	685a      	ldr	r2, [r3, #4]
 8001282:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 8001284:	4013      	ands	r3, r2
 8001286:	68f9      	ldr	r1, [r7, #12]
 8001288:	68ba      	ldr	r2, [r7, #8]
 800128a:	4311      	orrs	r1, r2
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	0192      	lsls	r2, r2, #6
 8001290:	430a      	orrs	r2, r1
 8001292:	490c      	ldr	r1, [pc, #48]	; (80012c4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001294:	4313      	orrs	r3, r2
 8001296:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001298:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80012a0:	4908      	ldr	r1, [pc, #32]	; (80012c4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 80012a8:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80012b0:	4904      	ldr	r1, [pc, #16]	; (80012c4 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80012b8:	bf00      	nop
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	40023800 	.word	0x40023800
 80012c8:	ffbf8000 	.word	0xffbf8000

080012cc <LL_RCC_PLL_ConfigDomain_48M>:
  *         @arg @ref LL_RCC_PLLQ_DIV_14
  *         @arg @ref LL_RCC_PLLQ_DIV_15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
 80012d8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
 80012da:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <LL_RCC_PLL_ConfigDomain_48M+0x38>)
 80012dc:	685a      	ldr	r2, [r3, #4]
 80012de:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <LL_RCC_PLL_ConfigDomain_48M+0x3c>)
 80012e0:	4013      	ands	r3, r2
 80012e2:	68f9      	ldr	r1, [r7, #12]
 80012e4:	68ba      	ldr	r2, [r7, #8]
 80012e6:	4311      	orrs	r1, r2
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	0192      	lsls	r2, r2, #6
 80012ec:	4311      	orrs	r1, r2
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	430a      	orrs	r2, r1
 80012f2:	4904      	ldr	r1, [pc, #16]	; (8001304 <LL_RCC_PLL_ConfigDomain_48M+0x38>)
 80012f4:	4313      	orrs	r3, r2
 80012f6:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLQ);
}
 80012f8:	bf00      	nop
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	40023800 	.word	0x40023800
 8001308:	f0bf8000 	.word	0xf0bf8000

0800130c <LL_AHB1_GRP1_EnableClock>:
{
 800130c:	b480      	push	{r7}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001314:	4b08      	ldr	r3, [pc, #32]	; (8001338 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001316:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001318:	4907      	ldr	r1, [pc, #28]	; (8001338 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4313      	orrs	r3, r2
 800131e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001320:	4b05      	ldr	r3, [pc, #20]	; (8001338 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001322:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	4013      	ands	r3, r2
 8001328:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800132a:	68fb      	ldr	r3, [r7, #12]
}
 800132c:	bf00      	nop
 800132e:	3714      	adds	r7, #20
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	40023800 	.word	0x40023800

0800133c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001344:	4b08      	ldr	r3, [pc, #32]	; (8001368 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001346:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001348:	4907      	ldr	r1, [pc, #28]	; (8001368 <LL_APB1_GRP1_EnableClock+0x2c>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4313      	orrs	r3, r2
 800134e:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001350:	4b05      	ldr	r3, [pc, #20]	; (8001368 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001352:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4013      	ands	r3, r2
 8001358:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800135a:	68fb      	ldr	r3, [r7, #12]
}
 800135c:	bf00      	nop
 800135e:	3714      	adds	r7, #20
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	40023800 	.word	0x40023800

0800136c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800136c:	b480      	push	{r7}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001376:	4a17      	ldr	r2, [pc, #92]	; (80013d4 <LL_SYSCFG_SetEXTISource+0x68>)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	b2db      	uxtb	r3, r3
 800137c:	3302      	adds	r3, #2
 800137e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	0c1b      	lsrs	r3, r3, #16
 8001386:	43db      	mvns	r3, r3
 8001388:	ea02 0103 	and.w	r1, r2, r3
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	0c1b      	lsrs	r3, r3, #16
 8001390:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	fa93 f3a3 	rbit	r3, r3
 8001398:	60fb      	str	r3, [r7, #12]
  return result;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d101      	bne.n	80013a8 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 80013a4:	2320      	movs	r3, #32
 80013a6:	e003      	b.n	80013b0 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	fab3 f383 	clz	r3, r3
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	461a      	mov	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	fa03 f202 	lsl.w	r2, r3, r2
 80013b8:	4806      	ldr	r0, [pc, #24]	; (80013d4 <LL_SYSCFG_SetEXTISource+0x68>)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	430a      	orrs	r2, r1
 80013c0:	3302      	adds	r3, #2
 80013c2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80013c6:	bf00      	nop
 80013c8:	371c      	adds	r7, #28
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	40013800 	.word	0x40013800

080013d8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80013e0:	4b06      	ldr	r3, [pc, #24]	; (80013fc <LL_FLASH_SetLatency+0x24>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f023 020f 	bic.w	r2, r3, #15
 80013e8:	4904      	ldr	r1, [pc, #16]	; (80013fc <LL_FLASH_SetLatency+0x24>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	600b      	str	r3, [r1, #0]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	40023c00 	.word	0x40023c00

08001400 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001404:	4b04      	ldr	r3, [pc, #16]	; (8001418 <LL_FLASH_GetLatency+0x18>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 030f 	and.w	r3, r3, #15
}
 800140c:	4618      	mov	r0, r3
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	40023c00 	.word	0x40023c00

0800141c <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8001420:	4b05      	ldr	r3, [pc, #20]	; (8001438 <LL_PWR_DisableOverDriveMode+0x1c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a04      	ldr	r2, [pc, #16]	; (8001438 <LL_PWR_DisableOverDriveMode+0x1c>)
 8001426:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800142a:	6013      	str	r3, [r2, #0]
}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	40007000 	.word	0x40007000

0800143c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800144c:	4904      	ldr	r1, [pc, #16]	; (8001460 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4313      	orrs	r3, r2
 8001452:	600b      	str	r3, [r1, #0]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	40007000 	.word	0x40007000

08001464 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <LL_PWR_IsActiveFlag_VOS+0x24>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001470:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001474:	bf0c      	ite	eq
 8001476:	2301      	moveq	r3, #1
 8001478:	2300      	movne	r3, #0
 800147a:	b2db      	uxtb	r3, r3
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40007000 	.word	0x40007000

0800148c <LL_USART_Enable>:
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	60da      	str	r2, [r3, #12]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <LL_USART_ConfigAsyncMode>:
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	691b      	ldr	r3, [r3, #16]
 80014b8:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	695b      	ldr	r3, [r3, #20]
 80014c4:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	615a      	str	r2, [r3, #20]
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <LL_USART_DMA_GetRegAddr>:
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  return ((uint32_t) &(USARTx->DR));
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3304      	adds	r3, #4
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b08b      	sub	sp, #44	; 0x2c
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	fa93 f3a3 	rbit	r3, r3
 800150a:	613b      	str	r3, [r7, #16]
  return result;
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d101      	bne.n	800151a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001516:	2320      	movs	r3, #32
 8001518:	e003      	b.n	8001522 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	fab3 f383 	clz	r3, r3
 8001520:	b2db      	uxtb	r3, r3
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	2103      	movs	r1, #3
 8001526:	fa01 f303 	lsl.w	r3, r1, r3
 800152a:	43db      	mvns	r3, r3
 800152c:	401a      	ands	r2, r3
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001532:	6a3b      	ldr	r3, [r7, #32]
 8001534:	fa93 f3a3 	rbit	r3, r3
 8001538:	61fb      	str	r3, [r7, #28]
  return result;
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001540:	2b00      	cmp	r3, #0
 8001542:	d101      	bne.n	8001548 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001544:	2320      	movs	r3, #32
 8001546:	e003      	b.n	8001550 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154a:	fab3 f383 	clz	r3, r3
 800154e:	b2db      	uxtb	r3, r3
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	6879      	ldr	r1, [r7, #4]
 8001554:	fa01 f303 	lsl.w	r3, r1, r3
 8001558:	431a      	orrs	r2, r3
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	601a      	str	r2, [r3, #0]
}
 800155e:	bf00      	nop
 8001560:	372c      	adds	r7, #44	; 0x2c
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800156a:	b480      	push	{r7}
 800156c:	b08b      	sub	sp, #44	; 0x2c
 800156e:	af00      	add	r7, sp, #0
 8001570:	60f8      	str	r0, [r7, #12]
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	68da      	ldr	r2, [r3, #12]
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	fa93 f3a3 	rbit	r3, r3
 8001584:	613b      	str	r3, [r7, #16]
  return result;
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001590:	2320      	movs	r3, #32
 8001592:	e003      	b.n	800159c <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	fab3 f383 	clz	r3, r3
 800159a:	b2db      	uxtb	r3, r3
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	2103      	movs	r1, #3
 80015a0:	fa01 f303 	lsl.w	r3, r1, r3
 80015a4:	43db      	mvns	r3, r3
 80015a6:	401a      	ands	r2, r3
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ac:	6a3b      	ldr	r3, [r7, #32]
 80015ae:	fa93 f3a3 	rbit	r3, r3
 80015b2:	61fb      	str	r3, [r7, #28]
  return result;
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80015b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d101      	bne.n	80015c2 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80015be:	2320      	movs	r3, #32
 80015c0:	e003      	b.n	80015ca <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c4:	fab3 f383 	clz	r3, r3
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	6879      	ldr	r1, [r7, #4]
 80015ce:	fa01 f303 	lsl.w	r3, r1, r3
 80015d2:	431a      	orrs	r2, r3
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	60da      	str	r2, [r3, #12]
}
 80015d8:	bf00      	nop
 80015da:	372c      	adds	r7, #44	; 0x2c
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	041a      	lsls	r2, r3, #16
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	619a      	str	r2, [r3, #24]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800160a:	f000 fc27 	bl	8001e5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800160e:	f000 f823 	bl	8001658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001612:	f000 fa15 	bl	8001a40 <MX_GPIO_Init>
  MX_DMA_Init();
 8001616:	f000 f9eb 	bl	80019f0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800161a:	f000 f969 	bl	80018f0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800161e:	f000 f9b9 	bl	8001994 <MX_USB_OTG_FS_PCD_Init>

  MX_USART2_UART_Init();
 8001622:	f000 f877 	bl	8001714 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  LL_UART_DMA_RX_Config(USART2, DMA1, LL_AHB1_GRP1_PERIPH_DMA1, LL_DMA_STREAM_5,
 8001626:	230a      	movs	r3, #10
 8001628:	9302      	str	r3, [sp, #8]
 800162a:	4b08      	ldr	r3, [pc, #32]	; (800164c <main+0x48>)
 800162c:	9301      	str	r3, [sp, #4]
 800162e:	2310      	movs	r3, #16
 8001630:	9300      	str	r3, [sp, #0]
 8001632:	2305      	movs	r3, #5
 8001634:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001638:	4905      	ldr	r1, [pc, #20]	; (8001650 <main+0x4c>)
 800163a:	4806      	ldr	r0, [pc, #24]	; (8001654 <main+0x50>)
 800163c:	f7ff f998 	bl	8000970 <LL_UART_DMA_RX_Config>
		  DMA1_Stream5_IRQn, Rx_Buffer, sizeof(Rx_Buffer));
  LL_UART_DMA_RX_Start(USART2, DMA1, LL_DMA_STREAM_5);
 8001640:	2205      	movs	r2, #5
 8001642:	4903      	ldr	r1, [pc, #12]	; (8001650 <main+0x4c>)
 8001644:	4803      	ldr	r0, [pc, #12]	; (8001654 <main+0x50>)
 8001646:	f7ff f9d5 	bl	80009f4 <LL_UART_DMA_RX_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800164a:	e7fe      	b.n	800164a <main+0x46>
 800164c:	2000002c 	.word	0x2000002c
 8001650:	40026000 	.word	0x40026000
 8001654:	40004400 	.word	0x40004400

08001658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 800165c:	2005      	movs	r0, #5
 800165e:	f7ff febb 	bl	80013d8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8001662:	bf00      	nop
 8001664:	f7ff fecc 	bl	8001400 <LL_FLASH_GetLatency>
 8001668:	4603      	mov	r3, r0
 800166a:	2b05      	cmp	r3, #5
 800166c:	d1fa      	bne.n	8001664 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 800166e:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8001672:	f7ff fee3 	bl	800143c <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_DisableOverDriveMode();
 8001676:	f7ff fed1 	bl	800141c <LL_PWR_DisableOverDriveMode>
  LL_RCC_HSE_EnableBypass();
 800167a:	f7ff fd2d 	bl	80010d8 <LL_RCC_HSE_EnableBypass>
  LL_RCC_HSE_Enable();
 800167e:	f7ff fd3b 	bl	80010f8 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8001682:	bf00      	nop
 8001684:	f7ff fd48 	bl	8001118 <LL_RCC_HSE_IsReady>
 8001688:	4603      	mov	r3, r0
 800168a:	2b01      	cmp	r3, #1
 800168c:	d1fa      	bne.n	8001684 <SystemClock_Config+0x2c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLP_DIV_2);
 800168e:	2300      	movs	r3, #0
 8001690:	22a8      	movs	r2, #168	; 0xa8
 8001692:	2104      	movs	r1, #4
 8001694:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001698:	f7ff fdea 	bl	8001270 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_ConfigDomain_48M(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLQ_DIV_7);
 800169c:	f04f 63e0 	mov.w	r3, #117440512	; 0x7000000
 80016a0:	22a8      	movs	r2, #168	; 0xa8
 80016a2:	2104      	movs	r1, #4
 80016a4:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80016a8:	f7ff fe10 	bl	80012cc <LL_RCC_PLL_ConfigDomain_48M>
  LL_RCC_PLL_Enable();
 80016ac:	f7ff fdbc 	bl	8001228 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80016b0:	bf00      	nop
 80016b2:	f7ff fdc9 	bl	8001248 <LL_RCC_PLL_IsReady>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d1fa      	bne.n	80016b2 <SystemClock_Config+0x5a>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 80016bc:	bf00      	nop
 80016be:	f7ff fed1 	bl	8001464 <LL_PWR_IsActiveFlag_VOS>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d0fa      	beq.n	80016be <SystemClock_Config+0x66>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80016c8:	2000      	movs	r0, #0
 80016ca:	f7ff fd5b 	bl	8001184 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 80016ce:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80016d2:	f7ff fd6b 	bl	80011ac <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 80016d6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80016da:	f7ff fd7b 	bl	80011d4 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80016de:	2002      	movs	r0, #2
 80016e0:	f7ff fd2e 	bl	8001140 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80016e4:	bf00      	nop
 80016e6:	f7ff fd3f 	bl	8001168 <LL_RCC_GetSysClkSource>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b08      	cmp	r3, #8
 80016ee:	d1fa      	bne.n	80016e6 <SystemClock_Config+0x8e>
  {

  }
  LL_SetSystemCoreClock(168000000);
 80016f0:	4807      	ldr	r0, [pc, #28]	; (8001710 <SystemClock_Config+0xb8>)
 80016f2:	f002 fa3b 	bl	8003b6c <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80016f6:	2000      	movs	r0, #0
 80016f8:	f000 fbd2 	bl	8001ea0 <HAL_InitTick>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001702:	f000 fa1d 	bl	8001b40 <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001706:	2000      	movs	r0, #0
 8001708:	f7ff fd78 	bl	80011fc <LL_RCC_SetTIMPrescaler>
}
 800170c:	bf00      	nop
 800170e:	bd80      	pop	{r7, pc}
 8001710:	0a037a00 	.word	0x0a037a00

08001714 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b090      	sub	sp, #64	; 0x40
 8001718:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800171a:	f107 031c 	add.w	r3, r7, #28
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
 8001728:	611a      	str	r2, [r3, #16]
 800172a:	615a      	str	r2, [r3, #20]
 800172c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172e:	1d3b      	adds	r3, r7, #4
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
 800173c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800173e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001742:	f7ff fdfb 	bl	800133c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001746:	2001      	movs	r0, #1
 8001748:	f7ff fde0 	bl	800130c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 800174c:	230c      	movs	r3, #12
 800174e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001750:	2302      	movs	r3, #2
 8001752:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001754:	2303      	movs	r3, #3
 8001756:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001760:	2307      	movs	r3, #7
 8001762:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	1d3b      	adds	r3, r7, #4
 8001766:	4619      	mov	r1, r3
 8001768:	485b      	ldr	r0, [pc, #364]	; (80018d8 <MX_USART2_UART_Init+0x1c4>)
 800176a:	f001 fa23 	bl	8002bb4 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_5, LL_DMA_CHANNEL_4);
 800176e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001772:	2105      	movs	r1, #5
 8001774:	4859      	ldr	r0, [pc, #356]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 8001776:	f7ff fbef 	bl	8000f58 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800177a:	2200      	movs	r2, #0
 800177c:	2105      	movs	r1, #5
 800177e:	4857      	ldr	r0, [pc, #348]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 8001780:	f7ff faca 	bl	8000d18 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_5, LL_DMA_PRIORITY_HIGH);
 8001784:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001788:	2105      	movs	r1, #5
 800178a:	4854      	ldr	r0, [pc, #336]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 800178c:	f7ff fb9c 	bl	8000ec8 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MODE_NORMAL);
 8001790:	2200      	movs	r2, #0
 8001792:	2105      	movs	r1, #5
 8001794:	4851      	ldr	r0, [pc, #324]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 8001796:	f7ff fae3 	bl	8000d60 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_PERIPH_NOINCREMENT);
 800179a:	2200      	movs	r2, #0
 800179c:	2105      	movs	r1, #5
 800179e:	484f      	ldr	r0, [pc, #316]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017a0:	f7ff fb02 	bl	8000da8 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MEMORY_INCREMENT);
 80017a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017a8:	2105      	movs	r1, #5
 80017aa:	484c      	ldr	r0, [pc, #304]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017ac:	f7ff fb20 	bl	8000df0 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_5, LL_DMA_PDATAALIGN_BYTE);
 80017b0:	2200      	movs	r2, #0
 80017b2:	2105      	movs	r1, #5
 80017b4:	4849      	ldr	r0, [pc, #292]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017b6:	f7ff fb3f 	bl	8000e38 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_5, LL_DMA_MDATAALIGN_BYTE);
 80017ba:	2200      	movs	r2, #0
 80017bc:	2105      	movs	r1, #5
 80017be:	4847      	ldr	r0, [pc, #284]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017c0:	f7ff fb5e 	bl	8000e80 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_5);
 80017c4:	2105      	movs	r1, #5
 80017c6:	4845      	ldr	r0, [pc, #276]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017c8:	f7ff fbea 	bl	8000fa0 <LL_DMA_DisableFifoMode>

  /* USART2_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_6, LL_DMA_CHANNEL_4);
 80017cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017d0:	2106      	movs	r1, #6
 80017d2:	4842      	ldr	r0, [pc, #264]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017d4:	f7ff fbc0 	bl	8000f58 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80017d8:	2240      	movs	r2, #64	; 0x40
 80017da:	2106      	movs	r1, #6
 80017dc:	483f      	ldr	r0, [pc, #252]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017de:	f7ff fa9b 	bl	8000d18 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_6, LL_DMA_PRIORITY_HIGH);
 80017e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017e6:	2106      	movs	r1, #6
 80017e8:	483c      	ldr	r0, [pc, #240]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017ea:	f7ff fb6d 	bl	8000ec8 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2106      	movs	r1, #6
 80017f2:	483a      	ldr	r0, [pc, #232]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017f4:	f7ff fab4 	bl	8000d60 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2106      	movs	r1, #6
 80017fc:	4837      	ldr	r0, [pc, #220]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 80017fe:	f7ff fad3 	bl	8000da8 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 8001802:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001806:	2106      	movs	r1, #6
 8001808:	4834      	ldr	r0, [pc, #208]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 800180a:	f7ff faf1 	bl	8000df0 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 800180e:	2200      	movs	r2, #0
 8001810:	2106      	movs	r1, #6
 8001812:	4832      	ldr	r0, [pc, #200]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 8001814:	f7ff fb10 	bl	8000e38 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 8001818:	2200      	movs	r2, #0
 800181a:	2106      	movs	r1, #6
 800181c:	482f      	ldr	r0, [pc, #188]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 800181e:	f7ff fb2f 	bl	8000e80 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_6);
 8001822:	2106      	movs	r1, #6
 8001824:	482d      	ldr	r0, [pc, #180]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 8001826:	f7ff fbbb 	bl	8000fa0 <LL_DMA_DisableFifoMode>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800182a:	f7ff f9c5 	bl	8000bb8 <__NVIC_GetPriorityGrouping>
 800182e:	4603      	mov	r3, r0
 8001830:	2200      	movs	r2, #0
 8001832:	2100      	movs	r1, #0
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fa15 	bl	8000c64 <NVIC_EncodePriority>
 800183a:	4603      	mov	r3, r0
 800183c:	4619      	mov	r1, r3
 800183e:	2026      	movs	r0, #38	; 0x26
 8001840:	f7ff f9e6 	bl	8000c10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8001844:	2026      	movs	r0, #38	; 0x26
 8001846:	f7ff f9c5 	bl	8000bd4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /*ENABLE DMA NVIC PRIOTIRY*/

  NVIC_SetPriority(DMA1_Stream6_IRQn, 0);
 800184a:	2100      	movs	r1, #0
 800184c:	2011      	movs	r0, #17
 800184e:	f7ff f9df 	bl	8000c10 <__NVIC_SetPriority>

  /*ENABLE DMA NVIC IRQN*/

  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001852:	2011      	movs	r0, #17
 8001854:	f7ff f9be 	bl	8000bd4 <__NVIC_EnableIRQ>

  /*CONFIGURE DMA TRANSFER*/
  LL_DMA_ConfigTransfer(DMA1, LL_DMA_STREAM_6,
 8001858:	4a21      	ldr	r2, [pc, #132]	; (80018e0 <MX_USART2_UART_Init+0x1cc>)
 800185a:	2106      	movs	r1, #6
 800185c:	481f      	ldr	r0, [pc, #124]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 800185e:	f7ff fa35 	bl	8000ccc <LL_DMA_ConfigTransfer>
						 LL_DMA_PDATAALIGN_BYTE				|
						 LL_DMA_MDATAALIGN_BYTE				);

  /*Configure transfer address and direction*/

  LL_DMA_ConfigAddresses(DMA1,
 8001862:	4820      	ldr	r0, [pc, #128]	; (80018e4 <MX_USART2_UART_Init+0x1d0>)
 8001864:	f7ff fe38 	bl	80014d8 <LL_USART_DMA_GetRegAddr>
 8001868:	4602      	mov	r2, r0
 800186a:	491f      	ldr	r1, [pc, #124]	; (80018e8 <MX_USART2_UART_Init+0x1d4>)
 800186c:	2340      	movs	r3, #64	; 0x40
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	460b      	mov	r3, r1
 8001872:	2106      	movs	r1, #6
 8001874:	4819      	ldr	r0, [pc, #100]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 8001876:	f7ff fbb3 	bl	8000fe0 <LL_DMA_ConfigAddresses>
		  	  	  	  	 (uint32_t)Tx_Buffer,
						 LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

  /* Set data lenght */

  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_6, Tx_Data_Size);
 800187a:	4b1c      	ldr	r3, [pc, #112]	; (80018ec <MX_USART2_UART_Init+0x1d8>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	461a      	mov	r2, r3
 8001880:	2106      	movs	r1, #6
 8001882:	4816      	ldr	r0, [pc, #88]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 8001884:	f7ff fb44 	bl	8000f10 <LL_DMA_SetDataLength>


  LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_6);
 8001888:	2106      	movs	r1, #6
 800188a:	4814      	ldr	r0, [pc, #80]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 800188c:	f7ff fc04 	bl	8001098 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA1, LL_DMA_STREAM_6);
 8001890:	2106      	movs	r1, #6
 8001892:	4812      	ldr	r0, [pc, #72]	; (80018dc <MX_USART2_UART_Init+0x1c8>)
 8001894:	f7ff fbe0 	bl	8001058 <LL_DMA_EnableIT_TE>

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001898:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800189c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800189e:	2300      	movs	r3, #0
 80018a0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80018aa:	230c      	movs	r3, #12
 80018ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80018ae:	2300      	movs	r3, #0
 80018b0:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80018b2:	2300      	movs	r3, #0
 80018b4:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80018b6:	f107 031c 	add.w	r3, r7, #28
 80018ba:	4619      	mov	r1, r3
 80018bc:	4809      	ldr	r0, [pc, #36]	; (80018e4 <MX_USART2_UART_Init+0x1d0>)
 80018be:	f001 fddb 	bl	8003478 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80018c2:	4808      	ldr	r0, [pc, #32]	; (80018e4 <MX_USART2_UART_Init+0x1d0>)
 80018c4:	f7ff fdf2 	bl	80014ac <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80018c8:	4806      	ldr	r0, [pc, #24]	; (80018e4 <MX_USART2_UART_Init+0x1d0>)
 80018ca:	f7ff fddf 	bl	800148c <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ce:	bf00      	nop
 80018d0:	3738      	adds	r7, #56	; 0x38
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40020000 	.word	0x40020000
 80018dc:	40026000 	.word	0x40026000
 80018e0:	00020440 	.word	0x00020440
 80018e4:	40004400 	.word	0x40004400
 80018e8:	08003bfc 	.word	0x08003bfc
 80018ec:	20000000 	.word	0x20000000

080018f0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08e      	sub	sp, #56	; 0x38
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80018f6:	f107 031c 	add.w	r3, r7, #28
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
 8001904:	611a      	str	r2, [r3, #16]
 8001906:	615a      	str	r2, [r3, #20]
 8001908:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]
 8001918:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800191a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800191e:	f7ff fd0d 	bl	800133c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8001922:	2008      	movs	r0, #8
 8001924:	f7ff fcf2 	bl	800130c <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001928:	f44f 7340 	mov.w	r3, #768	; 0x300
 800192c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800192e:	2302      	movs	r3, #2
 8001930:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001932:	2303      	movs	r3, #3
 8001934:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800193e:	2307      	movs	r3, #7
 8001940:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001942:	1d3b      	adds	r3, r7, #4
 8001944:	4619      	mov	r1, r3
 8001946:	4811      	ldr	r0, [pc, #68]	; (800198c <MX_USART3_UART_Init+0x9c>)
 8001948:	f001 f934 	bl	8002bb4 <LL_GPIO_Init>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800194c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001950:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001952:	2300      	movs	r3, #0
 8001954:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001956:	2300      	movs	r3, #0
 8001958:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800195a:	2300      	movs	r3, #0
 800195c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800195e:	230c      	movs	r3, #12
 8001960:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001962:	2300      	movs	r3, #0
 8001964:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001966:	2300      	movs	r3, #0
 8001968:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 800196a:	f107 031c 	add.w	r3, r7, #28
 800196e:	4619      	mov	r1, r3
 8001970:	4807      	ldr	r0, [pc, #28]	; (8001990 <MX_USART3_UART_Init+0xa0>)
 8001972:	f001 fd81 	bl	8003478 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8001976:	4806      	ldr	r0, [pc, #24]	; (8001990 <MX_USART3_UART_Init+0xa0>)
 8001978:	f7ff fd98 	bl	80014ac <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 800197c:	4804      	ldr	r0, [pc, #16]	; (8001990 <MX_USART3_UART_Init+0xa0>)
 800197e:	f7ff fd85 	bl	800148c <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001982:	bf00      	nop
 8001984:	3738      	adds	r7, #56	; 0x38
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40020c00 	.word	0x40020c00
 8001990:	40004800 	.word	0x40004800

08001994 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001998:	4b14      	ldr	r3, [pc, #80]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 800199a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800199e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80019a0:	4b12      	ldr	r3, [pc, #72]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019a2:	2206      	movs	r2, #6
 80019a4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80019a6:	4b11      	ldr	r3, [pc, #68]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019a8:	2202      	movs	r2, #2
 80019aa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80019ac:	4b0f      	ldr	r3, [pc, #60]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80019b2:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019b4:	2202      	movs	r2, #2
 80019b6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80019b8:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019ba:	2201      	movs	r2, #1
 80019bc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80019be:	4b0b      	ldr	r3, [pc, #44]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80019c4:	4b09      	ldr	r3, [pc, #36]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80019ca:	4b08      	ldr	r3, [pc, #32]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80019d6:	4805      	ldr	r0, [pc, #20]	; (80019ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019d8:	f000 fd50 	bl	800247c <HAL_PCD_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80019e2:	f000 f8ad 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000044 	.word	0x20000044

080019f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80019f4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80019f8:	f7ff fc88 	bl	800130c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019fc:	f7ff f8dc 	bl	8000bb8 <__NVIC_GetPriorityGrouping>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2200      	movs	r2, #0
 8001a04:	2100      	movs	r1, #0
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff f92c 	bl	8000c64 <NVIC_EncodePriority>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	4619      	mov	r1, r3
 8001a10:	2010      	movs	r0, #16
 8001a12:	f7ff f8fd 	bl	8000c10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a16:	2010      	movs	r0, #16
 8001a18:	f7ff f8dc 	bl	8000bd4 <__NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a1c:	f7ff f8cc 	bl	8000bb8 <__NVIC_GetPriorityGrouping>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2200      	movs	r2, #0
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff f91c 	bl	8000c64 <NVIC_EncodePriority>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	4619      	mov	r1, r3
 8001a30:	2011      	movs	r0, #17
 8001a32:	f7ff f8ed 	bl	8000c10 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001a36:	2011      	movs	r0, #17
 8001a38:	f7ff f8cc 	bl	8000bd4 <__NVIC_EnableIRQ>

}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001a46:	f107 0318 	add.w	r3, r7, #24
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	463b      	mov	r3, r7
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	605a      	str	r2, [r3, #4]
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	60da      	str	r2, [r3, #12]
 8001a5c:	611a      	str	r2, [r3, #16]
 8001a5e:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001a60:	2004      	movs	r0, #4
 8001a62:	f7ff fc53 	bl	800130c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001a66:	2080      	movs	r0, #128	; 0x80
 8001a68:	f7ff fc50 	bl	800130c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001a6c:	2001      	movs	r0, #1
 8001a6e:	f7ff fc4d 	bl	800130c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001a72:	2002      	movs	r0, #2
 8001a74:	f7ff fc4a 	bl	800130c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8001a78:	2008      	movs	r0, #8
 8001a7a:	f7ff fc47 	bl	800130c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOG);
 8001a7e:	2040      	movs	r0, #64	; 0x40
 8001a80:	f7ff fc44 	bl	800130c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 8001a84:	f244 0181 	movw	r1, #16513	; 0x4081
 8001a88:	4829      	ldr	r0, [pc, #164]	; (8001b30 <MX_GPIO_Init+0xf0>)
 8001a8a:	f7ff fdab 	bl	80015e4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin);
 8001a8e:	2140      	movs	r1, #64	; 0x40
 8001a90:	4828      	ldr	r0, [pc, #160]	; (8001b34 <MX_GPIO_Init+0xf4>)
 8001a92:	f7ff fda7 	bl	80015e4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001a96:	4928      	ldr	r1, [pc, #160]	; (8001b38 <MX_GPIO_Init+0xf8>)
 8001a98:	2002      	movs	r0, #2
 8001a9a:	f7ff fc67 	bl	800136c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001a9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aa2:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8001aac:	2301      	movs	r3, #1
 8001aae:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001ab0:	f107 0318 	add.w	r3, r7, #24
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f000 feb3 	bl	8002820 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_PULL_NO);
 8001aba:	2200      	movs	r2, #0
 8001abc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ac0:	481e      	ldr	r0, [pc, #120]	; (8001b3c <MX_GPIO_Init+0xfc>)
 8001ac2:	f7ff fd52 	bl	800156a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_MODE_INPUT);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001acc:	481b      	ldr	r0, [pc, #108]	; (8001b3c <MX_GPIO_Init+0xfc>)
 8001ace:	f7ff fd0f 	bl	80014f0 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001ad2:	f244 0381 	movw	r3, #16513	; 0x4081
 8001ad6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae8:	463b      	mov	r3, r7
 8001aea:	4619      	mov	r1, r3
 8001aec:	4810      	ldr	r0, [pc, #64]	; (8001b30 <MX_GPIO_Init+0xf0>)
 8001aee:	f001 f861 	bl	8002bb4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001af2:	2340      	movs	r3, #64	; 0x40
 8001af4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001af6:	2301      	movs	r3, #1
 8001af8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001afe:	2300      	movs	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b06:	463b      	mov	r3, r7
 8001b08:	4619      	mov	r1, r3
 8001b0a:	480a      	ldr	r0, [pc, #40]	; (8001b34 <MX_GPIO_Init+0xf4>)
 8001b0c:	f001 f852 	bl	8002bb4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001b10:	2380      	movs	r3, #128	; 0x80
 8001b12:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001b14:	2300      	movs	r3, #0
 8001b16:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4804      	ldr	r0, [pc, #16]	; (8001b34 <MX_GPIO_Init+0xf4>)
 8001b22:	f001 f847 	bl	8002bb4 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b26:	bf00      	nop
 8001b28:	3720      	adds	r7, #32
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40020400 	.word	0x40020400
 8001b34:	40021800 	.word	0x40021800
 8001b38:	00f00003 	.word	0x00f00003
 8001b3c:	40020800 	.word	0x40020800

08001b40 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */

void Error_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b44:	b672      	cpsid	i
}
 8001b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <Error_Handler+0x8>
	...

08001b4c <LL_RCC_SetUSBClockSource>:
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, USBxSource);
 8001b54:	4b07      	ldr	r3, [pc, #28]	; (8001b74 <LL_RCC_SetUSBClockSource+0x28>)
 8001b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b5a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001b5e:	4905      	ldr	r1, [pc, #20]	; (8001b74 <LL_RCC_SetUSBClockSource+0x28>)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	40023800 	.word	0x40023800

08001b78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	4a0f      	ldr	r2, [pc, #60]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001b88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	603b      	str	r3, [r7, #0]
 8001b9e:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	4a08      	ldr	r2, [pc, #32]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001ba4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8001baa:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb2:	603b      	str	r3, [r7, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40023800 	.word	0x40023800

08001bc8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08a      	sub	sp, #40	; 0x28
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd0:	f107 0314 	add.w	r3, r7, #20
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	60da      	str	r2, [r3, #12]
 8001bde:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001be8:	d142      	bne.n	8001c70 <HAL_PCD_MspInit+0xa8>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
    LL_RCC_SetUSBClockSource(LL_RCC_USB_CLKSOURCE_PLL);
 8001bea:	2000      	movs	r0, #0
 8001bec:	f7ff ffae 	bl	8001b4c <LL_RCC_SetUSBClockSource>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	613b      	str	r3, [r7, #16]
 8001bf4:	4b20      	ldr	r3, [pc, #128]	; (8001c78 <HAL_PCD_MspInit+0xb0>)
 8001bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf8:	4a1f      	ldr	r2, [pc, #124]	; (8001c78 <HAL_PCD_MspInit+0xb0>)
 8001bfa:	f043 0301 	orr.w	r3, r3, #1
 8001bfe:	6313      	str	r3, [r2, #48]	; 0x30
 8001c00:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <HAL_PCD_MspInit+0xb0>)
 8001c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	613b      	str	r3, [r7, #16]
 8001c0a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001c0c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001c10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c12:	2302      	movs	r3, #2
 8001c14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c1e:	230a      	movs	r3, #10
 8001c20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c22:	f107 0314 	add.w	r3, r7, #20
 8001c26:	4619      	mov	r1, r3
 8001c28:	4814      	ldr	r0, [pc, #80]	; (8001c7c <HAL_PCD_MspInit+0xb4>)
 8001c2a:	f000 fa93 	bl	8002154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c34:	2300      	movs	r3, #0
 8001c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	4619      	mov	r1, r3
 8001c42:	480e      	ldr	r0, [pc, #56]	; (8001c7c <HAL_PCD_MspInit+0xb4>)
 8001c44:	f000 fa86 	bl	8002154 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001c48:	4b0b      	ldr	r3, [pc, #44]	; (8001c78 <HAL_PCD_MspInit+0xb0>)
 8001c4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c4c:	4a0a      	ldr	r2, [pc, #40]	; (8001c78 <HAL_PCD_MspInit+0xb0>)
 8001c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c52:	6353      	str	r3, [r2, #52]	; 0x34
 8001c54:	2300      	movs	r3, #0
 8001c56:	60fb      	str	r3, [r7, #12]
 8001c58:	4b07      	ldr	r3, [pc, #28]	; (8001c78 <HAL_PCD_MspInit+0xb0>)
 8001c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5c:	4a06      	ldr	r2, [pc, #24]	; (8001c78 <HAL_PCD_MspInit+0xb0>)
 8001c5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c62:	6453      	str	r3, [r2, #68]	; 0x44
 8001c64:	4b04      	ldr	r3, [pc, #16]	; (8001c78 <HAL_PCD_MspInit+0xb0>)
 8001c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001c70:	bf00      	nop
 8001c72:	3728      	adds	r7, #40	; 0x28
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40020000 	.word	0x40020000

08001c80 <LL_DMA_IsActiveFlag_TC6>:
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001c94:	bf0c      	ite	eq
 8001c96:	2301      	moveq	r3, #1
 8001c98:	2300      	movne	r3, #0
 8001c9a:	b2db      	uxtb	r3, r3
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <LL_DMA_IsActiveFlag_TE6>:
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF6)==(DMA_HISR_TEIF6));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cb8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001cbc:	bf0c      	ite	eq
 8001cbe:	2301      	moveq	r3, #1
 8001cc0:	2300      	movne	r3, #0
 8001cc2:	b2db      	uxtb	r3, r3
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <LL_DMA_ClearFlag_TC6>:
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001cde:	60da      	str	r2, [r3, #12]
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <LL_DMA_ClearFlag_TE6>:
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF6);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001cfa:	60da      	str	r2, [r3, #12]
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d0c:	e7fe      	b.n	8001d0c <NMI_Handler+0x4>

08001d0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d12:	e7fe      	b.n	8001d12 <HardFault_Handler+0x4>

08001d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d18:	e7fe      	b.n	8001d18 <MemManage_Handler+0x4>

08001d1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d1e:	e7fe      	b.n	8001d1e <BusFault_Handler+0x4>

08001d20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d24:	e7fe      	b.n	8001d24 <UsageFault_Handler+0x4>

08001d26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d26:	b480      	push	{r7}
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d42:	b480      	push	{r7}
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d54:	f000 f8d4 	bl	8001f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
	LL_UART_DMA_RX_Interrupt(DMA1);
 8001d60:	4802      	ldr	r0, [pc, #8]	; (8001d6c <DMA1_Stream5_IRQHandler+0x10>)
 8001d62:	f7fe fe59 	bl	8000a18 <LL_UART_DMA_RX_Interrupt>
  /* USER CODE END DMA1_Stream5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40026000 	.word	0x40026000

08001d70 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC6(DMA1)){
 8001d74:	480d      	ldr	r0, [pc, #52]	; (8001dac <DMA1_Stream6_IRQHandler+0x3c>)
 8001d76:	f7ff ff83 	bl	8001c80 <LL_DMA_IsActiveFlag_TC6>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d006      	beq.n	8001d8e <DMA1_Stream6_IRQHandler+0x1e>

		LL_DMA_ClearFlag_TC6(DMA1);
 8001d80:	480a      	ldr	r0, [pc, #40]	; (8001dac <DMA1_Stream6_IRQHandler+0x3c>)
 8001d82:	f7ff ffa5 	bl	8001cd0 <LL_DMA_ClearFlag_TC6>

		Tx_Cmplt = 1;
 8001d86:	4b0a      	ldr	r3, [pc, #40]	; (8001db0 <DMA1_Stream6_IRQHandler+0x40>)
 8001d88:	2201      	movs	r2, #1
 8001d8a:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Stream6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001d8c:	e00b      	b.n	8001da6 <DMA1_Stream6_IRQHandler+0x36>
	else if(LL_DMA_IsActiveFlag_TE6(DMA1)){
 8001d8e:	4807      	ldr	r0, [pc, #28]	; (8001dac <DMA1_Stream6_IRQHandler+0x3c>)
 8001d90:	f7ff ff8a 	bl	8001ca8 <LL_DMA_IsActiveFlag_TE6>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d005      	beq.n	8001da6 <DMA1_Stream6_IRQHandler+0x36>
			LL_DMA_ClearFlag_TE6(DMA1);
 8001d9a:	4804      	ldr	r0, [pc, #16]	; (8001dac <DMA1_Stream6_IRQHandler+0x3c>)
 8001d9c:	f7ff ffa6 	bl	8001cec <LL_DMA_ClearFlag_TE6>
		Tx_Error = 1;
 8001da0:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <DMA1_Stream6_IRQHandler+0x44>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	701a      	strb	r2, [r3, #0]
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40026000 	.word	0x40026000
 8001db0:	20000528 	.word	0x20000528
 8001db4:	20000529 	.word	0x20000529

08001db8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN USART2_IRQn 0 */
	LL_UART_DMA_RX_IDLE_Interrupt(USART2, DMA1, LL_DMA_STREAM_5, Recieved_Data, Rx_Buffer);
 8001dbe:	4b05      	ldr	r3, [pc, #20]	; (8001dd4 <USART2_IRQHandler+0x1c>)
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <USART2_IRQHandler+0x20>)
 8001dc4:	2205      	movs	r2, #5
 8001dc6:	4905      	ldr	r1, [pc, #20]	; (8001ddc <USART2_IRQHandler+0x24>)
 8001dc8:	4805      	ldr	r0, [pc, #20]	; (8001de0 <USART2_IRQHandler+0x28>)
 8001dca:	f7fe fe4b 	bl	8000a64 <LL_UART_DMA_RX_IDLE_Interrupt>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	2000002c 	.word	0x2000002c
 8001dd8:	20000038 	.word	0x20000038
 8001ddc:	40026000 	.word	0x40026000
 8001de0:	40004400 	.word	0x40004400

08001de4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001de8:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <SystemInit+0x20>)
 8001dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dee:	4a05      	ldr	r2, [pc, #20]	; (8001e04 <SystemInit+0x20>)
 8001df0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001df4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e0c:	f7ff ffea 	bl	8001de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e10:	480c      	ldr	r0, [pc, #48]	; (8001e44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e12:	490d      	ldr	r1, [pc, #52]	; (8001e48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e14:	4a0d      	ldr	r2, [pc, #52]	; (8001e4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e18:	e002      	b.n	8001e20 <LoopCopyDataInit>

08001e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e1e:	3304      	adds	r3, #4

08001e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e24:	d3f9      	bcc.n	8001e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e26:	4a0a      	ldr	r2, [pc, #40]	; (8001e50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e28:	4c0a      	ldr	r4, [pc, #40]	; (8001e54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e2c:	e001      	b.n	8001e32 <LoopFillZerobss>

08001e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e30:	3204      	adds	r2, #4

08001e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e34:	d3fb      	bcc.n	8001e2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e36:	f001 fea9 	bl	8003b8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e3a:	f7ff fbe3 	bl	8001604 <main>
  bx  lr    
 8001e3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e48:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001e4c:	08003c4c 	.word	0x08003c4c
  ldr r2, =_sbss
 8001e50:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001e54:	20000530 	.word	0x20000530

08001e58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e58:	e7fe      	b.n	8001e58 <ADC_IRQHandler>
	...

08001e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e60:	4b0e      	ldr	r3, [pc, #56]	; (8001e9c <HAL_Init+0x40>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a0d      	ldr	r2, [pc, #52]	; (8001e9c <HAL_Init+0x40>)
 8001e66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e6c:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <HAL_Init+0x40>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <HAL_Init+0x40>)
 8001e72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e78:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <HAL_Init+0x40>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <HAL_Init+0x40>)
 8001e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e84:	2003      	movs	r0, #3
 8001e86:	f000 f931 	bl	80020ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f000 f808 	bl	8001ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e90:	f7ff fe72 	bl	8001b78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023c00 	.word	0x40023c00

08001ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ea8:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <HAL_InitTick+0x54>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_InitTick+0x58>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f000 f93b 	bl	800213a <HAL_SYSTICK_Config>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e00e      	b.n	8001eec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b0f      	cmp	r3, #15
 8001ed2:	d80a      	bhi.n	8001eea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8001edc:	f000 f911 	bl	8002102 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ee0:	4a06      	ldr	r2, [pc, #24]	; (8001efc <HAL_InitTick+0x5c>)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	e000      	b.n	8001eec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000004 	.word	0x20000004
 8001ef8:	2000000c 	.word	0x2000000c
 8001efc:	20000008 	.word	0x20000008

08001f00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_IncTick+0x20>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <HAL_IncTick+0x24>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4413      	add	r3, r2
 8001f10:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <HAL_IncTick+0x24>)
 8001f12:	6013      	str	r3, [r2, #0]
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	2000000c 	.word	0x2000000c
 8001f24:	2000052c 	.word	0x2000052c

08001f28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f2c:	4b03      	ldr	r3, [pc, #12]	; (8001f3c <HAL_GetTick+0x14>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	2000052c 	.word	0x2000052c

08001f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f48:	f7ff ffee 	bl	8001f28 <HAL_GetTick>
 8001f4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f58:	d005      	beq.n	8001f66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f5a:	4b0a      	ldr	r3, [pc, #40]	; (8001f84 <HAL_Delay+0x44>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4413      	add	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f66:	bf00      	nop
 8001f68:	f7ff ffde 	bl	8001f28 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d8f7      	bhi.n	8001f68 <HAL_Delay+0x28>
  {
  }
}
 8001f78:	bf00      	nop
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	2000000c 	.word	0x2000000c

08001f88 <__NVIC_SetPriorityGrouping>:
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f98:	4b0c      	ldr	r3, [pc, #48]	; (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fba:	4a04      	ldr	r2, [pc, #16]	; (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	60d3      	str	r3, [r2, #12]
}
 8001fc0:	bf00      	nop
 8001fc2:	3714      	adds	r7, #20
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <__NVIC_GetPriorityGrouping>:
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fd4:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <__NVIC_GetPriorityGrouping+0x18>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	0a1b      	lsrs	r3, r3, #8
 8001fda:	f003 0307 	and.w	r3, r3, #7
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <__NVIC_SetPriority>:
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	6039      	str	r1, [r7, #0]
 8001ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	db0a      	blt.n	8002016 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	b2da      	uxtb	r2, r3
 8002004:	490c      	ldr	r1, [pc, #48]	; (8002038 <__NVIC_SetPriority+0x4c>)
 8002006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200a:	0112      	lsls	r2, r2, #4
 800200c:	b2d2      	uxtb	r2, r2
 800200e:	440b      	add	r3, r1
 8002010:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002014:	e00a      	b.n	800202c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	b2da      	uxtb	r2, r3
 800201a:	4908      	ldr	r1, [pc, #32]	; (800203c <__NVIC_SetPriority+0x50>)
 800201c:	79fb      	ldrb	r3, [r7, #7]
 800201e:	f003 030f 	and.w	r3, r3, #15
 8002022:	3b04      	subs	r3, #4
 8002024:	0112      	lsls	r2, r2, #4
 8002026:	b2d2      	uxtb	r2, r2
 8002028:	440b      	add	r3, r1
 800202a:	761a      	strb	r2, [r3, #24]
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	e000e100 	.word	0xe000e100
 800203c:	e000ed00 	.word	0xe000ed00

08002040 <NVIC_EncodePriority>:
{
 8002040:	b480      	push	{r7}
 8002042:	b089      	sub	sp, #36	; 0x24
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	f003 0307 	and.w	r3, r3, #7
 8002052:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f1c3 0307 	rsb	r3, r3, #7
 800205a:	2b04      	cmp	r3, #4
 800205c:	bf28      	it	cs
 800205e:	2304      	movcs	r3, #4
 8002060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	3304      	adds	r3, #4
 8002066:	2b06      	cmp	r3, #6
 8002068:	d902      	bls.n	8002070 <NVIC_EncodePriority+0x30>
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	3b03      	subs	r3, #3
 800206e:	e000      	b.n	8002072 <NVIC_EncodePriority+0x32>
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002074:	f04f 32ff 	mov.w	r2, #4294967295
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	43da      	mvns	r2, r3
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	401a      	ands	r2, r3
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002088:	f04f 31ff 	mov.w	r1, #4294967295
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	fa01 f303 	lsl.w	r3, r1, r3
 8002092:	43d9      	mvns	r1, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002098:	4313      	orrs	r3, r2
}
 800209a:	4618      	mov	r0, r3
 800209c:	3724      	adds	r7, #36	; 0x24
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
	...

080020a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020b8:	d301      	bcc.n	80020be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ba:	2301      	movs	r3, #1
 80020bc:	e00f      	b.n	80020de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020be:	4a0a      	ldr	r2, [pc, #40]	; (80020e8 <SysTick_Config+0x40>)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020c6:	210f      	movs	r1, #15
 80020c8:	f04f 30ff 	mov.w	r0, #4294967295
 80020cc:	f7ff ff8e 	bl	8001fec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020d0:	4b05      	ldr	r3, [pc, #20]	; (80020e8 <SysTick_Config+0x40>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020d6:	4b04      	ldr	r3, [pc, #16]	; (80020e8 <SysTick_Config+0x40>)
 80020d8:	2207      	movs	r2, #7
 80020da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	e000e010 	.word	0xe000e010

080020ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f7ff ff47 	bl	8001f88 <__NVIC_SetPriorityGrouping>
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002102:	b580      	push	{r7, lr}
 8002104:	b086      	sub	sp, #24
 8002106:	af00      	add	r7, sp, #0
 8002108:	4603      	mov	r3, r0
 800210a:	60b9      	str	r1, [r7, #8]
 800210c:	607a      	str	r2, [r7, #4]
 800210e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002114:	f7ff ff5c 	bl	8001fd0 <__NVIC_GetPriorityGrouping>
 8002118:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	68b9      	ldr	r1, [r7, #8]
 800211e:	6978      	ldr	r0, [r7, #20]
 8002120:	f7ff ff8e 	bl	8002040 <NVIC_EncodePriority>
 8002124:	4602      	mov	r2, r0
 8002126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800212a:	4611      	mov	r1, r2
 800212c:	4618      	mov	r0, r3
 800212e:	f7ff ff5d 	bl	8001fec <__NVIC_SetPriority>
}
 8002132:	bf00      	nop
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b082      	sub	sp, #8
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f7ff ffb0 	bl	80020a8 <SysTick_Config>
 8002148:	4603      	mov	r3, r0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002154:	b480      	push	{r7}
 8002156:	b089      	sub	sp, #36	; 0x24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002166:	2300      	movs	r3, #0
 8002168:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800216a:	2300      	movs	r3, #0
 800216c:	61fb      	str	r3, [r7, #28]
 800216e:	e165      	b.n	800243c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002170:	2201      	movs	r2, #1
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	429a      	cmp	r2, r3
 800218a:	f040 8154 	bne.w	8002436 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f003 0303 	and.w	r3, r3, #3
 8002196:	2b01      	cmp	r3, #1
 8002198:	d005      	beq.n	80021a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d130      	bne.n	8002208 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	2203      	movs	r2, #3
 80021b2:	fa02 f303 	lsl.w	r3, r2, r3
 80021b6:	43db      	mvns	r3, r3
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	4013      	ands	r3, r2
 80021bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	68da      	ldr	r2, [r3, #12]
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021dc:	2201      	movs	r2, #1
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	091b      	lsrs	r3, r3, #4
 80021f2:	f003 0201 	and.w	r2, r3, #1
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4313      	orrs	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 0303 	and.w	r3, r3, #3
 8002210:	2b03      	cmp	r3, #3
 8002212:	d017      	beq.n	8002244 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	2203      	movs	r2, #3
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4013      	ands	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0303 	and.w	r3, r3, #3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d123      	bne.n	8002298 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	08da      	lsrs	r2, r3, #3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3208      	adds	r2, #8
 8002258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800225c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	220f      	movs	r2, #15
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	691a      	ldr	r2, [r3, #16]
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	f003 0307 	and.w	r3, r3, #7
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4313      	orrs	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	08da      	lsrs	r2, r3, #3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	3208      	adds	r2, #8
 8002292:	69b9      	ldr	r1, [r7, #24]
 8002294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	2203      	movs	r2, #3
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	43db      	mvns	r3, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4013      	ands	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 0203 	and.w	r2, r3, #3
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f000 80ae 	beq.w	8002436 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	4b5d      	ldr	r3, [pc, #372]	; (8002454 <HAL_GPIO_Init+0x300>)
 80022e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e2:	4a5c      	ldr	r2, [pc, #368]	; (8002454 <HAL_GPIO_Init+0x300>)
 80022e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022e8:	6453      	str	r3, [r2, #68]	; 0x44
 80022ea:	4b5a      	ldr	r3, [pc, #360]	; (8002454 <HAL_GPIO_Init+0x300>)
 80022ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022f6:	4a58      	ldr	r2, [pc, #352]	; (8002458 <HAL_GPIO_Init+0x304>)
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	089b      	lsrs	r3, r3, #2
 80022fc:	3302      	adds	r3, #2
 80022fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	220f      	movs	r2, #15
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	43db      	mvns	r3, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4013      	ands	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a4f      	ldr	r2, [pc, #316]	; (800245c <HAL_GPIO_Init+0x308>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d025      	beq.n	800236e <HAL_GPIO_Init+0x21a>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a4e      	ldr	r2, [pc, #312]	; (8002460 <HAL_GPIO_Init+0x30c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d01f      	beq.n	800236a <HAL_GPIO_Init+0x216>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a4d      	ldr	r2, [pc, #308]	; (8002464 <HAL_GPIO_Init+0x310>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d019      	beq.n	8002366 <HAL_GPIO_Init+0x212>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a4c      	ldr	r2, [pc, #304]	; (8002468 <HAL_GPIO_Init+0x314>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d013      	beq.n	8002362 <HAL_GPIO_Init+0x20e>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a4b      	ldr	r2, [pc, #300]	; (800246c <HAL_GPIO_Init+0x318>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d00d      	beq.n	800235e <HAL_GPIO_Init+0x20a>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a4a      	ldr	r2, [pc, #296]	; (8002470 <HAL_GPIO_Init+0x31c>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d007      	beq.n	800235a <HAL_GPIO_Init+0x206>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a49      	ldr	r2, [pc, #292]	; (8002474 <HAL_GPIO_Init+0x320>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d101      	bne.n	8002356 <HAL_GPIO_Init+0x202>
 8002352:	2306      	movs	r3, #6
 8002354:	e00c      	b.n	8002370 <HAL_GPIO_Init+0x21c>
 8002356:	2307      	movs	r3, #7
 8002358:	e00a      	b.n	8002370 <HAL_GPIO_Init+0x21c>
 800235a:	2305      	movs	r3, #5
 800235c:	e008      	b.n	8002370 <HAL_GPIO_Init+0x21c>
 800235e:	2304      	movs	r3, #4
 8002360:	e006      	b.n	8002370 <HAL_GPIO_Init+0x21c>
 8002362:	2303      	movs	r3, #3
 8002364:	e004      	b.n	8002370 <HAL_GPIO_Init+0x21c>
 8002366:	2302      	movs	r3, #2
 8002368:	e002      	b.n	8002370 <HAL_GPIO_Init+0x21c>
 800236a:	2301      	movs	r3, #1
 800236c:	e000      	b.n	8002370 <HAL_GPIO_Init+0x21c>
 800236e:	2300      	movs	r3, #0
 8002370:	69fa      	ldr	r2, [r7, #28]
 8002372:	f002 0203 	and.w	r2, r2, #3
 8002376:	0092      	lsls	r2, r2, #2
 8002378:	4093      	lsls	r3, r2
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4313      	orrs	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002380:	4935      	ldr	r1, [pc, #212]	; (8002458 <HAL_GPIO_Init+0x304>)
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	089b      	lsrs	r3, r3, #2
 8002386:	3302      	adds	r3, #2
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800238e:	4b3a      	ldr	r3, [pc, #232]	; (8002478 <HAL_GPIO_Init+0x324>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	43db      	mvns	r3, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4013      	ands	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023b2:	4a31      	ldr	r2, [pc, #196]	; (8002478 <HAL_GPIO_Init+0x324>)
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023b8:	4b2f      	ldr	r3, [pc, #188]	; (8002478 <HAL_GPIO_Init+0x324>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	43db      	mvns	r3, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4013      	ands	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	4313      	orrs	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023dc:	4a26      	ldr	r2, [pc, #152]	; (8002478 <HAL_GPIO_Init+0x324>)
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023e2:	4b25      	ldr	r3, [pc, #148]	; (8002478 <HAL_GPIO_Init+0x324>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	43db      	mvns	r3, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d003      	beq.n	8002406 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	4313      	orrs	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002406:	4a1c      	ldr	r2, [pc, #112]	; (8002478 <HAL_GPIO_Init+0x324>)
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800240c:	4b1a      	ldr	r3, [pc, #104]	; (8002478 <HAL_GPIO_Init+0x324>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	43db      	mvns	r3, r3
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	4013      	ands	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d003      	beq.n	8002430 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	4313      	orrs	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002430:	4a11      	ldr	r2, [pc, #68]	; (8002478 <HAL_GPIO_Init+0x324>)
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3301      	adds	r3, #1
 800243a:	61fb      	str	r3, [r7, #28]
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	2b0f      	cmp	r3, #15
 8002440:	f67f ae96 	bls.w	8002170 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002444:	bf00      	nop
 8002446:	bf00      	nop
 8002448:	3724      	adds	r7, #36	; 0x24
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	40023800 	.word	0x40023800
 8002458:	40013800 	.word	0x40013800
 800245c:	40020000 	.word	0x40020000
 8002460:	40020400 	.word	0x40020400
 8002464:	40020800 	.word	0x40020800
 8002468:	40020c00 	.word	0x40020c00
 800246c:	40021000 	.word	0x40021000
 8002470:	40021400 	.word	0x40021400
 8002474:	40021800 	.word	0x40021800
 8002478:	40013c00 	.word	0x40013c00

0800247c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af02      	add	r7, sp, #8
 8002482:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e108      	b.n	80026a0 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800249a:	b2db      	uxtb	r3, r3
 800249c:	2b00      	cmp	r3, #0
 800249e:	d106      	bne.n	80024ae <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff fb8d 	bl	8001bc8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2203      	movs	r2, #3
 80024b2:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024bc:	d102      	bne.n	80024c4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f001 f8b9 	bl	8003640 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6818      	ldr	r0, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	7c1a      	ldrb	r2, [r3, #16]
 80024d6:	f88d 2000 	strb.w	r2, [sp]
 80024da:	3304      	adds	r3, #4
 80024dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024de:	f001 f84b 	bl	8003578 <USB_CoreInit>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d005      	beq.n	80024f4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2202      	movs	r2, #2
 80024ec:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e0d5      	b.n	80026a0 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2100      	movs	r1, #0
 80024fa:	4618      	mov	r0, r3
 80024fc:	f001 f8b1 	bl	8003662 <USB_SetCurrentMode>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d005      	beq.n	8002512 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2202      	movs	r2, #2
 800250a:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e0c6      	b.n	80026a0 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002512:	2300      	movs	r3, #0
 8002514:	73fb      	strb	r3, [r7, #15]
 8002516:	e04a      	b.n	80025ae <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002518:	7bfa      	ldrb	r2, [r7, #15]
 800251a:	6879      	ldr	r1, [r7, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	00db      	lsls	r3, r3, #3
 8002520:	4413      	add	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	440b      	add	r3, r1
 8002526:	3315      	adds	r3, #21
 8002528:	2201      	movs	r2, #1
 800252a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800252c:	7bfa      	ldrb	r2, [r7, #15]
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	4413      	add	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	440b      	add	r3, r1
 800253a:	3314      	adds	r3, #20
 800253c:	7bfa      	ldrb	r2, [r7, #15]
 800253e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002540:	7bfa      	ldrb	r2, [r7, #15]
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	b298      	uxth	r0, r3
 8002546:	6879      	ldr	r1, [r7, #4]
 8002548:	4613      	mov	r3, r2
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	4413      	add	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	332e      	adds	r3, #46	; 0x2e
 8002554:	4602      	mov	r2, r0
 8002556:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002558:	7bfa      	ldrb	r2, [r7, #15]
 800255a:	6879      	ldr	r1, [r7, #4]
 800255c:	4613      	mov	r3, r2
 800255e:	00db      	lsls	r3, r3, #3
 8002560:	4413      	add	r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	440b      	add	r3, r1
 8002566:	3318      	adds	r3, #24
 8002568:	2200      	movs	r2, #0
 800256a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800256c:	7bfa      	ldrb	r2, [r7, #15]
 800256e:	6879      	ldr	r1, [r7, #4]
 8002570:	4613      	mov	r3, r2
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	4413      	add	r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	440b      	add	r3, r1
 800257a:	331c      	adds	r3, #28
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002580:	7bfa      	ldrb	r2, [r7, #15]
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	4613      	mov	r3, r2
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	4413      	add	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	440b      	add	r3, r1
 800258e:	3320      	adds	r3, #32
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002594:	7bfa      	ldrb	r2, [r7, #15]
 8002596:	6879      	ldr	r1, [r7, #4]
 8002598:	4613      	mov	r3, r2
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	4413      	add	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	440b      	add	r3, r1
 80025a2:	3324      	adds	r3, #36	; 0x24
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
 80025aa:	3301      	adds	r3, #1
 80025ac:	73fb      	strb	r3, [r7, #15]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	791b      	ldrb	r3, [r3, #4]
 80025b2:	7bfa      	ldrb	r2, [r7, #15]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d3af      	bcc.n	8002518 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025b8:	2300      	movs	r3, #0
 80025ba:	73fb      	strb	r3, [r7, #15]
 80025bc:	e044      	b.n	8002648 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80025be:	7bfa      	ldrb	r2, [r7, #15]
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	4413      	add	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	440b      	add	r3, r1
 80025cc:	f203 2355 	addw	r3, r3, #597	; 0x255
 80025d0:	2200      	movs	r2, #0
 80025d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80025d4:	7bfa      	ldrb	r2, [r7, #15]
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	4613      	mov	r3, r2
 80025da:	00db      	lsls	r3, r3, #3
 80025dc:	4413      	add	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	440b      	add	r3, r1
 80025e2:	f503 7315 	add.w	r3, r3, #596	; 0x254
 80025e6:	7bfa      	ldrb	r2, [r7, #15]
 80025e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025ea:	7bfa      	ldrb	r2, [r7, #15]
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	4613      	mov	r3, r2
 80025f0:	00db      	lsls	r3, r3, #3
 80025f2:	4413      	add	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	440b      	add	r3, r1
 80025f8:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80025fc:	2200      	movs	r2, #0
 80025fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002600:	7bfa      	ldrb	r2, [r7, #15]
 8002602:	6879      	ldr	r1, [r7, #4]
 8002604:	4613      	mov	r3, r2
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	4413      	add	r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002616:	7bfa      	ldrb	r2, [r7, #15]
 8002618:	6879      	ldr	r1, [r7, #4]
 800261a:	4613      	mov	r3, r2
 800261c:	00db      	lsls	r3, r3, #3
 800261e:	4413      	add	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	440b      	add	r3, r1
 8002624:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800262c:	7bfa      	ldrb	r2, [r7, #15]
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	4613      	mov	r3, r2
 8002632:	00db      	lsls	r3, r3, #3
 8002634:	4413      	add	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	f503 7319 	add.w	r3, r3, #612	; 0x264
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	3301      	adds	r3, #1
 8002646:	73fb      	strb	r3, [r7, #15]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	791b      	ldrb	r3, [r3, #4]
 800264c:	7bfa      	ldrb	r2, [r7, #15]
 800264e:	429a      	cmp	r2, r3
 8002650:	d3b5      	bcc.n	80025be <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6818      	ldr	r0, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	7c1a      	ldrb	r2, [r3, #16]
 800265a:	f88d 2000 	strb.w	r2, [sp]
 800265e:	3304      	adds	r3, #4
 8002660:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002662:	f001 f84b 	bl	80036fc <USB_DevInit>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d005      	beq.n	8002678 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2202      	movs	r2, #2
 8002670:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e013      	b.n	80026a0 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	7b1b      	ldrb	r3, [r3, #12]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d102      	bne.n	8002694 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f80a 	bl	80026a8 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4618      	mov	r0, r3
 800269a:	f001 fa06 	bl	8003aaa <USB_DevDisconnect>

  return HAL_OK;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2201      	movs	r2, #1
 80026ba:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
  hpcd->LPM_State = LPM_L0;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026da:	f043 0303 	orr.w	r3, r3, #3
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80026f8:	4b05      	ldr	r3, [pc, #20]	; (8002710 <LL_EXTI_EnableIT_0_31+0x20>)
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4904      	ldr	r1, [pc, #16]	; (8002710 <LL_EXTI_EnableIT_0_31+0x20>)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4313      	orrs	r3, r2
 8002702:	600b      	str	r3, [r1, #0]
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	40013c00 	.word	0x40013c00

08002714 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 800271c:	4b06      	ldr	r3, [pc, #24]	; (8002738 <LL_EXTI_DisableIT_0_31+0x24>)
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	43db      	mvns	r3, r3
 8002724:	4904      	ldr	r1, [pc, #16]	; (8002738 <LL_EXTI_DisableIT_0_31+0x24>)
 8002726:	4013      	ands	r3, r2
 8002728:	600b      	str	r3, [r1, #0]
}
 800272a:	bf00      	nop
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	40013c00 	.word	0x40013c00

0800273c <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002744:	4b05      	ldr	r3, [pc, #20]	; (800275c <LL_EXTI_EnableEvent_0_31+0x20>)
 8002746:	685a      	ldr	r2, [r3, #4]
 8002748:	4904      	ldr	r1, [pc, #16]	; (800275c <LL_EXTI_EnableEvent_0_31+0x20>)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4313      	orrs	r3, r2
 800274e:	604b      	str	r3, [r1, #4]

}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	40013c00 	.word	0x40013c00

08002760 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002768:	4b06      	ldr	r3, [pc, #24]	; (8002784 <LL_EXTI_DisableEvent_0_31+0x24>)
 800276a:	685a      	ldr	r2, [r3, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	43db      	mvns	r3, r3
 8002770:	4904      	ldr	r1, [pc, #16]	; (8002784 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002772:	4013      	ands	r3, r2
 8002774:	604b      	str	r3, [r1, #4]
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	40013c00 	.word	0x40013c00

08002788 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002790:	4b05      	ldr	r3, [pc, #20]	; (80027a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	4904      	ldr	r1, [pc, #16]	; (80027a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4313      	orrs	r3, r2
 800279a:	608b      	str	r3, [r1, #8]

}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	40013c00 	.word	0x40013c00

080027ac <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80027b4:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	43db      	mvns	r3, r3
 80027bc:	4904      	ldr	r1, [pc, #16]	; (80027d0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80027be:	4013      	ands	r3, r2
 80027c0:	608b      	str	r3, [r1, #8]

}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	40013c00 	.word	0x40013c00

080027d4 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80027dc:	4b05      	ldr	r3, [pc, #20]	; (80027f4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80027de:	68da      	ldr	r2, [r3, #12]
 80027e0:	4904      	ldr	r1, [pc, #16]	; (80027f4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	60cb      	str	r3, [r1, #12]
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	40013c00 	.word	0x40013c00

080027f8 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002800:	4b06      	ldr	r3, [pc, #24]	; (800281c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	43db      	mvns	r3, r3
 8002808:	4904      	ldr	r1, [pc, #16]	; (800281c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800280a:	4013      	ands	r3, r2
 800280c:	60cb      	str	r3, [r1, #12]
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	40013c00 	.word	0x40013c00

08002820 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002828:	2300      	movs	r3, #0
 800282a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	791b      	ldrb	r3, [r3, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d065      	beq.n	8002900 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d06b      	beq.n	8002914 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	795b      	ldrb	r3, [r3, #5]
 8002840:	2b02      	cmp	r3, #2
 8002842:	d01c      	beq.n	800287e <LL_EXTI_Init+0x5e>
 8002844:	2b02      	cmp	r3, #2
 8002846:	dc25      	bgt.n	8002894 <LL_EXTI_Init+0x74>
 8002848:	2b00      	cmp	r3, #0
 800284a:	d002      	beq.n	8002852 <LL_EXTI_Init+0x32>
 800284c:	2b01      	cmp	r3, #1
 800284e:	d00b      	beq.n	8002868 <LL_EXTI_Init+0x48>
 8002850:	e020      	b.n	8002894 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff ff82 	bl	8002760 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff45 	bl	80026f0 <LL_EXTI_EnableIT_0_31>
          break;
 8002866:	e018      	b.n	800289a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff51 	bl	8002714 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff ff60 	bl	800273c <LL_EXTI_EnableEvent_0_31>
          break;
 800287c:	e00d      	b.n	800289a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff ff34 	bl	80026f0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff ff55 	bl	800273c <LL_EXTI_EnableEvent_0_31>
          break;
 8002892:	e002      	b.n	800289a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	73fb      	strb	r3, [r7, #15]
          break;
 8002898:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	799b      	ldrb	r3, [r3, #6]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d038      	beq.n	8002914 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	799b      	ldrb	r3, [r3, #6]
 80028a6:	2b03      	cmp	r3, #3
 80028a8:	d01c      	beq.n	80028e4 <LL_EXTI_Init+0xc4>
 80028aa:	2b03      	cmp	r3, #3
 80028ac:	dc25      	bgt.n	80028fa <LL_EXTI_Init+0xda>
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d002      	beq.n	80028b8 <LL_EXTI_Init+0x98>
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d00b      	beq.n	80028ce <LL_EXTI_Init+0xae>
 80028b6:	e020      	b.n	80028fa <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff ff9b 	bl	80027f8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7ff ff5e 	bl	8002788 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80028cc:	e022      	b.n	8002914 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff ff6a 	bl	80027ac <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4618      	mov	r0, r3
 80028de:	f7ff ff79 	bl	80027d4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80028e2:	e017      	b.n	8002914 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff ff4d 	bl	8002788 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff ff6e 	bl	80027d4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80028f8:	e00c      	b.n	8002914 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	73fb      	strb	r3, [r7, #15]
            break;
 80028fe:	e009      	b.n	8002914 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ff05 	bl	8002714 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f7ff ff26 	bl	8002760 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8002914:	7bfb      	ldrb	r3, [r7, #15]
}
 8002916:	4618      	mov	r0, r3
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <LL_GPIO_SetPinMode>:
{
 800291e:	b480      	push	{r7}
 8002920:	b08b      	sub	sp, #44	; 0x2c
 8002922:	af00      	add	r7, sp, #0
 8002924:	60f8      	str	r0, [r7, #12]
 8002926:	60b9      	str	r1, [r7, #8]
 8002928:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	fa93 f3a3 	rbit	r3, r3
 8002938:	613b      	str	r3, [r7, #16]
  return result;
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d101      	bne.n	8002948 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002944:	2320      	movs	r3, #32
 8002946:	e003      	b.n	8002950 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	fab3 f383 	clz	r3, r3
 800294e:	b2db      	uxtb	r3, r3
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	2103      	movs	r1, #3
 8002954:	fa01 f303 	lsl.w	r3, r1, r3
 8002958:	43db      	mvns	r3, r3
 800295a:	401a      	ands	r2, r3
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002960:	6a3b      	ldr	r3, [r7, #32]
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	61fb      	str	r3, [r7, #28]
  return result;
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800296c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002972:	2320      	movs	r3, #32
 8002974:	e003      	b.n	800297e <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002978:	fab3 f383 	clz	r3, r3
 800297c:	b2db      	uxtb	r3, r3
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	fa01 f303 	lsl.w	r3, r1, r3
 8002986:	431a      	orrs	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	601a      	str	r2, [r3, #0]
}
 800298c:	bf00      	nop
 800298e:	372c      	adds	r7, #44	; 0x2c
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <LL_GPIO_SetPinOutputType>:
{
 8002998:	b480      	push	{r7}
 800299a:	b085      	sub	sp, #20
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	401a      	ands	r2, r3
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	6879      	ldr	r1, [r7, #4]
 80029b2:	fb01 f303 	mul.w	r3, r1, r3
 80029b6:	431a      	orrs	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	605a      	str	r2, [r3, #4]
}
 80029bc:	bf00      	nop
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <LL_GPIO_SetPinSpeed>:
{
 80029c8:	b480      	push	{r7}
 80029ca:	b08b      	sub	sp, #44	; 0x2c
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	689a      	ldr	r2, [r3, #8]
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	fa93 f3a3 	rbit	r3, r3
 80029e2:	613b      	str	r3, [r7, #16]
  return result;
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80029ee:	2320      	movs	r3, #32
 80029f0:	e003      	b.n	80029fa <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	fab3 f383 	clz	r3, r3
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	2103      	movs	r1, #3
 80029fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	401a      	ands	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	fa93 f3a3 	rbit	r3, r3
 8002a10:	61fb      	str	r3, [r7, #28]
  return result;
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002a1c:	2320      	movs	r3, #32
 8002a1e:	e003      	b.n	8002a28 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8002a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a22:	fab3 f383 	clz	r3, r3
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a30:	431a      	orrs	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	609a      	str	r2, [r3, #8]
}
 8002a36:	bf00      	nop
 8002a38:	372c      	adds	r7, #44	; 0x2c
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr

08002a42 <LL_GPIO_SetPinPull>:
{
 8002a42:	b480      	push	{r7}
 8002a44:	b08b      	sub	sp, #44	; 0x2c
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	60f8      	str	r0, [r7, #12]
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	68da      	ldr	r2, [r3, #12]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	fa93 f3a3 	rbit	r3, r3
 8002a5c:	613b      	str	r3, [r7, #16]
  return result;
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002a68:	2320      	movs	r3, #32
 8002a6a:	e003      	b.n	8002a74 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	fab3 f383 	clz	r3, r3
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	2103      	movs	r1, #3
 8002a78:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	401a      	ands	r2, r3
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a84:	6a3b      	ldr	r3, [r7, #32]
 8002a86:	fa93 f3a3 	rbit	r3, r3
 8002a8a:	61fb      	str	r3, [r7, #28]
  return result;
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002a96:	2320      	movs	r3, #32
 8002a98:	e003      	b.n	8002aa2 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9c:	fab3 f383 	clz	r3, r3
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	6879      	ldr	r1, [r7, #4]
 8002aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	60da      	str	r2, [r3, #12]
}
 8002ab0:	bf00      	nop
 8002ab2:	372c      	adds	r7, #44	; 0x2c
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <LL_GPIO_SetAFPin_0_7>:
{
 8002abc:	b480      	push	{r7}
 8002abe:	b08b      	sub	sp, #44	; 0x2c
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6a1a      	ldr	r2, [r3, #32]
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	fa93 f3a3 	rbit	r3, r3
 8002ad6:	613b      	str	r3, [r7, #16]
  return result;
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8002ae2:	2320      	movs	r3, #32
 8002ae4:	e003      	b.n	8002aee <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	fab3 f383 	clz	r3, r3
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	210f      	movs	r1, #15
 8002af2:	fa01 f303 	lsl.w	r3, r1, r3
 8002af6:	43db      	mvns	r3, r3
 8002af8:	401a      	ands	r2, r3
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	fa93 f3a3 	rbit	r3, r3
 8002b04:	61fb      	str	r3, [r7, #28]
  return result;
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002b10:	2320      	movs	r3, #32
 8002b12:	e003      	b.n	8002b1c <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b16:	fab3 f383 	clz	r3, r3
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	6879      	ldr	r1, [r7, #4]
 8002b20:	fa01 f303 	lsl.w	r3, r1, r3
 8002b24:	431a      	orrs	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	621a      	str	r2, [r3, #32]
}
 8002b2a:	bf00      	nop
 8002b2c:	372c      	adds	r7, #44	; 0x2c
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <LL_GPIO_SetAFPin_8_15>:
{
 8002b36:	b480      	push	{r7}
 8002b38:	b08b      	sub	sp, #44	; 0x2c
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	60f8      	str	r0, [r7, #12]
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	0a1b      	lsrs	r3, r3, #8
 8002b4a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	fa93 f3a3 	rbit	r3, r3
 8002b52:	613b      	str	r3, [r7, #16]
  return result;
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d101      	bne.n	8002b62 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002b5e:	2320      	movs	r3, #32
 8002b60:	e003      	b.n	8002b6a <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	fab3 f383 	clz	r3, r3
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	210f      	movs	r1, #15
 8002b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b72:	43db      	mvns	r3, r3
 8002b74:	401a      	ands	r2, r3
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	0a1b      	lsrs	r3, r3, #8
 8002b7a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7c:	6a3b      	ldr	r3, [r7, #32]
 8002b7e:	fa93 f3a3 	rbit	r3, r3
 8002b82:	61fb      	str	r3, [r7, #28]
  return result;
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002b8e:	2320      	movs	r3, #32
 8002b90:	e003      	b.n	8002b9a <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	fab3 f383 	clz	r3, r3
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002ba8:	bf00      	nop
 8002baa:	372c      	adds	r7, #44	; 0x2c
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b08a      	sub	sp, #40	; 0x28
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t currentpin = 0x00000000U;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	fa93 f3a3 	rbit	r3, r3
 8002bd2:	617b      	str	r3, [r7, #20]
  return result;
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <LL_GPIO_Init+0x2e>
    return 32U;
 8002bde:	2320      	movs	r3, #32
 8002be0:	e003      	b.n	8002bea <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	fab3 f383 	clz	r3, r3
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002bec:	e057      	b.n	8002c9e <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8002bfe:	6a3b      	ldr	r3, [r7, #32]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d049      	beq.n	8002c98 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d003      	beq.n	8002c14 <LL_GPIO_Init+0x60>
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d10d      	bne.n	8002c30 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	461a      	mov	r2, r3
 8002c1a:	6a39      	ldr	r1, [r7, #32]
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff fed3 	bl	80029c8 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	461a      	mov	r2, r3
 8002c28:	6a39      	ldr	r1, [r7, #32]
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f7ff feb4 	bl	8002998 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	461a      	mov	r2, r3
 8002c36:	6a39      	ldr	r1, [r7, #32]
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f7ff ff02 	bl	8002a42 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d121      	bne.n	8002c8a <LL_GPIO_Init+0xd6>
 8002c46:	6a3b      	ldr	r3, [r7, #32]
 8002c48:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	fa93 f3a3 	rbit	r3, r3
 8002c50:	60bb      	str	r3, [r7, #8]
  return result;
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <LL_GPIO_Init+0xac>
    return 32U;
 8002c5c:	2320      	movs	r3, #32
 8002c5e:	e003      	b.n	8002c68 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002c68:	2b07      	cmp	r3, #7
 8002c6a:	d807      	bhi.n	8002c7c <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	695b      	ldr	r3, [r3, #20]
 8002c70:	461a      	mov	r2, r3
 8002c72:	6a39      	ldr	r1, [r7, #32]
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f7ff ff21 	bl	8002abc <LL_GPIO_SetAFPin_0_7>
 8002c7a:	e006      	b.n	8002c8a <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	695b      	ldr	r3, [r3, #20]
 8002c80:	461a      	mov	r2, r3
 8002c82:	6a39      	ldr	r1, [r7, #32]
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f7ff ff56 	bl	8002b36 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	6a39      	ldr	r1, [r7, #32]
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff fe43 	bl	800291e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1a0      	bne.n	8002bee <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3728      	adds	r7, #40	; 0x28
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <LL_RCC_GetSysClkSource>:
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002cbc:	4b04      	ldr	r3, [pc, #16]	; (8002cd0 <LL_RCC_GetSysClkSource+0x18>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 030c 	and.w	r3, r3, #12
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40023800 	.word	0x40023800

08002cd4 <LL_RCC_GetAHBPrescaler>:
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002cd8:	4b04      	ldr	r3, [pc, #16]	; (8002cec <LL_RCC_GetAHBPrescaler+0x18>)
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	40023800 	.word	0x40023800

08002cf0 <LL_RCC_GetAPB1Prescaler>:
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002cf4:	4b04      	ldr	r3, [pc, #16]	; (8002d08 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	40023800 	.word	0x40023800

08002d0c <LL_RCC_GetAPB2Prescaler>:
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002d10:	4b04      	ldr	r3, [pc, #16]	; (8002d24 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	40023800 	.word	0x40023800

08002d28 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002d2c:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <LL_RCC_PLL_GetMainSource+0x18>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	40023800 	.word	0x40023800

08002d44 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002d48:	4b04      	ldr	r3, [pc, #16]	; (8002d5c <LL_RCC_PLL_GetN+0x18>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	099b      	lsrs	r3, r3, #6
 8002d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	40023800 	.word	0x40023800

08002d60 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002d64:	4b04      	ldr	r3, [pc, #16]	; (8002d78 <LL_RCC_PLL_GetP+0x18>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40023800 	.word	0x40023800

08002d7c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002d80:	4b04      	ldr	r3, [pc, #16]	; (8002d94 <LL_RCC_PLL_GetR+0x18>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40023800 	.word	0x40023800

08002d98 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002d9c:	4b04      	ldr	r3, [pc, #16]	; (8002db0 <LL_RCC_PLL_GetDivider+0x18>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	40023800 	.word	0x40023800

08002db4 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002dbc:	f000 f820 	bl	8002e00 <RCC_GetSystemClockFreq>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 f85c 	bl	8002e88 <RCC_GetHCLKClockFreq>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f000 f86a 	bl	8002eb4 <RCC_GetPCLK1ClockFreq>
 8002de0:	4602      	mov	r2, r0
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 f876 	bl	8002edc <RCC_GetPCLK2ClockFreq>
 8002df0:	4602      	mov	r2, r0
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	60da      	str	r2, [r3, #12]
}
 8002df6:	bf00      	nop
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
	...

08002e00 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002e06:	2300      	movs	r3, #0
 8002e08:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002e0a:	f7ff ff55 	bl	8002cb8 <LL_RCC_GetSysClkSource>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b0c      	cmp	r3, #12
 8002e12:	d82d      	bhi.n	8002e70 <RCC_GetSystemClockFreq+0x70>
 8002e14:	a201      	add	r2, pc, #4	; (adr r2, 8002e1c <RCC_GetSystemClockFreq+0x1c>)
 8002e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e1a:	bf00      	nop
 8002e1c:	08002e51 	.word	0x08002e51
 8002e20:	08002e71 	.word	0x08002e71
 8002e24:	08002e71 	.word	0x08002e71
 8002e28:	08002e71 	.word	0x08002e71
 8002e2c:	08002e57 	.word	0x08002e57
 8002e30:	08002e71 	.word	0x08002e71
 8002e34:	08002e71 	.word	0x08002e71
 8002e38:	08002e71 	.word	0x08002e71
 8002e3c:	08002e5d 	.word	0x08002e5d
 8002e40:	08002e71 	.word	0x08002e71
 8002e44:	08002e71 	.word	0x08002e71
 8002e48:	08002e71 	.word	0x08002e71
 8002e4c:	08002e67 	.word	0x08002e67
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002e50:	4b0b      	ldr	r3, [pc, #44]	; (8002e80 <RCC_GetSystemClockFreq+0x80>)
 8002e52:	607b      	str	r3, [r7, #4]
      break;
 8002e54:	e00f      	b.n	8002e76 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002e56:	4b0b      	ldr	r3, [pc, #44]	; (8002e84 <RCC_GetSystemClockFreq+0x84>)
 8002e58:	607b      	str	r3, [r7, #4]
      break;
 8002e5a:	e00c      	b.n	8002e76 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002e5c:	2008      	movs	r0, #8
 8002e5e:	f000 f851 	bl	8002f04 <RCC_PLL_GetFreqDomain_SYS>
 8002e62:	6078      	str	r0, [r7, #4]
      break;
 8002e64:	e007      	b.n	8002e76 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8002e66:	200c      	movs	r0, #12
 8002e68:	f000 f84c 	bl	8002f04 <RCC_PLL_GetFreqDomain_SYS>
 8002e6c:	6078      	str	r0, [r7, #4]
      break;
 8002e6e:	e002      	b.n	8002e76 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002e70:	4b03      	ldr	r3, [pc, #12]	; (8002e80 <RCC_GetSystemClockFreq+0x80>)
 8002e72:	607b      	str	r3, [r7, #4]
      break;
 8002e74:	bf00      	nop
  }

  return frequency;
 8002e76:	687b      	ldr	r3, [r7, #4]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3708      	adds	r7, #8
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	00f42400 	.word	0x00f42400
 8002e84:	007a1200 	.word	0x007a1200

08002e88 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002e90:	f7ff ff20 	bl	8002cd4 <LL_RCC_GetAHBPrescaler>
 8002e94:	4603      	mov	r3, r0
 8002e96:	091b      	lsrs	r3, r3, #4
 8002e98:	f003 030f 	and.w	r3, r3, #15
 8002e9c:	4a04      	ldr	r2, [pc, #16]	; (8002eb0 <RCC_GetHCLKClockFreq+0x28>)
 8002e9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	40d3      	lsrs	r3, r2
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	08003c24 	.word	0x08003c24

08002eb4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002ebc:	f7ff ff18 	bl	8002cf0 <LL_RCC_GetAPB1Prescaler>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	0a9b      	lsrs	r3, r3, #10
 8002ec4:	4a04      	ldr	r2, [pc, #16]	; (8002ed8 <RCC_GetPCLK1ClockFreq+0x24>)
 8002ec6:	5cd3      	ldrb	r3, [r2, r3]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	40d3      	lsrs	r3, r2
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	08003c34 	.word	0x08003c34

08002edc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002ee4:	f7ff ff12 	bl	8002d0c <LL_RCC_GetAPB2Prescaler>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	0b5b      	lsrs	r3, r3, #13
 8002eec:	4a04      	ldr	r2, [pc, #16]	; (8002f00 <RCC_GetPCLK2ClockFreq+0x24>)
 8002eee:	5cd3      	ldrb	r3, [r2, r3]
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	40d3      	lsrs	r3, r2
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	08003c34 	.word	0x08003c34

08002f04 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002f04:	b590      	push	{r4, r7, lr}
 8002f06:	b087      	sub	sp, #28
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	617b      	str	r3, [r7, #20]
 8002f10:	2300      	movs	r3, #0
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	2300      	movs	r3, #0
 8002f16:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002f18:	f7ff ff06 	bl	8002d28 <LL_RCC_PLL_GetMainSource>
 8002f1c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d004      	beq.n	8002f2e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f2a:	d003      	beq.n	8002f34 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002f2c:	e005      	b.n	8002f3a <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002f2e:	4b1c      	ldr	r3, [pc, #112]	; (8002fa0 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8002f30:	617b      	str	r3, [r7, #20]
      break;
 8002f32:	e005      	b.n	8002f40 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002f34:	4b1b      	ldr	r3, [pc, #108]	; (8002fa4 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8002f36:	617b      	str	r3, [r7, #20]
      break;
 8002f38:	e002      	b.n	8002f40 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002f3a:	4b19      	ldr	r3, [pc, #100]	; (8002fa0 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8002f3c:	617b      	str	r3, [r7, #20]
      break;
 8002f3e:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b08      	cmp	r3, #8
 8002f44:	d114      	bne.n	8002f70 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002f46:	f7ff ff27 	bl	8002d98 <LL_RCC_PLL_GetDivider>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	fbb3 f4f2 	udiv	r4, r3, r2
 8002f52:	f7ff fef7 	bl	8002d44 <LL_RCC_PLL_GetN>
 8002f56:	4603      	mov	r3, r0
 8002f58:	fb03 f404 	mul.w	r4, r3, r4
 8002f5c:	f7ff ff00 	bl	8002d60 <LL_RCC_PLL_GetP>
 8002f60:	4603      	mov	r3, r0
 8002f62:	0c1b      	lsrs	r3, r3, #16
 8002f64:	3301      	adds	r3, #1
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	fbb4 f3f3 	udiv	r3, r4, r3
 8002f6c:	613b      	str	r3, [r7, #16]
 8002f6e:	e011      	b.n	8002f94 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002f70:	f7ff ff12 	bl	8002d98 <LL_RCC_PLL_GetDivider>
 8002f74:	4602      	mov	r2, r0
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	fbb3 f4f2 	udiv	r4, r3, r2
 8002f7c:	f7ff fee2 	bl	8002d44 <LL_RCC_PLL_GetN>
 8002f80:	4603      	mov	r3, r0
 8002f82:	fb03 f404 	mul.w	r4, r3, r4
 8002f86:	f7ff fef9 	bl	8002d7c <LL_RCC_PLL_GetR>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	0f1b      	lsrs	r3, r3, #28
 8002f8e:	fbb4 f3f3 	udiv	r3, r4, r3
 8002f92:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002f94:	693b      	ldr	r3, [r7, #16]
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	371c      	adds	r7, #28
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd90      	pop	{r4, r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	00f42400 	.word	0x00f42400
 8002fa4:	007a1200 	.word	0x007a1200

08002fa8 <LL_USART_IsEnabled>:
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fbc:	bf0c      	ite	eq
 8002fbe:	2301      	moveq	r3, #1
 8002fc0:	2300      	movne	r3, #0
 8002fc2:	b2db      	uxtb	r3, r3
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <LL_USART_SetStopBitsLength>:
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	611a      	str	r2, [r3, #16]
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <LL_USART_SetHWFlowCtrl>:
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
 8002ffe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	431a      	orrs	r2, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	615a      	str	r2, [r3, #20]
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <LL_USART_SetBaudRate>:
{
 800301c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003020:	b0c0      	sub	sp, #256	; 0x100
 8003022:	af00      	add	r7, sp, #0
 8003024:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003028:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800302c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8003030:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003038:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800303c:	f040 810c 	bne.w	8003258 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003040:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003044:	2200      	movs	r2, #0
 8003046:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800304a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800304e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003052:	4622      	mov	r2, r4
 8003054:	462b      	mov	r3, r5
 8003056:	1891      	adds	r1, r2, r2
 8003058:	6639      	str	r1, [r7, #96]	; 0x60
 800305a:	415b      	adcs	r3, r3
 800305c:	667b      	str	r3, [r7, #100]	; 0x64
 800305e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003062:	4621      	mov	r1, r4
 8003064:	eb12 0801 	adds.w	r8, r2, r1
 8003068:	4629      	mov	r1, r5
 800306a:	eb43 0901 	adc.w	r9, r3, r1
 800306e:	f04f 0200 	mov.w	r2, #0
 8003072:	f04f 0300 	mov.w	r3, #0
 8003076:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800307a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800307e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003082:	4690      	mov	r8, r2
 8003084:	4699      	mov	r9, r3
 8003086:	4623      	mov	r3, r4
 8003088:	eb18 0303 	adds.w	r3, r8, r3
 800308c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003090:	462b      	mov	r3, r5
 8003092:	eb49 0303 	adc.w	r3, r9, r3
 8003096:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800309a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800309e:	2200      	movs	r2, #0
 80030a0:	469a      	mov	sl, r3
 80030a2:	4693      	mov	fp, r2
 80030a4:	eb1a 030a 	adds.w	r3, sl, sl
 80030a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80030aa:	eb4b 030b 	adc.w	r3, fp, fp
 80030ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80030b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80030b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80030b8:	f7fd f8a4 	bl	8000204 <__aeabi_uldivmod>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4b64      	ldr	r3, [pc, #400]	; (8003254 <LL_USART_SetBaudRate+0x238>)
 80030c2:	fba3 2302 	umull	r2, r3, r3, r2
 80030c6:	095b      	lsrs	r3, r3, #5
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	b29c      	uxth	r4, r3
 80030ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80030d2:	2200      	movs	r2, #0
 80030d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80030d8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80030dc:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80030e0:	4642      	mov	r2, r8
 80030e2:	464b      	mov	r3, r9
 80030e4:	1891      	adds	r1, r2, r2
 80030e6:	6539      	str	r1, [r7, #80]	; 0x50
 80030e8:	415b      	adcs	r3, r3
 80030ea:	657b      	str	r3, [r7, #84]	; 0x54
 80030ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80030f0:	4641      	mov	r1, r8
 80030f2:	1851      	adds	r1, r2, r1
 80030f4:	64b9      	str	r1, [r7, #72]	; 0x48
 80030f6:	4649      	mov	r1, r9
 80030f8:	414b      	adcs	r3, r1
 80030fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030fc:	f04f 0200 	mov.w	r2, #0
 8003100:	f04f 0300 	mov.w	r3, #0
 8003104:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8003108:	4659      	mov	r1, fp
 800310a:	00cb      	lsls	r3, r1, #3
 800310c:	4651      	mov	r1, sl
 800310e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003112:	4651      	mov	r1, sl
 8003114:	00ca      	lsls	r2, r1, #3
 8003116:	4610      	mov	r0, r2
 8003118:	4619      	mov	r1, r3
 800311a:	4603      	mov	r3, r0
 800311c:	4642      	mov	r2, r8
 800311e:	189b      	adds	r3, r3, r2
 8003120:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003124:	464b      	mov	r3, r9
 8003126:	460a      	mov	r2, r1
 8003128:	eb42 0303 	adc.w	r3, r2, r3
 800312c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003130:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003134:	2200      	movs	r2, #0
 8003136:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800313a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800313e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8003142:	460b      	mov	r3, r1
 8003144:	18db      	adds	r3, r3, r3
 8003146:	643b      	str	r3, [r7, #64]	; 0x40
 8003148:	4613      	mov	r3, r2
 800314a:	eb42 0303 	adc.w	r3, r2, r3
 800314e:	647b      	str	r3, [r7, #68]	; 0x44
 8003150:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003154:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8003158:	f7fd f854 	bl	8000204 <__aeabi_uldivmod>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	4611      	mov	r1, r2
 8003162:	4b3c      	ldr	r3, [pc, #240]	; (8003254 <LL_USART_SetBaudRate+0x238>)
 8003164:	fba3 2301 	umull	r2, r3, r3, r1
 8003168:	095b      	lsrs	r3, r3, #5
 800316a:	2264      	movs	r2, #100	; 0x64
 800316c:	fb02 f303 	mul.w	r3, r2, r3
 8003170:	1acb      	subs	r3, r1, r3
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003178:	4b36      	ldr	r3, [pc, #216]	; (8003254 <LL_USART_SetBaudRate+0x238>)
 800317a:	fba3 2302 	umull	r2, r3, r3, r2
 800317e:	095b      	lsrs	r3, r3, #5
 8003180:	b29b      	uxth	r3, r3
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	b29b      	uxth	r3, r3
 8003186:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800318a:	b29b      	uxth	r3, r3
 800318c:	4423      	add	r3, r4
 800318e:	b29c      	uxth	r4, r3
 8003190:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003194:	2200      	movs	r2, #0
 8003196:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800319a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800319e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 80031a2:	4642      	mov	r2, r8
 80031a4:	464b      	mov	r3, r9
 80031a6:	1891      	adds	r1, r2, r2
 80031a8:	63b9      	str	r1, [r7, #56]	; 0x38
 80031aa:	415b      	adcs	r3, r3
 80031ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031ae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80031b2:	4641      	mov	r1, r8
 80031b4:	1851      	adds	r1, r2, r1
 80031b6:	6339      	str	r1, [r7, #48]	; 0x30
 80031b8:	4649      	mov	r1, r9
 80031ba:	414b      	adcs	r3, r1
 80031bc:	637b      	str	r3, [r7, #52]	; 0x34
 80031be:	f04f 0200 	mov.w	r2, #0
 80031c2:	f04f 0300 	mov.w	r3, #0
 80031c6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80031ca:	4659      	mov	r1, fp
 80031cc:	00cb      	lsls	r3, r1, #3
 80031ce:	4651      	mov	r1, sl
 80031d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031d4:	4651      	mov	r1, sl
 80031d6:	00ca      	lsls	r2, r1, #3
 80031d8:	4610      	mov	r0, r2
 80031da:	4619      	mov	r1, r3
 80031dc:	4603      	mov	r3, r0
 80031de:	4642      	mov	r2, r8
 80031e0:	189b      	adds	r3, r3, r2
 80031e2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80031e6:	464b      	mov	r3, r9
 80031e8:	460a      	mov	r2, r1
 80031ea:	eb42 0303 	adc.w	r3, r2, r3
 80031ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80031f2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80031f6:	2200      	movs	r2, #0
 80031f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80031fc:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8003200:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003204:	460b      	mov	r3, r1
 8003206:	18db      	adds	r3, r3, r3
 8003208:	62bb      	str	r3, [r7, #40]	; 0x28
 800320a:	4613      	mov	r3, r2
 800320c:	eb42 0303 	adc.w	r3, r2, r3
 8003210:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003212:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003216:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800321a:	f7fc fff3 	bl	8000204 <__aeabi_uldivmod>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <LL_USART_SetBaudRate+0x238>)
 8003224:	fba3 1302 	umull	r1, r3, r3, r2
 8003228:	095b      	lsrs	r3, r3, #5
 800322a:	2164      	movs	r1, #100	; 0x64
 800322c:	fb01 f303 	mul.w	r3, r1, r3
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	3332      	adds	r3, #50	; 0x32
 8003236:	4a07      	ldr	r2, [pc, #28]	; (8003254 <LL_USART_SetBaudRate+0x238>)
 8003238:	fba2 2303 	umull	r2, r3, r2, r3
 800323c:	095b      	lsrs	r3, r3, #5
 800323e:	b29b      	uxth	r3, r3
 8003240:	f003 0307 	and.w	r3, r3, #7
 8003244:	b29b      	uxth	r3, r3
 8003246:	4423      	add	r3, r4
 8003248:	b29b      	uxth	r3, r3
 800324a:	461a      	mov	r2, r3
 800324c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003250:	609a      	str	r2, [r3, #8]
}
 8003252:	e108      	b.n	8003466 <LL_USART_SetBaudRate+0x44a>
 8003254:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003258:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800325c:	2200      	movs	r2, #0
 800325e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003262:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003266:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 800326a:	4642      	mov	r2, r8
 800326c:	464b      	mov	r3, r9
 800326e:	1891      	adds	r1, r2, r2
 8003270:	6239      	str	r1, [r7, #32]
 8003272:	415b      	adcs	r3, r3
 8003274:	627b      	str	r3, [r7, #36]	; 0x24
 8003276:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800327a:	4641      	mov	r1, r8
 800327c:	1854      	adds	r4, r2, r1
 800327e:	4649      	mov	r1, r9
 8003280:	eb43 0501 	adc.w	r5, r3, r1
 8003284:	f04f 0200 	mov.w	r2, #0
 8003288:	f04f 0300 	mov.w	r3, #0
 800328c:	00eb      	lsls	r3, r5, #3
 800328e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003292:	00e2      	lsls	r2, r4, #3
 8003294:	4614      	mov	r4, r2
 8003296:	461d      	mov	r5, r3
 8003298:	4643      	mov	r3, r8
 800329a:	18e3      	adds	r3, r4, r3
 800329c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80032a0:	464b      	mov	r3, r9
 80032a2:	eb45 0303 	adc.w	r3, r5, r3
 80032a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80032aa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80032ae:	2200      	movs	r2, #0
 80032b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80032b4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 80032c4:	4629      	mov	r1, r5
 80032c6:	008b      	lsls	r3, r1, #2
 80032c8:	4621      	mov	r1, r4
 80032ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032ce:	4621      	mov	r1, r4
 80032d0:	008a      	lsls	r2, r1, #2
 80032d2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80032d6:	f7fc ff95 	bl	8000204 <__aeabi_uldivmod>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	4b65      	ldr	r3, [pc, #404]	; (8003474 <LL_USART_SetBaudRate+0x458>)
 80032e0:	fba3 2302 	umull	r2, r3, r3, r2
 80032e4:	095b      	lsrs	r3, r3, #5
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	011b      	lsls	r3, r3, #4
 80032ea:	b29c      	uxth	r4, r3
 80032ec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80032f0:	2200      	movs	r2, #0
 80032f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80032f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80032fa:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 80032fe:	4642      	mov	r2, r8
 8003300:	464b      	mov	r3, r9
 8003302:	1891      	adds	r1, r2, r2
 8003304:	61b9      	str	r1, [r7, #24]
 8003306:	415b      	adcs	r3, r3
 8003308:	61fb      	str	r3, [r7, #28]
 800330a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800330e:	4641      	mov	r1, r8
 8003310:	1851      	adds	r1, r2, r1
 8003312:	6139      	str	r1, [r7, #16]
 8003314:	4649      	mov	r1, r9
 8003316:	414b      	adcs	r3, r1
 8003318:	617b      	str	r3, [r7, #20]
 800331a:	f04f 0200 	mov.w	r2, #0
 800331e:	f04f 0300 	mov.w	r3, #0
 8003322:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003326:	4659      	mov	r1, fp
 8003328:	00cb      	lsls	r3, r1, #3
 800332a:	4651      	mov	r1, sl
 800332c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003330:	4651      	mov	r1, sl
 8003332:	00ca      	lsls	r2, r1, #3
 8003334:	4610      	mov	r0, r2
 8003336:	4619      	mov	r1, r3
 8003338:	4603      	mov	r3, r0
 800333a:	4642      	mov	r2, r8
 800333c:	189b      	adds	r3, r3, r2
 800333e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003342:	464b      	mov	r3, r9
 8003344:	460a      	mov	r2, r1
 8003346:	eb42 0303 	adc.w	r3, r2, r3
 800334a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800334e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003352:	2200      	movs	r2, #0
 8003354:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003358:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800335c:	f04f 0200 	mov.w	r2, #0
 8003360:	f04f 0300 	mov.w	r3, #0
 8003364:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8003368:	4649      	mov	r1, r9
 800336a:	008b      	lsls	r3, r1, #2
 800336c:	4641      	mov	r1, r8
 800336e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003372:	4641      	mov	r1, r8
 8003374:	008a      	lsls	r2, r1, #2
 8003376:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800337a:	f7fc ff43 	bl	8000204 <__aeabi_uldivmod>
 800337e:	4602      	mov	r2, r0
 8003380:	460b      	mov	r3, r1
 8003382:	4611      	mov	r1, r2
 8003384:	4b3b      	ldr	r3, [pc, #236]	; (8003474 <LL_USART_SetBaudRate+0x458>)
 8003386:	fba3 2301 	umull	r2, r3, r3, r1
 800338a:	095b      	lsrs	r3, r3, #5
 800338c:	2264      	movs	r2, #100	; 0x64
 800338e:	fb02 f303 	mul.w	r3, r2, r3
 8003392:	1acb      	subs	r3, r1, r3
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	3332      	adds	r3, #50	; 0x32
 8003398:	4a36      	ldr	r2, [pc, #216]	; (8003474 <LL_USART_SetBaudRate+0x458>)
 800339a:	fba2 2303 	umull	r2, r3, r2, r3
 800339e:	095b      	lsrs	r3, r3, #5
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	4423      	add	r3, r4
 80033aa:	b29c      	uxth	r4, r3
 80033ac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80033b0:	2200      	movs	r2, #0
 80033b2:	67bb      	str	r3, [r7, #120]	; 0x78
 80033b4:	67fa      	str	r2, [r7, #124]	; 0x7c
 80033b6:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80033ba:	4642      	mov	r2, r8
 80033bc:	464b      	mov	r3, r9
 80033be:	1891      	adds	r1, r2, r2
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	415b      	adcs	r3, r3
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033ca:	4641      	mov	r1, r8
 80033cc:	1851      	adds	r1, r2, r1
 80033ce:	6039      	str	r1, [r7, #0]
 80033d0:	4649      	mov	r1, r9
 80033d2:	414b      	adcs	r3, r1
 80033d4:	607b      	str	r3, [r7, #4]
 80033d6:	f04f 0200 	mov.w	r2, #0
 80033da:	f04f 0300 	mov.w	r3, #0
 80033de:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80033e2:	4659      	mov	r1, fp
 80033e4:	00cb      	lsls	r3, r1, #3
 80033e6:	4651      	mov	r1, sl
 80033e8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ec:	4651      	mov	r1, sl
 80033ee:	00ca      	lsls	r2, r1, #3
 80033f0:	4610      	mov	r0, r2
 80033f2:	4619      	mov	r1, r3
 80033f4:	4603      	mov	r3, r0
 80033f6:	4642      	mov	r2, r8
 80033f8:	189b      	adds	r3, r3, r2
 80033fa:	673b      	str	r3, [r7, #112]	; 0x70
 80033fc:	464b      	mov	r3, r9
 80033fe:	460a      	mov	r2, r1
 8003400:	eb42 0303 	adc.w	r3, r2, r3
 8003404:	677b      	str	r3, [r7, #116]	; 0x74
 8003406:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800340a:	2200      	movs	r2, #0
 800340c:	66bb      	str	r3, [r7, #104]	; 0x68
 800340e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003410:	f04f 0200 	mov.w	r2, #0
 8003414:	f04f 0300 	mov.w	r3, #0
 8003418:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 800341c:	4649      	mov	r1, r9
 800341e:	008b      	lsls	r3, r1, #2
 8003420:	4641      	mov	r1, r8
 8003422:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003426:	4641      	mov	r1, r8
 8003428:	008a      	lsls	r2, r1, #2
 800342a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800342e:	f7fc fee9 	bl	8000204 <__aeabi_uldivmod>
 8003432:	4602      	mov	r2, r0
 8003434:	460b      	mov	r3, r1
 8003436:	4b0f      	ldr	r3, [pc, #60]	; (8003474 <LL_USART_SetBaudRate+0x458>)
 8003438:	fba3 1302 	umull	r1, r3, r3, r2
 800343c:	095b      	lsrs	r3, r3, #5
 800343e:	2164      	movs	r1, #100	; 0x64
 8003440:	fb01 f303 	mul.w	r3, r1, r3
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	011b      	lsls	r3, r3, #4
 8003448:	3332      	adds	r3, #50	; 0x32
 800344a:	4a0a      	ldr	r2, [pc, #40]	; (8003474 <LL_USART_SetBaudRate+0x458>)
 800344c:	fba2 2303 	umull	r2, r3, r2, r3
 8003450:	095b      	lsrs	r3, r3, #5
 8003452:	b29b      	uxth	r3, r3
 8003454:	f003 030f 	and.w	r3, r3, #15
 8003458:	b29b      	uxth	r3, r3
 800345a:	4423      	add	r3, r4
 800345c:	b29b      	uxth	r3, r3
 800345e:	461a      	mov	r2, r3
 8003460:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003464:	609a      	str	r2, [r3, #8]
}
 8003466:	bf00      	nop
 8003468:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800346c:	46bd      	mov	sp, r7
 800346e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003472:	bf00      	nop
 8003474:	51eb851f 	.word	0x51eb851f

08003478 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b088      	sub	sp, #32
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003486:	2300      	movs	r3, #0
 8003488:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7ff fd8c 	bl	8002fa8 <LL_USART_IsEnabled>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d15e      	bne.n	8003554 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800349e:	f023 030c 	bic.w	r3, r3, #12
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	6851      	ldr	r1, [r2, #4]
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	68d2      	ldr	r2, [r2, #12]
 80034aa:	4311      	orrs	r1, r2
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	6912      	ldr	r2, [r2, #16]
 80034b0:	4311      	orrs	r1, r2
 80034b2:	683a      	ldr	r2, [r7, #0]
 80034b4:	6992      	ldr	r2, [r2, #24]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	431a      	orrs	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	4619      	mov	r1, r3
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f7ff fd83 	bl	8002fd0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	4619      	mov	r1, r3
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f7ff fd90 	bl	8002ff6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80034d6:	f107 0308 	add.w	r3, r7, #8
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff fc6a 	bl	8002db4 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a1f      	ldr	r2, [pc, #124]	; (8003560 <LL_USART_Init+0xe8>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d102      	bne.n	80034ee <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	61bb      	str	r3, [r7, #24]
 80034ec:	e021      	b.n	8003532 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a1c      	ldr	r2, [pc, #112]	; (8003564 <LL_USART_Init+0xec>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d102      	bne.n	80034fc <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	61bb      	str	r3, [r7, #24]
 80034fa:	e01a      	b.n	8003532 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a1a      	ldr	r2, [pc, #104]	; (8003568 <LL_USART_Init+0xf0>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d102      	bne.n	800350a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	61bb      	str	r3, [r7, #24]
 8003508:	e013      	b.n	8003532 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a17      	ldr	r2, [pc, #92]	; (800356c <LL_USART_Init+0xf4>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d102      	bne.n	8003518 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	61bb      	str	r3, [r7, #24]
 8003516:	e00c      	b.n	8003532 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a15      	ldr	r2, [pc, #84]	; (8003570 <LL_USART_Init+0xf8>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d102      	bne.n	8003526 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	61bb      	str	r3, [r7, #24]
 8003524:	e005      	b.n	8003532 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a12      	ldr	r2, [pc, #72]	; (8003574 <LL_USART_Init+0xfc>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d101      	bne.n	8003532 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00d      	beq.n	8003554 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d009      	beq.n	8003554 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8003540:	2300      	movs	r3, #0
 8003542:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800354c:	69b9      	ldr	r1, [r7, #24]
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f7ff fd64 	bl	800301c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003554:	7ffb      	ldrb	r3, [r7, #31]
}
 8003556:	4618      	mov	r0, r3
 8003558:	3720      	adds	r7, #32
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	40011000 	.word	0x40011000
 8003564:	40004400 	.word	0x40004400
 8003568:	40004800 	.word	0x40004800
 800356c:	40011400 	.word	0x40011400
 8003570:	40004c00 	.word	0x40004c00
 8003574:	40005000 	.word	0x40005000

08003578 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003578:	b084      	sub	sp, #16
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
 8003582:	f107 001c 	add.w	r0, r7, #28
 8003586:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800358a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800358e:	2b01      	cmp	r3, #1
 8003590:	d123      	bne.n	80035da <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003596:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80035a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80035ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d105      	bne.n	80035ce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 fa9a 	bl	8003b08 <USB_CoreReset>
 80035d4:	4603      	mov	r3, r0
 80035d6:	73fb      	strb	r3, [r7, #15]
 80035d8:	e01b      	b.n	8003612 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 fa8e 	bl	8003b08 <USB_CoreReset>
 80035ec:	4603      	mov	r3, r0
 80035ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80035f0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d106      	bne.n	8003606 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	639a      	str	r2, [r3, #56]	; 0x38
 8003604:	e005      	b.n	8003612 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800360a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003612:	7fbb      	ldrb	r3, [r7, #30]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d10b      	bne.n	8003630 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f043 0206 	orr.w	r2, r3, #6
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f043 0220 	orr.w	r2, r3, #32
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003630:	7bfb      	ldrb	r3, [r7, #15]
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800363c:	b004      	add	sp, #16
 800363e:	4770      	bx	lr

08003640 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f023 0201 	bic.w	r2, r3, #1
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr

08003662 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b084      	sub	sp, #16
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	460b      	mov	r3, r1
 800366c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800367e:	78fb      	ldrb	r3, [r7, #3]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d115      	bne.n	80036b0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003690:	200a      	movs	r0, #10
 8003692:	f7fe fc55 	bl	8001f40 <HAL_Delay>
      ms += 10U;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	330a      	adds	r3, #10
 800369a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 fa25 	bl	8003aec <USB_GetMode>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d01e      	beq.n	80036e6 <USB_SetCurrentMode+0x84>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2bc7      	cmp	r3, #199	; 0xc7
 80036ac:	d9f0      	bls.n	8003690 <USB_SetCurrentMode+0x2e>
 80036ae:	e01a      	b.n	80036e6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80036b0:	78fb      	ldrb	r3, [r7, #3]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d115      	bne.n	80036e2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80036c2:	200a      	movs	r0, #10
 80036c4:	f7fe fc3c 	bl	8001f40 <HAL_Delay>
      ms += 10U;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	330a      	adds	r3, #10
 80036cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 fa0c 	bl	8003aec <USB_GetMode>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d005      	beq.n	80036e6 <USB_SetCurrentMode+0x84>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2bc7      	cmp	r3, #199	; 0xc7
 80036de:	d9f0      	bls.n	80036c2 <USB_SetCurrentMode+0x60>
 80036e0:	e001      	b.n	80036e6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e005      	b.n	80036f2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2bc8      	cmp	r3, #200	; 0xc8
 80036ea:	d101      	bne.n	80036f0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e000      	b.n	80036f2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
	...

080036fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80036fc:	b084      	sub	sp, #16
 80036fe:	b580      	push	{r7, lr}
 8003700:	b086      	sub	sp, #24
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
 8003706:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800370a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800370e:	2300      	movs	r3, #0
 8003710:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003716:	2300      	movs	r3, #0
 8003718:	613b      	str	r3, [r7, #16]
 800371a:	e009      	b.n	8003730 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	3340      	adds	r3, #64	; 0x40
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4413      	add	r3, r2
 8003726:	2200      	movs	r2, #0
 8003728:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	3301      	adds	r3, #1
 800372e:	613b      	str	r3, [r7, #16]
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	2b0e      	cmp	r3, #14
 8003734:	d9f2      	bls.n	800371c <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003736:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800373a:	2b00      	cmp	r3, #0
 800373c:	d11c      	bne.n	8003778 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800374c:	f043 0302 	orr.w	r3, r3, #2
 8003750:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003756:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	e005      	b.n	8003784 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800377c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800378a:	461a      	mov	r2, r3
 800378c:	2300      	movs	r3, #0
 800378e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003790:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003794:	2b01      	cmp	r3, #1
 8003796:	d10d      	bne.n	80037b4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003798:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800379c:	2b00      	cmp	r3, #0
 800379e:	d104      	bne.n	80037aa <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80037a0:	2100      	movs	r1, #0
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f968 	bl	8003a78 <USB_SetDevSpeed>
 80037a8:	e008      	b.n	80037bc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80037aa:	2101      	movs	r1, #1
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f963 	bl	8003a78 <USB_SetDevSpeed>
 80037b2:	e003      	b.n	80037bc <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80037b4:	2103      	movs	r1, #3
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f95e 	bl	8003a78 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80037bc:	2110      	movs	r1, #16
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 f8fa 	bl	80039b8 <USB_FlushTxFifo>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 f924 	bl	8003a1c <USB_FlushRxFifo>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037e4:	461a      	mov	r2, r3
 80037e6:	2300      	movs	r3, #0
 80037e8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037f0:	461a      	mov	r2, r3
 80037f2:	2300      	movs	r3, #0
 80037f4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80037fc:	461a      	mov	r2, r3
 80037fe:	2300      	movs	r3, #0
 8003800:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	e043      	b.n	8003890 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	015a      	lsls	r2, r3, #5
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4413      	add	r3, r2
 8003810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800381a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800381e:	d118      	bne.n	8003852 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10a      	bne.n	800383c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	015a      	lsls	r2, r3, #5
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	4413      	add	r3, r2
 800382e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003832:	461a      	mov	r2, r3
 8003834:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003838:	6013      	str	r3, [r2, #0]
 800383a:	e013      	b.n	8003864 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	015a      	lsls	r2, r3, #5
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	4413      	add	r3, r2
 8003844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003848:	461a      	mov	r2, r3
 800384a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800384e:	6013      	str	r3, [r2, #0]
 8003850:	e008      	b.n	8003864 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	015a      	lsls	r2, r3, #5
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4413      	add	r3, r2
 800385a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800385e:	461a      	mov	r2, r3
 8003860:	2300      	movs	r3, #0
 8003862:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	015a      	lsls	r2, r3, #5
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4413      	add	r3, r2
 800386c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003870:	461a      	mov	r2, r3
 8003872:	2300      	movs	r3, #0
 8003874:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	015a      	lsls	r2, r3, #5
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4413      	add	r3, r2
 800387e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003882:	461a      	mov	r2, r3
 8003884:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003888:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	3301      	adds	r3, #1
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003894:	461a      	mov	r2, r3
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	4293      	cmp	r3, r2
 800389a:	d3b5      	bcc.n	8003808 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800389c:	2300      	movs	r3, #0
 800389e:	613b      	str	r3, [r7, #16]
 80038a0:	e043      	b.n	800392a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	015a      	lsls	r2, r3, #5
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	4413      	add	r3, r2
 80038aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80038b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80038b8:	d118      	bne.n	80038ec <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10a      	bne.n	80038d6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	015a      	lsls	r2, r3, #5
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4413      	add	r3, r2
 80038c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038cc:	461a      	mov	r2, r3
 80038ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80038d2:	6013      	str	r3, [r2, #0]
 80038d4:	e013      	b.n	80038fe <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	015a      	lsls	r2, r3, #5
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4413      	add	r3, r2
 80038de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038e2:	461a      	mov	r2, r3
 80038e4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80038e8:	6013      	str	r3, [r2, #0]
 80038ea:	e008      	b.n	80038fe <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	015a      	lsls	r2, r3, #5
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	4413      	add	r3, r2
 80038f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038f8:	461a      	mov	r2, r3
 80038fa:	2300      	movs	r3, #0
 80038fc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	015a      	lsls	r2, r3, #5
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	4413      	add	r3, r2
 8003906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800390a:	461a      	mov	r2, r3
 800390c:	2300      	movs	r3, #0
 800390e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	015a      	lsls	r2, r3, #5
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	4413      	add	r3, r2
 8003918:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800391c:	461a      	mov	r2, r3
 800391e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003922:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	3301      	adds	r3, #1
 8003928:	613b      	str	r3, [r7, #16]
 800392a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800392e:	461a      	mov	r2, r3
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	4293      	cmp	r3, r2
 8003934:	d3b5      	bcc.n	80038a2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003944:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003948:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003956:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003958:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800395c:	2b00      	cmp	r3, #0
 800395e:	d105      	bne.n	800396c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	f043 0210 	orr.w	r2, r3, #16
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	699a      	ldr	r2, [r3, #24]
 8003970:	4b10      	ldr	r3, [pc, #64]	; (80039b4 <USB_DevInit+0x2b8>)
 8003972:	4313      	orrs	r3, r2
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003978:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800397c:	2b00      	cmp	r3, #0
 800397e:	d005      	beq.n	800398c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	f043 0208 	orr.w	r2, r3, #8
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800398c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003990:	2b01      	cmp	r3, #1
 8003992:	d107      	bne.n	80039a4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800399c:	f043 0304 	orr.w	r3, r3, #4
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80039a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3718      	adds	r7, #24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80039b0:	b004      	add	sp, #16
 80039b2:	4770      	bx	lr
 80039b4:	803c3800 	.word	0x803c3800

080039b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	3301      	adds	r3, #1
 80039ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80039d2:	d901      	bls.n	80039d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e01b      	b.n	8003a10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	daf2      	bge.n	80039c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	019b      	lsls	r3, r3, #6
 80039e8:	f043 0220 	orr.w	r2, r3, #32
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	3301      	adds	r3, #1
 80039f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80039fc:	d901      	bls.n	8003a02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e006      	b.n	8003a10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	f003 0320 	and.w	r3, r3, #32
 8003a0a:	2b20      	cmp	r3, #32
 8003a0c:	d0f0      	beq.n	80039f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003a34:	d901      	bls.n	8003a3a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e018      	b.n	8003a6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	daf2      	bge.n	8003a28 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003a42:	2300      	movs	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2210      	movs	r2, #16
 8003a4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003a58:	d901      	bls.n	8003a5e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e006      	b.n	8003a6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	f003 0310 	and.w	r3, r3, #16
 8003a66:	2b10      	cmp	r3, #16
 8003a68:	d0f0      	beq.n	8003a4c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003a6a:	2300      	movs	r3, #0
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3714      	adds	r7, #20
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b085      	sub	sp, #20
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	460b      	mov	r3, r1
 8003a82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	78fb      	ldrb	r3, [r7, #3]
 8003a92:	68f9      	ldr	r1, [r7, #12]
 8003a94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b085      	sub	sp, #20
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003ac4:	f023 0303 	bic.w	r3, r3, #3
 8003ac8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ad8:	f043 0302 	orr.w	r3, r3, #2
 8003adc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3714      	adds	r7, #20
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	f003 0301 	and.w	r3, r3, #1
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	3301      	adds	r3, #1
 8003b18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003b20:	d901      	bls.n	8003b26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e01b      	b.n	8003b5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	daf2      	bge.n	8003b14 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	f043 0201 	orr.w	r2, r3, #1
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	3301      	adds	r3, #1
 8003b42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003b4a:	d901      	bls.n	8003b50 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e006      	b.n	8003b5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d0f0      	beq.n	8003b3e <USB_CoreReset+0x36>

  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3714      	adds	r7, #20
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
	...

08003b6c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003b74:	4a04      	ldr	r2, [pc, #16]	; (8003b88 <LL_SetSystemCoreClock+0x1c>)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6013      	str	r3, [r2, #0]
}
 8003b7a:	bf00      	nop
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	20000004 	.word	0x20000004

08003b8c <__libc_init_array>:
 8003b8c:	b570      	push	{r4, r5, r6, lr}
 8003b8e:	4d0d      	ldr	r5, [pc, #52]	; (8003bc4 <__libc_init_array+0x38>)
 8003b90:	4c0d      	ldr	r4, [pc, #52]	; (8003bc8 <__libc_init_array+0x3c>)
 8003b92:	1b64      	subs	r4, r4, r5
 8003b94:	10a4      	asrs	r4, r4, #2
 8003b96:	2600      	movs	r6, #0
 8003b98:	42a6      	cmp	r6, r4
 8003b9a:	d109      	bne.n	8003bb0 <__libc_init_array+0x24>
 8003b9c:	4d0b      	ldr	r5, [pc, #44]	; (8003bcc <__libc_init_array+0x40>)
 8003b9e:	4c0c      	ldr	r4, [pc, #48]	; (8003bd0 <__libc_init_array+0x44>)
 8003ba0:	f000 f818 	bl	8003bd4 <_init>
 8003ba4:	1b64      	subs	r4, r4, r5
 8003ba6:	10a4      	asrs	r4, r4, #2
 8003ba8:	2600      	movs	r6, #0
 8003baa:	42a6      	cmp	r6, r4
 8003bac:	d105      	bne.n	8003bba <__libc_init_array+0x2e>
 8003bae:	bd70      	pop	{r4, r5, r6, pc}
 8003bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bb4:	4798      	blx	r3
 8003bb6:	3601      	adds	r6, #1
 8003bb8:	e7ee      	b.n	8003b98 <__libc_init_array+0xc>
 8003bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bbe:	4798      	blx	r3
 8003bc0:	3601      	adds	r6, #1
 8003bc2:	e7f2      	b.n	8003baa <__libc_init_array+0x1e>
 8003bc4:	08003c44 	.word	0x08003c44
 8003bc8:	08003c44 	.word	0x08003c44
 8003bcc:	08003c44 	.word	0x08003c44
 8003bd0:	08003c48 	.word	0x08003c48

08003bd4 <_init>:
 8003bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bd6:	bf00      	nop
 8003bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bda:	bc08      	pop	{r3}
 8003bdc:	469e      	mov	lr, r3
 8003bde:	4770      	bx	lr

08003be0 <_fini>:
 8003be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be2:	bf00      	nop
 8003be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003be6:	bc08      	pop	{r3}
 8003be8:	469e      	mov	lr, r3
 8003bea:	4770      	bx	lr
