
`timescale 1 ps / 1 ps


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module CLK_LOCK (
          inclk,
          outclk);

input     inclk;
output    outclk;

assign outclk = inclk;

endmodule
