{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620002150689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620002150697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 07:35:50 2021 " "Processing started: Mon May 03 07:35:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620002150697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002150697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002150697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620002151069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620002151069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620002160352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file t_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_shifter " "Found entity 1: t_shifter" {  } { { "t_shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/t_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620002160359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620002160363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 bound_flasher " "Found entity 1: bound_flasher" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620002160366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file t_bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_bound_flasher " "Found entity 1: t_bound_flasher" {  } { { "t_bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1/t_bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620002160369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file t_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_processor " "Found entity 1: t_processor" {  } { { "t_processor.v" "" { Text "D:/Quang/202/Verilog/lab1/t_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620002160372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bound_flasher " "Elaborating entity \"bound_flasher\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620002160532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:p0 " "Elaborating entity \"processor\" for hierarchy \"processor:p0\"" {  } { { "bound_flasher.v" "p0" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620002160588 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isFlick processor.v(24) " "Verilog HDL Always Construct warning at processor.v(24): inferring latch(es) for variable \"isFlick\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620002160593 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(52) " "Verilog HDL Always Construct warning at processor.v(52): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160593 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isFlick processor.v(54) " "Verilog HDL Always Construct warning at processor.v(54): variable \"isFlick\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160593 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pre_min processor.v(56) " "Verilog HDL Always Construct warning at processor.v(56): variable \"pre_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160594 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max processor.v(58) " "Verilog HDL Always Construct warning at processor.v(58): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160594 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max processor.v(78) " "Verilog HDL Always Construct warning at processor.v(78): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160595 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(79) " "Verilog HDL Always Construct warning at processor.v(79): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160595 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max processor.v(85) " "Verilog HDL Always Construct warning at processor.v(85): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160595 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(86) " "Verilog HDL Always Construct warning at processor.v(86): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160596 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min processor.v(91) " "Verilog HDL Always Construct warning at processor.v(91): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160596 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min processor.v(108) " "Verilog HDL Always Construct warning at processor.v(108): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160596 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pre_min processor.v(109) " "Verilog HDL Always Construct warning at processor.v(109): variable \"pre_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160596 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(110) " "Verilog HDL Always Construct warning at processor.v(110): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160597 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min processor.v(116) " "Verilog HDL Always Construct warning at processor.v(116): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160598 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase processor.v(117) " "Verilog HDL Always Construct warning at processor.v(117): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620002160598 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min processor.v(50) " "Verilog HDL Always Construct warning at processor.v(50): inferring latch(es) for variable \"min\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620002160599 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "max processor.v(50) " "Verilog HDL Always Construct warning at processor.v(50): inferring latch(es) for variable \"max\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620002160599 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase processor.v(50) " "Verilog HDL Always Construct warning at processor.v(50): inferring latch(es) for variable \"increase\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620002160599 "|bound_flasher|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre_min processor.v(50) " "Verilog HDL Always Construct warning at processor.v(50): inferring latch(es) for variable \"pre_min\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620002160600 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_min\[0\] processor.v(91) " "Inferred latch for \"pre_min\[0\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160604 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_min\[1\] processor.v(91) " "Inferred latch for \"pre_min\[1\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160604 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_min\[2\] processor.v(91) " "Inferred latch for \"pre_min\[2\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160604 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_min\[3\] processor.v(91) " "Inferred latch for \"pre_min\[3\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160605 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_min\[4\] processor.v(91) " "Inferred latch for \"pre_min\[4\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160605 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase processor.v(91) " "Inferred latch for \"increase\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160605 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[0\] processor.v(91) " "Inferred latch for \"max\[0\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160605 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[1\] processor.v(91) " "Inferred latch for \"max\[1\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160606 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[2\] processor.v(91) " "Inferred latch for \"max\[2\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160606 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[3\] processor.v(91) " "Inferred latch for \"max\[3\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160606 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max\[4\] processor.v(91) " "Inferred latch for \"max\[4\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160607 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[0\] processor.v(91) " "Inferred latch for \"min\[0\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160607 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[1\] processor.v(91) " "Inferred latch for \"min\[1\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160607 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[2\] processor.v(91) " "Inferred latch for \"min\[2\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160608 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[3\] processor.v(91) " "Inferred latch for \"min\[3\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160608 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[4\] processor.v(91) " "Inferred latch for \"min\[4\]\" at processor.v(91)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160608 "|bound_flasher|processor:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isFlick processor.v(24) " "Inferred latch for \"isFlick\" at processor.v(24)" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002160609 "|bound_flasher|processor:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:s0 " "Elaborating entity \"shifter\" for hierarchy \"shifter:s0\"" {  } { { "bound_flasher.v" "s0" { Text "D:/Quang/202/Verilog/lab1/bound_flasher.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620002160625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shifter.v(17) " "Verilog HDL assignment warning at shifter.v(17): truncated value with size 32 to match size of target (5)" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620002160662 "|bound_flasher|shifter:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 shifter.v(22) " "Verilog HDL assignment warning at shifter.v(22): truncated value with size 32 to match size of target (5)" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620002160662 "|bound_flasher|shifter:s0"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processor:p0\|max\[3\] processor:p0\|max\[0\] " "Duplicate LATCH primitive \"processor:p0\|max\[3\]\" merged with LATCH primitive \"processor:p0\|max\[0\]\"" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620002162719 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processor:p0\|pre_min\[2\] processor:p0\|pre_min\[0\] " "Duplicate LATCH primitive \"processor:p0\|pre_min\[2\]\" merged with LATCH primitive \"processor:p0\|pre_min\[0\]\"" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620002162719 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1620002162719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:p0\|min\[0\] " "Latch processor:p0\|min\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:p0\|increase " "Ports D and ENA on the latch are fed by the same signal processor:p0\|increase" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620002162720 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620002162720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:p0\|min\[2\] " "Latch processor:p0\|min\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:p0\|increase " "Ports D and ENA on the latch are fed by the same signal processor:p0\|increase" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620002162720 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620002162720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:p0\|max\[0\] " "Latch processor:p0\|max\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter:s0\|position\[0\] " "Ports D and ENA on the latch are fed by the same signal shifter:s0\|position\[0\]" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620002162720 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620002162720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:p0\|max\[1\] " "Latch processor:p0\|max\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter:s0\|position\[0\] " "Ports D and ENA on the latch are fed by the same signal shifter:s0\|position\[0\]" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620002162721 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620002162721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:p0\|max\[2\] " "Latch processor:p0\|max\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter:s0\|position\[4\] " "Ports D and ENA on the latch are fed by the same signal shifter:s0\|position\[4\]" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620002162721 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620002162721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:p0\|max\[4\] " "Latch processor:p0\|max\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter:s0\|position\[0\] " "Ports D and ENA on the latch are fed by the same signal shifter:s0\|position\[0\]" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620002162721 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620002162721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:p0\|pre_min\[0\] " "Latch processor:p0\|pre_min\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter:s0\|position\[0\] " "Ports D and ENA on the latch are fed by the same signal shifter:s0\|position\[0\]" {  } { { "shifter.v" "" { Text "D:/Quang/202/Verilog/lab1/shifter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620002162721 ""}  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620002162721 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620002162725 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620002162725 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "processor:p0\|min\[2\] processor:p0\|min\[0\] " "Duplicate LATCH primitive \"processor:p0\|min\[2\]\" merged with LATCH primitive \"processor:p0\|min\[0\]\"" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 91 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620002162783 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1620002162783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620002163087 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "processor:p0\|enable High " "Register processor:p0\|enable will power up to High" {  } { { "processor.v" "" { Text "D:/Quang/202/Verilog/lab1/processor.v" 5 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620002163434 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1620002163434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620002164809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620002164809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620002165147 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620002165147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620002165147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620002165147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620002165193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 07:36:05 2021 " "Processing ended: Mon May 03 07:36:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620002165193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620002165193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620002165193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620002165193 ""}
