{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589041116096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589041116106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 19:18:35 2020 " "Processing started: Sat May 09 19:18:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589041116106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041116106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041116106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589041116687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589041116687 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1589041129916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589041129917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041129917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1 " "Found entity 1: demux1" {  } { { "demux1.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/demux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589041129919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041129919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Found entity 1: demux2" {  } { { "demux2.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/demux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589041129921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041129921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_instr " "Found entity 1: ram_instr" {  } { { "ram_instr.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/ram_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589041129923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041129923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589041129925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041129925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programcounter " "Found entity 1: programcounter" {  } { { "programcounter.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/programcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589041129927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041129927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osscon.v 1 1 " "Found 1 design units, including 1 entities, in source file osscon.v" { { "Info" "ISGN_ENTITY_NAME" "1 osscon " "Found entity 1: osscon" {  } { { "osscon.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/osscon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589041129929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041129929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589041129930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041129930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589041129932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041129932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "to_pc top.v(46) " "Verilog HDL Implicit Net warning at top.v(46): created implicit net for \"to_pc\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_address top.v(50) " "Verilog HDL Implicit Net warning at top.v(50): created implicit net for \"read_address\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129933 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(42) " "Verilog HDL Instantiation warning at top.v(42): instance has no name" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589041129933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589041129961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1 demux1:dmx1 " "Elaborating entity \"demux1\" for hierarchy \"demux1:dmx1\"" {  } { { "top.v" "dmx1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2 demux2:dmx2 " "Elaborating entity \"demux2\" for hierarchy \"demux2:dmx2\"" {  } { { "top.v" "dmx2" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osscon osscon:oss " "Elaborating entity \"osscon\" for hierarchy \"osscon:oss\"" {  } { { "top.v" "oss" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"decoder:dec\"" {  } { { "top.v" "dec" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decoder.v(4) " "Verilog HDL assignment warning at decoder.v(4): truncated value with size 32 to match size of target (3)" {  } { { "decoder.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/decoder.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589041129993 "|top|decoder:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_3 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_3\"" {  } { { "top.v" "comb_3" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129993 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "freq_div.v(14) " "Verilog HDL Case Statement warning at freq_div.v(14): case item expression never matches the case expression" {  } { { "freq_div.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/freq_div.v" 14 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589041129994 "|top|freq_div:comb_3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "freq_div.v(15) " "Verilog HDL Case Statement warning at freq_div.v(15): case item expression never matches the case expression" {  } { { "freq_div.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/freq_div.v" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589041129994 "|top|freq_div:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux4 " "Elaborating entity \"mux\" for hierarchy \"mux:mux4\"" {  } { { "top.v" "mux4" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programcounter programcounter:pc " "Elaborating entity \"programcounter\" for hierarchy \"programcounter:pc\"" {  } { { "top.v" "pc" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 programcounter.v(10) " "Verilog HDL assignment warning at programcounter.v(10): truncated value with size 32 to match size of target (4)" {  } { { "programcounter.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/programcounter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589041129998 "|top|programcounter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_instr ram_instr:ram " "Elaborating entity \"ram_instr\" for hierarchy \"ram_instr:ram\"" {  } { { "top.v" "ram" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041129999 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[2\] " "Net \"to_mux\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[1\] " "Net \"to_mux\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[1\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589041130028 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[2\] " "Net \"to_mux\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[1\] " "Net \"to_mux\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[1\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589041130028 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ossconout\[2\] " "Net \"ossconout\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "ossconout\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[2\] " "Net \"to_mux\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[1\] " "Net \"to_mux\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[1\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589041130028 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ossconout\[2\] " "Net \"ossconout\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "ossconout\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[2\] " "Net \"to_mux\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[1\] " "Net \"to_mux\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[1\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589041130028 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ossconout\[2\] " "Net \"ossconout\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "ossconout\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[2\] " "Net \"to_mux\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[2\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "to_mux\[1\] " "Net \"to_mux\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "to_mux\[1\]" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589041130028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589041130028 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589041130458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instructions\[0\] GND " "Pin \"instructions\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589041130488 "|top|instructions[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructions\[1\] GND " "Pin \"instructions\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589041130488 "|top|instructions[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructions\[2\] GND " "Pin \"instructions\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589041130488 "|top|instructions[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instructions\[3\] GND " "Pin \"instructions\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589041130488 "|top|instructions[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589041130488 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589041130499 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589041130707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589041130707 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "save_n " "No output dependent on input pin \"save_n\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|save_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel " "No output dependent on input pin \"sel\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[0\] " "No output dependent on input pin \"wr_addr\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|wr_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[1\] " "No output dependent on input pin \"wr_addr\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|wr_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[2\] " "No output dependent on input pin \"wr_addr\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|wr_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_addr\[3\] " "No output dependent on input pin \"wr_addr\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 2 - 2019 - Restanta/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589041130788 "|top|wr_addr[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589041130788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589041130788 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589041130788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589041130788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589041130850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 19:18:50 2020 " "Processing ended: Sat May 09 19:18:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589041130850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589041130850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589041130850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589041130850 ""}
