[{"DBLP title": "IEEE Std 1500 Enables Modular SoC Testing.", "DBLP authors": ["Erik Jan Marinissen", "Yervant Zorian"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.12", "OA papers": [{"PaperId": "https://openalex.org/W2165749494", "PaperTitle": "IEEE Std 1500 Enables Modular SoC Testing", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Imec": 1.0, "[Virage Logic]": 1.0}, "Authors": ["Erik Jan Marinissen", "Yervant Zorian"]}]}, {"DBLP title": "Improved Core Isolation and Access for Hierarchical Embedded Test.", "DBLP authors": ["Benoit Nadeau-Dostie", "Saman Adham", "Russell Abbott"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.13", "OA papers": [{"PaperId": "https://openalex.org/W2067714421", "PaperTitle": "Improved Core Isolation and Access for Hierarchical Embedded Test", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"LogicVision, SanJose, CA": 3.0}, "Authors": ["Benoit Nadeau-Dostie", "S. Adham", "Richard J. Abbott"]}]}, {"DBLP title": "Turbo1500: Core-Based Design for Test and Diagnosis.", "DBLP authors": ["Laung-Terng Wang", "Ravi Apte", "Shianling Wu", "Boryau Sheu", "Wen-Ben Jone", "Jianghao Guo", "Kuen-Jong Lee", "Wei-Shin Wang", "Xiaoqing Wen", "Hao-Jan Chao", "Jinsong Liu", "Yanlong Niu", "Yi-Chih Sung", "Chi-Chun Wang", "Fangfang Li"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.21", "OA papers": [{"PaperId": "https://openalex.org/W2079651364", "PaperTitle": "Turbo1500: Core-Based Design for Test and Diagnosis", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Syntek Technologies (United States)": 10.0, "University of Cincinnati": 2.0, "National Cheng Kung University": 1.0, "Silicon Integrated Syst.": 1.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Laung-Terng Wang", "R. Apte", "Shianling Wu", "Boryau Sheu", "Wen-Ben Jone", "Jianghao Guo", "Kuen-Jong Lee", "Wei-Shin Wang", "Xiaoqing Wen", "Hao-Jan Chao", "Jinsong Liu", "Yan-Long Niu", "Yi-Chih Sung", "Chi-Chun Wang", "Fang-Fang Li"]}]}, {"DBLP title": "CTL and Its Usage in the EDA Industry.", "DBLP authors": ["Rohit Kapur", "Paul Reuter", "Sandeep Bhatia", "Brion L. Keller"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.8", "OA papers": [{"PaperId": "https://openalex.org/W2076690918", "PaperTitle": "CTL and Its Usage in the EDA Industry", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (Switzerland)": 1.0, "Siemens (Hungary)": 0.5, "Mentor": 0.5, "Cadence Design Systems (United States)": 2.0}, "Authors": ["Rohit Kapur", "P. Reuter", "S.P. Bhatia", "Bernd Keller"]}]}, {"DBLP title": "The ARM Cortex-A8 Microprocessor IEEE Std 1500 Wrapper.", "DBLP authors": ["Teresa L. McLaurin", "Stylianos Diamantidis", "Irakis Diamantidis"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.19", "OA papers": [{"PaperId": "https://openalex.org/W2090367362", "PaperTitle": "The ARM Cortex-A8 Microprocessor IEEE Std 1500 Wrapper", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"American Rock Mechanics Association": 1.0, "Globe University": 2.0}, "Authors": ["Toni M McLaurin", "S. Diamantidis", "Iraklis Diamantidis"]}]}, {"DBLP title": "Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor.", "DBLP authors": ["Kedarnath J. Balakrishnan", "Grady Giles", "James Wingfield"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.17", "OA papers": [{"PaperId": "https://openalex.org/W2107554922", "PaperTitle": "Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Advanced Micro Devices (Singapore) Private Limited, Singapore": 3.0}, "Authors": ["K.J. Balakrishnan", "Graham G. Giles", "J Wingfield"]}]}, {"DBLP title": "Algorithmic Concurrent Error Detection in Complex Digital-Processing Systems.", "DBLP authors": ["Lucia Costas-Perez", "Juan J. Rodr\u00edguez-Andina"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.6", "OA papers": [{"PaperId": "https://openalex.org/W1998185212", "PaperTitle": "Algorithmic Concurrent Error Detection in Complex Digital-Processing Systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universidade de Vigo": 2.0}, "Authors": ["L. Costas-Perez", "Juan J. Rodriguez-Andina"]}]}, {"DBLP title": "Logic Mapping in Crossbar-Based Nanoarchitectures.", "DBLP authors": ["Wenjing Rao", "Alex Orailoglu", "Ramesh Karri"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.14", "OA papers": [{"PaperId": "https://openalex.org/W1966570140", "PaperTitle": "Logic Mapping in Crossbar-Based Nanoarchitectures", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Illinois at Chicago": 1.0, "University of California, San Diego": 1.0, "SUNY Polytechnic Institute": 1.0}, "Authors": ["Wenjing Rao", "Alex Orailoglu", "Ramesh Karri"]}]}, {"DBLP title": "A CMOS Resizing Methodology for Analog Circuits.", "DBLP authors": ["Timoth\u00e9e Levi", "Jean Tomas", "No\u00eblle Lewis", "Pascal Fouillat"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.1", "OA papers": [{"PaperId": "https://openalex.org/W2055936709", "PaperTitle": "A CMOS Resizing Methodology for Analog Circuits", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Tokyo": 0.5, "Laboratory for Integrated Micro-Mechatronic Systems": 0.5, "University of Bordeaux": 2.0, "Ecole Nationale Sup\u00e9rieure d'Electronique de Bordeaux": 1.0}, "Authors": ["Timoth\u00e9e Levi", "Jean Tomas", "No\u00eblle Lewis", "Pascal Fouillat"]}]}, {"DBLP title": "The Challenges of Nanotechnology and Gigacomplexity.", "DBLP authors": ["Gadi Singer", "Rajesh Galivanche", "Srinivas Patil", "Mike Tripp"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.20", "OA papers": [{"PaperId": "https://openalex.org/W2094385314", "PaperTitle": "The Challenges of Nanotechnology and Gigacomplexity", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["G. Singer", "Rajesh Galivanche", "S. Patil", "Michael Tripp"]}]}, {"DBLP title": "A second course on testing [review of System on Chip Test Architectures (Wang, L.-T et al., Eds.; 2007)].", "DBLP authors": ["Scott Davidson"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.2", "OA papers": [{"PaperId": "https://openalex.org/W2022922473", "PaperTitle": "A second course on testing [review of System on Chip Test Architectures (Wang, L.-T et al., Eds.; 2007)]", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oracle (United States)": 0.5, "Microsystems (United Kingdom)": 0.5}, "Authors": ["Scott Davidson"]}]}, {"DBLP title": "The Story behind the Intel Atom Processor Success.", "DBLP authors": ["Brad Beavers"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.44", "OA papers": [{"PaperId": "https://openalex.org/W2089380275", "PaperTitle": "The Story behind the Intel Atom Processor Success", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["B. Beavers"]}]}, {"DBLP title": "Case Study of a 65-nm SoC Design.", "DBLP authors": ["Andrew Chang"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.28", "OA papers": [{"PaperId": "https://openalex.org/W1969649238", "PaperTitle": "Case Study of a 65-nm SoC Design", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"MediaTek, Inc., USA": 1.0}, "Authors": ["Anne B. Chang"]}]}, {"DBLP title": "Low-Power Design Solutions forWireless Multimedia SoCs.", "DBLP authors": ["Jean-Pierre Schoellkopf", "Philippe Magarshack"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.39", "OA papers": [{"PaperId": "https://openalex.org/W2085372270", "PaperTitle": "Low-Power Design Solutions for Wireless Multimedia SoCs", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"STMicroelectronics (France)": 2.0}, "Authors": ["J.-P. Schoellkopf", "P. Magarshack"]}]}, {"DBLP title": "From Specification to High-Volume Production.", "DBLP authors": ["Manuel d'Abreu"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.31", "OA papers": [{"PaperId": "https://openalex.org/W2065671242", "PaperTitle": "From Specification to High-Volume Production", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Sandisk Corporation (Milpitas, CA)": 1.0}, "Authors": ["M. d'Abreu"]}]}, {"DBLP title": "Incremental Verification with Error Detection, Diagnosis, and Visualization.", "DBLP authors": ["Kai-Hui Chang", "David A. Papa", "Igor L. Markov", "Valeria Bertacco"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.38", "OA papers": [{"PaperId": "https://openalex.org/W2020946308", "PaperTitle": "Incremental Verification with Error Detection, Diagnosis, and Visualization", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Avery Design Systems (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Kai-Hui Chang", "David A. Papa", "Igor L. Markov", "Valeria Bertacco"]}]}, {"DBLP title": "Computing and Minimizing Cache Vulnerability to Transient Errors.", "DBLP authors": ["Wei Zhang"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.29", "OA papers": [{"PaperId": "https://openalex.org/W1969075044", "PaperTitle": "Computing and Minimizing Cache Vulnerability to Transient Errors", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Southern Illinois University Carbondale": 1.0}, "Authors": ["Wei Zhang"]}]}, {"DBLP title": "Test Program Generation for Communication Peripherals in Processor-Based SoC Devices.", "DBLP authors": ["Andreas Apostolakis", "Dimitris Gizopoulos", "Mihalis Psarakis", "Danilo Ravotto", "Matteo Sonza Reorda"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.43", "OA papers": [{"PaperId": "https://openalex.org/W1981991723", "PaperTitle": "Test Program Generation for Communication Peripherals in Processor-Based SoC Devices", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Piraeus": 3.0, "Polytechnic University of Turin": 2.0}, "Authors": ["A. Apostolakis", "Dimitris Gizopoulos", "Mihalis Psarakis", "D. Ravotto", "M. Sonza Reorda"]}]}, {"DBLP title": "Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories.", "DBLP authors": ["Li-Ming Denq", "Yu-Tsao Hsing", "Cheng-Wen Wu"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.37", "OA papers": [{"PaperId": "https://openalex.org/W2104293897", "PaperTitle": "Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Li-Ming Denq", "Yu-Tsao Hsing", "Cheng-Wen Wu"]}]}, {"DBLP title": "Automating IEEE 1500 Core Test\u2014An EDA Perspective.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.47", "OA papers": [{"PaperId": "https://openalex.org/W2047631305", "PaperTitle": "Automating IEEE 1500 Core Test\u2014An EDA Perspective", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Cadence Design Systems, Inc., China": 2.0}, "Authors": ["Krishna Chakravadhanula", "Vivek Chickermane"]}]}, {"DBLP title": "Are IEEE-1500-Compliant Cores Really Compliant to the Standard?.", "DBLP authors": ["Alfredo Benso", "Alberto Bosio", "Stefano Di Carlo", "Paolo Prinetto"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.46", "OA papers": [{"PaperId": "https://openalex.org/W1885886925", "PaperTitle": "</title> </titles> <publication_date> <month>05</month> <year>2009</year> </publication_date> <pages> <first_page>3</first_page> <last_page>3</last_page> </pages> <publisher_item> <item_number item_number_type='sequence-number'>5167501</item_number> </publisher_item> <doi_data> <doi>10.1109/MDT.2009.45</doi> <resource>http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=5167501</resource> </doi_data> </journal_article> <journal_article> <titles> <title><![CDATA[Are IEEE-1500-Compliant \u2026", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Alfredo Benso", "S. Di Carlo", "Paolo Prinetto", "Alessio Bosio"]}]}, {"DBLP title": "Test Data Volume Comparison: Monolithic vs. Modular SoC Testing.", "DBLP authors": ["Ozgur Sinanoglu", "Erik Jan Marinissen", "Anuja Sehgal", "Jeff Fitzgerald", "Jeff Rearick"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.65", "OA papers": [{"PaperId": "https://openalex.org/W2150516314", "PaperTitle": "Test Data Volume Comparison: Monolithic vs. Modular SoC Testing", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Kuwait University": 1.0, "imec": 1.0, "Nvidia (United Kingdom)": 1.0, "Advanced Micro Devices (Canada)": 2.0}, "Authors": ["Ozgur Sinanoglu", "Erik Jan Marinissen", "Ashok Sehgal", "J. Mark FitzGerald", "Jeff Rearick"]}]}, {"DBLP title": "Metamodels in Europe: Languages, Tools, and Applications.", "DBLP authors": ["Roberto Passerone", "Imene Ben Hafaiedh", "Susanne Graf", "Albert Benveniste", "Daniela Cancila", "Arnaud Cuccuru", "Sebastien Gerard", "Fran\u00e7ois Terrier", "Werner Damm", "Alberto Ferrari", "Leonardo Mangeruca", "Bernhard Josko", "Thomas Peikenkamp", "Alberto L. Sangiovanni-Vincentelli"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.64", "OA papers": [{"PaperId": "https://openalex.org/W1987019098", "PaperTitle": "Metamodels in Europe: Languages, Tools, and Applications", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Trento": 1.0, "Carl von Ossietzky University of Oldenburg": 1.0, "Verimag": 2.0, "Parades": 2.0, "Inria Rennes - Bretagne Atlantique Research Centre": 1.0, "Oldenburger Institut f\u00fcr Informatik": 2.0, "CEA LIST": 4.0, "University of California, Berkeley": 1.0}, "Authors": ["Roberto Passerone", "Wolfgang Damm", "Imene Ben Hafaiedh", "Senta Graf", "Arnaud Ferrari", "Leonardo Mangeruca", "Albert Benveniste", "Bernhard Josko", "Thomas Peikenkamp", "Daniela Cancila", "Arnaud Cuccuru", "S\u00e9bastien G\u00e9rard", "Fran\u00e7ois Terrier", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Metamodeling: An Emerging Representation Paradigm for System-Level Design.", "DBLP authors": ["Alberto L. Sangiovanni-Vincentelli", "Sandeep K. Shukla", "Janos Sztipanovits", "Guang Yang", "Deepak Mathaikutty"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.62", "OA papers": [{"PaperId": "https://openalex.org/W2115304935", "PaperTitle": "Metamodeling: An Emerging Representation Paradigm for System-Level Design", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of California, Berkeley": 1.0, "National Instruments (Ireland)": 1.0, "Virginia Tech": 1.0, "Intel (United States)": 1.0, "Vanderbilt University": 1.0}, "Authors": ["Alberto Sangiovanni-Vincentelli", "Guang Yang", "Suruchi Shukla", "Deepak A. Mathaikutty", "Janos Sztipanovits"]}]}, {"DBLP title": "Comprehensive Approach to High-Performance Server Chipset Debug.", "DBLP authors": ["Ishwar Parulkar", "Babu Turumella"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.53", "OA papers": [{"PaperId": "https://openalex.org/W2103423582", "PaperTitle": "Comprehensive Approach to High-Performance Server Chipset Debug", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oracle (United States)": 2.0}, "Authors": ["I. Parulkar", "B. Turumella"]}]}, {"DBLP title": "Core-Based Testing of Embedded Mixed-Signal Modules in a SoC.", "DBLP authors": ["Vladimir A. Zivkovic", "Jan Schat", "Frank van der Heyden", "Geert Seuren"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.55", "OA papers": [{"PaperId": "https://openalex.org/W2073807197", "PaperTitle": "Core-Based Testing of Embedded Mixed-Signal Modules in a SoC", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"NXP (Netherlands)": 4.0}, "Authors": ["V. Zivkovic", "Schat J", "F. van der Heyden", "G. Seuren"]}]}, {"DBLP title": "An Introduction to High-Level Synthesis.", "DBLP authors": ["Philippe Coussy", "Daniel D. Gajski", "Michael Meredith", "Andr\u00e9s Takach"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.69", "OA papers": [{"PaperId": "https://openalex.org/W2171318521", "PaperTitle": "An Introduction to High-Level Synthesis", "Year": 1994, "CitationCount": 351, "EstimatedCitation": 351, "Affiliations": {"University of Southern Brittany": 1.0, "University of California, Irvine": 1.0, "Forte (United States)": 1.0, "Mentor Graphics Corporation, Egypt": 1.0}, "Authors": ["Philippe Coussy", "Daniel D. Gajski", "Michael P. Meredith", "A. Takach"]}]}, {"DBLP title": "High-Level Synthesis: Past, Present, and Future.", "DBLP authors": ["Grant Martin", "Gary Smith"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.83", "OA papers": [{"PaperId": "https://openalex.org/W2094998159", "PaperTitle": "High-Level Synthesis: Past, Present, and Future", "Year": 2009, "CitationCount": 254, "EstimatedCitation": 254, "Affiliations": {"Tensilica, Santa Clara, CA, USA#TAB#": 1.0, "Gary Smith EDA#TAB#": 1.0}, "Authors": ["Georges Martin", "Geoffrey Smith"]}]}, {"DBLP title": "Virtual Roundtable: User Perspectives.", "DBLP authors": [], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.89", "OA papers": [{"PaperId": "https://openalex.org/W4234306713", "PaperTitle": "Virtual Roundtable: User Perspectives", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": []}]}, {"DBLP title": "Lessons and Experiences with High-Level Synthesis.", "DBLP authors": ["Soujanna Sarkar", "Shashank Dabral", "Praveen Tiwari", "Raj S. Mitra"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.84", "OA papers": [{"PaperId": "https://openalex.org/W2085879890", "PaperTitle": "Lessons and Experiences with High-Level Synthesis", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Texas Instruments (United States)": 3.0, "Interra Systems#TAB#": 1.0}, "Authors": ["Subir Sarkar", "Shashank Dabral", "P. C. Tiwari", "Rahul Mitra"]}]}, {"DBLP title": "High-Level Dataflow Transformations Using Taylor Expansion Diagrams.", "DBLP authors": ["Maciej J. Ciesielski", "J\u00e9r\u00e9mie Guillot", "Daniel Gomez-Prado", "Emmanuel Boutillon"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.82", "OA papers": [{"PaperId": "https://openalex.org/W2116112404", "PaperTitle": "High-Level Dataflow Transformations Using Taylor Expansion Diagrams", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Maciej Ciesielski", "Jacques Guillot", "D. Gomez-Prado", "Emmanuel Boutillon"]}]}, {"DBLP title": "Hardware Coprocessor Synthesis from an ANSI C Specification.", "DBLP authors": ["Sumit Ahuja", "Swathi T. Gurumani", "Chad Spackman", "Sandeep K. Shukla"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.81", "OA papers": [{"PaperId": "https://openalex.org/W2036893593", "PaperTitle": "Hardware Coprocessor Synthesis from an ANSI C Specification", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Virginia Tech": 2.0, "CebaTech#TAB#": 2.0}, "Authors": ["Sudha Ahuja", "Swathi Gurumani", "Carolyne Spackman", "Suruchi Shukla"]}]}, {"DBLP title": "Subword Switching Activity Minimization to Optimize Dynamic Power Consumption.", "DBLP authors": ["Mar\u00eda C. Molina", "Rafael Ruiz-Sautua", "Alberto A. Del Barrio", "Jose Manuel Mendias"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.86", "OA papers": [{"PaperId": "https://openalex.org/W2032973930", "PaperTitle": "Subword Switching Activity Minimization to Optimize Dynamic Power Consumption", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidad Complutense de Madrid": 4.0}, "Authors": ["Mario J. Molina", "R. Ruiz-Sautua", "A. del Barrio", "Jose M. Mendias"]}]}, {"DBLP title": "Statistical High-Level Synthesis under Process Variability.", "DBLP authors": ["Yuan Xie", "Yibo Chen"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.85", "OA papers": [{"PaperId": "https://openalex.org/W2083409181", "PaperTitle": "Statistical High-Level Synthesis under Process Variability", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Yuan Xie", "Yibo Chen"]}]}, {"DBLP title": "Functional Equivalence Verification Tools in High-Level Synthesis Flows.", "DBLP authors": ["Anmol Mathur", "Masahiro Fujita", "Edmund M. Clarke", "Pascal Urard"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.79", "OA papers": [{"PaperId": "https://openalex.org/W2004144979", "PaperTitle": "Functional Equivalence Verification Tools in High-Level Synthesis Flows", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Calypto Design Syst., CA, USA": 1.0, "Carnegie Mellon University": 1.0, "The University of Tokyo": 1.0, "STMicroelectronics (France)": 1.0}, "Authors": ["Anmol Mathur", "Masaki Fujita", "Edmund Clarke", "Pascal Urard"]}]}, {"DBLP title": "Opportunities and Challenges for 3D Systems and Their Design.", "DBLP authors": ["Philip G. Emma", "Eren Kursun"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.119", "OA papers": [{"PaperId": "https://openalex.org/W2097766592", "PaperTitle": "Opportunities and Challenges for 3D Systems and Their Design", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"IBM Research - Zurich": 2.0}, "Authors": ["Philip G. Emma", "Eren Kursun"]}]}, {"DBLP title": "Optimizing Decoupling Capacitors in 3D Circuits for Power Grid Integrity.", "DBLP authors": ["Pingqiang Zhou", "Karthikk Sridharan", "Sachin S. Sapatnekar"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.120", "OA papers": [{"PaperId": "https://openalex.org/W1983445519", "PaperTitle": "Optimizing Decoupling Capacitors in 3D Circuits for Power Grid Integrity", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Pingqiang Zhou", "K. Sridharan", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Test Challenges for 3D Integrated Circuits.", "DBLP authors": ["Hsien-Hsin S. Lee", "Krishnendu Chakrabarty"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.125", "OA papers": [{"PaperId": "https://openalex.org/W2143502515", "PaperTitle": "Test Challenges for 3D Integrated Circuits", "Year": 2009, "CitationCount": 284, "EstimatedCitation": 284, "Affiliations": {"Georgia Institute of Technology": 1.0, "Duke University": 1.0}, "Authors": ["H. Lee", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "3D DRAM Design and Application to 3D Multicore Systems.", "DBLP authors": ["Hongbin Sun", "Jibang Liu", "Rakesh S. Anigundi", "Nanning Zheng", "Jian-Qiang Lu", "Kenneth Rose", "Tong Zhang"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.105", "OA papers": [{"PaperId": "https://openalex.org/W2077105843", "PaperTitle": "3D DRAM Design and Application to 3D Multicore Systems", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Xi'an Jiaotong University": 2.0, "Rensselaer Polytechnic Institute": 4.0, "Qualcomm (United States)": 1.0}, "Authors": ["Hongbin Sun", "Jibang Liu", "Rakesh Anigundi", "Nanning Zheng", "Jian-Qiang Lu", "Keith Rose", "Tong Zhang"]}]}, {"DBLP title": "Mixed-Signal Production Test: A Measurement Principle Perspective.", "DBLP authors": ["Gordon W. Roberts", "Sadok Aouini"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.117", "OA papers": [{"PaperId": "https://openalex.org/W2098685036", "PaperTitle": "Mixed-Signal Production Test: A Measurement Principle Perspective", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"McGill University": 2.0}, "Authors": ["Graham Roberts", "Sadok Aouini"]}]}, {"DBLP title": "Statistics in Semiconductor Test: Going beyond Yield.", "DBLP authors": ["W. Robert Daasch", "C. Glenn Shirley", "Amit Nahar"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.123", "OA papers": [{"PaperId": "https://openalex.org/W2114167043", "PaperTitle": "Statistics in Semiconductor Test: Going beyond Yield", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Portland State University": 2.0, "Texas Instruments (India)": 1.0}, "Authors": ["W. Robert Daasch", "C. G. Shirley", "Amit Nahar"]}]}, {"DBLP title": "Multidimensional Test Escape Rate Modeling.", "DBLP authors": ["Kenneth M. Butler", "John M. Carulli Jr.", "Jayashree Saxena", "Amit Nahar", "W. Robert Daasch"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.118", "OA papers": [{"PaperId": "https://openalex.org/W2143830856", "PaperTitle": "Multidimensional Test Escape Rate Modeling", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas Instruments (United States)": 4.0, "Portland State University": 1.0}, "Authors": ["Keith Butler", "John Carulli", "Jitendra Kumar Saxena", "Amit Nahar", "W. Robert Daasch"]}]}, {"DBLP title": "A Generic Virtual Bus for Hardware Simulator Composition.", "DBLP authors": ["Martin Ruckert", "Axel B\u00f6ttcher", "Martin Hauser"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.106", "OA papers": [{"PaperId": "https://openalex.org/W2161104365", "PaperTitle": "A Generic Virtual Bus for Hardware Simulator Composition", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Munich University of Applied Sciences": 2.0, "GeNUA#TAB#": 1.0}, "Authors": ["M Ruckert", "A. B\u00f6ttcher", "M. Hauser"]}]}, {"DBLP title": "Robust On-Chip Signaling by Staggered and Twisted Bundle.", "DBLP authors": ["Hao Yu", "Lei He", "Mau-Chung Frank Chang"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.121", "OA papers": [{"PaperId": "https://openalex.org/W2109885924", "PaperTitle": "Robust On-Chip Signaling by Staggered and Twisted Bundle", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 1.0, "University of California, Los Angeles": 2.0}, "Authors": ["Hao Yu", "Lei He", "M. C. Chang"]}]}, {"DBLP title": "Reliability Implications of Bias-Temperature Instability in Digital ICs.", "DBLP authors": ["Sang Phill Park", "Kunhyuk Kang", "Kaushik Roy"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.154", "OA papers": [{"PaperId": "https://openalex.org/W1991837639", "PaperTitle": "Reliability Implications of Bias-Temperature Instability in Digital ICs", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Purdue University West Lafayette": 2.0, "Intel (United States)": 1.0}, "Authors": ["Sung Keun Park", "Kunhyuk Kang", "Kaushik Roy"]}]}, {"DBLP title": "Modeling Low-k Dielectric Breakdown to Determine Lifetime Requirements.", "DBLP authors": ["Muhammad Bashir", "Linda Milor"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.151", "OA papers": [{"PaperId": "https://openalex.org/W2123627734", "PaperTitle": "Modeling Low-k Dielectric Breakdown to Determine Lifetime Requirements", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Muhammad Hamid Bashir", "Linda Milor"]}]}, {"DBLP title": "Overcoming Early-Life Failure and Aging for Robust Systems.", "DBLP authors": ["Yanjing Li", "Young Moon Kim", "Evelyn Mintarno", "Donald S. Gardner", "Subhasish Mitra"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.152", "OA papers": [{"PaperId": "https://openalex.org/W2098417235", "PaperTitle": "Overcoming Early-Life Failure and Aging for Robust Systems", "Year": 2009, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Stanford University": 4.0, "Intel (United States)": 1.0}, "Authors": ["Yanjing Li", "Young Ho Kim", "Evelyn Mintarno", "David K. Gardner", "S. Mitra"]}]}, {"DBLP title": "Sensor-Driven Reliability and Wearout Management.", "DBLP authors": ["Prashant Singh", "Cheng Zhuo", "Eric Karl", "David T. Blaauw", "Dennis Sylvester"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.155", "OA papers": [{"PaperId": "https://openalex.org/W2005390090", "PaperTitle": "Sensor-Driven Reliability and Wearout Management", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Intel (United States)": 1.0}, "Authors": ["P. K. Singh", "Cheng Zhuo", "E. Karl", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "A Novel Simulation Fault Injection Method for Dependability Analysis.", "DBLP authors": ["Dongwoo Lee", "Jongwhoa Na"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.135", "OA papers": [{"PaperId": "https://openalex.org/W1988129739", "PaperTitle": "A Novel Simulation Fault Injection Method for Dependability Analysis", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Korea Aerospace University": 2.0}, "Authors": ["Dong Young Lee", "Jongwhoa Na"]}]}, {"DBLP title": "Reliability Challenges and System Performance at the Architecture Level.", "DBLP authors": ["Jude A. Rivers", "Prabhakar Kudva"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.153", "OA papers": [{"PaperId": "https://openalex.org/W1971278432", "PaperTitle": "Reliability Challenges and System Performance at the Architecture Level", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Jude A. Rivers", "Prabhakar Kudva"]}]}, {"DBLP title": "EOC: Electronic Building Blocks for Embedded Systems.", "DBLP authors": ["Tero Vallius", "Juha R\u00f6ning"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.146", "OA papers": [{"PaperId": "https://openalex.org/W2049371182", "PaperTitle": "EOC: Electronic Building Blocks for Embedded Systems", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Oulu": 2.0}, "Authors": ["Tero Vallius", "Juha R\u00f6ning"]}]}, {"DBLP title": "Accelerating Emulation and Providing Full Chip Observability and Controllability.", "DBLP authors": ["Iakovos Mavroidis", "Ioannis Mavroidis", "Ioannis Papaefstathiou"], "year": 2009, "doi": "https://doi.org/10.1109/MDT.2009.136", "OA papers": [{"PaperId": "https://openalex.org/W2070699094", "PaperTitle": "Accelerating Emulation and Providing Full Chip Observability and Controllability", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Technical University of Crete": 2.0}, "Authors": ["Ilias Mavroidis", "Ioannis Papaefstathiou"]}]}]