Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov  8 21:47:56 2019
| Host         : Wei-Berkeley running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file base_mb_wrapper_timing_summary_routed.rpt -pb base_mb_wrapper_timing_summary_routed.pb -rpx base_mb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_mb_wrapper
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4818 register/latch pins with no clock driven by root clock pin: clk_125m_gtx_p_i_0 (HIGH)

 There are 293 register/latch pins with no clock driven by root clock pin: clk_20m_vcxo_i_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q (HIGH)

 There are 457 register/latch pins with no clock driven by root clock pin: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i/RXOUTCLK (HIGH)

 There are 731 register/latch pins with no clock driven by root clock pin: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17302 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 294 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.213        0.000                      0                85011       -4.166      -20.769                      5                84939        0.000        0.000                       0                 30763  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                      ------------         ----------      --------------
BIT_CLK_P[0]                                                                                                                               {0.000 8.334}        16.667          59.999          
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                 {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                  {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                  {0.000 8.000}        16.000          62.500          
base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                  {0.000 8.000}        16.000          62.500          
base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                  {0.000 8.000}        16.000          62.500          
base_mb_i/clk_wiz_0/inst/clk_in1                                                                                                           {0.000 8.000}        16.000          62.500          
  clk_10_base_mb_clk_wiz_0_0                                                                                                               {0.000 8.000}        16.000          62.500          
  clk_320_base_mb_clk_wiz_0_0                                                                                                              {0.000 1.600}        3.200           312.500         
  clkfbout_base_mb_clk_wiz_0_0                                                                                                             {0.000 8.000}        16.000          62.500          
base_mb_i/clk_wiz_1/inst/clk_in1                                                                                                           {0.000 8.000}        16.000          62.500          
  clk_out1_base_mb_clk_wiz_1_0                                                                                                             {0.000 5.000}        10.000          100.000         
  clk_out2_base_mb_clk_wiz_1_0                                                                                                             {0.000 2.500}        5.000           200.000         
  clk_out3_base_mb_clk_wiz_1_0                                                                                                             {0.000 50.000}       100.000         10.000          
    clk_ext_fbo                                                                                                                            {0.000 50.000}       100.000         10.000          
    clk_ext_mul                                                                                                                            {0.000 8.000}        16.000          62.500          
  clkfbout_base_mb_clk_wiz_1_0                                                                                                             {0.000 8.000}        16.000          62.500          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                    {0.000 16.666}       33.333          30.000          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                  {0.000 16.666}       33.333          30.000          
mgt_clk_0_clk_p                                                                                                                            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BIT_CLK_P[0]                                                                                                                                     5.860        0.000                      0                  364       -4.166      -20.769                      5                  364        7.553        0.000                       0                   199  
base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                  14.751        0.000                       0                     2  
  clkout0                                                                                                                                        0.466        0.000                      0                16538        0.053        0.000                      0                16536        3.090        0.000                       0                  7528  
  clkout1                                                                                                                                       12.785        0.000                      0                  312        0.092        0.000                      0                  312        7.600        0.000                       0                   246  
base_mb_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                                                             5.000        0.000                       0                     1  
  clk_10_base_mb_clk_wiz_0_0                                                                                                                                                                                                                                                                 7.650        0.000                       0                     3  
  clk_320_base_mb_clk_wiz_0_0                                                                                                                    0.515        0.000                      0                  172        0.108        0.000                      0                  172        1.200        0.000                       0                   111  
  clkfbout_base_mb_clk_wiz_0_0                                                                                                                                                                                                                                                              14.400        0.000                       0                     3  
base_mb_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                             5.000        0.000                       0                     1  
  clk_out1_base_mb_clk_wiz_1_0                                                                                                                   1.185        0.000                      0                44856        0.053        0.000                      0                44856        4.090        0.000                       0                 13891  
  clk_out2_base_mb_clk_wiz_1_0                                                                                                                   0.440        0.000                      0                14665        0.061        0.000                      0                14665        2.100        0.000                       0                  8226  
  clk_out3_base_mb_clk_wiz_1_0                                                                                                                  95.777        0.000                      0                  341        0.108        0.000                      0                  341        0.000        0.000                       0                   242  
    clk_ext_fbo                                                                                                                                                                                                                                                                              0.000        0.000                       0                     3  
    clk_ext_mul                                                                                                                                                                                                                                                                             14.400        0.000                       0                     2  
  clkfbout_base_mb_clk_wiz_1_0                                                                                                                                                                                                                                                              14.400        0.000                       0                     3  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                         14.732        0.000                      0                  222        0.099        0.000                      0                  222       15.886        0.000                       0                   233  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                       12.748        0.000                      0                   47        0.209        0.000                      0                   47       16.266        0.000                       0                    41  
mgt_clk_0_clk_p                                                                                                                                  6.828        0.000                      0                   14        0.172        0.000                      0                   14        1.600        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1                       clkout0                             5.842        0.000                      0                   56        0.120        0.000                      0                   56  
clk_out1_base_mb_clk_wiz_1_0  clkout0                             1.120        0.000                      0                  212                                                                        
clkout0                       clkout1                             5.828        0.000                      0                   48        0.110        0.000                      0                   48  
clk_10_base_mb_clk_wiz_0_0    clk_320_base_mb_clk_wiz_0_0         1.059        0.000                      0                    1        0.173        0.000                      0                    1  
clkout0                       clk_out1_base_mb_clk_wiz_1_0        3.827        0.000                      0                   66                                                                        
clk_out2_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        2.156        0.000                      0                   24        0.170        0.000                      0                   24  
clk_out3_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        1.716        0.000                      0                 3655        0.158        0.000                      0                 3655  
clk_out1_base_mb_clk_wiz_1_0  clk_out2_base_mb_clk_wiz_1_0        0.213        0.000                      0                12978        0.108        0.000                      0                12978  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        6.934        0.000                      0                  210        0.326        0.000                      0                  210  
**async_default**             clk_out2_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        0.568        0.000                      0                    1        0.467        0.000                      0                    1  
**async_default**             clk_out2_base_mb_clk_wiz_1_0  clk_out2_base_mb_clk_wiz_1_0        1.367        0.000                      0                   36        0.793        0.000                      0                   36  
**async_default**             clkout0                       clkout0                             5.969        0.000                      0                    4        0.410        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BIT_CLK_P[0]
  To Clock:  BIT_CLK_P[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.860ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -4.166ns,  Total Violation      -20.769ns
PW    :            0  Failing Endpoints,  Worst Slack        7.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 ADC_DIN_P[1]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.500ns  (logic 0.500ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 20.065 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    AC19                                              0.000    13.667 r  ADC_DIN_P[1] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[1]
    AC19                 IBUFDS (Prop_ibufds_I_O)     0.500    14.167 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.167    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[1]
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.733    20.065    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                         clock pessimism              0.000    20.065    
                         clock uncertainty           -0.035    20.030    
    ILOGIC_X1Y16         IDDR (Setup_iddr_C_D)       -0.003    20.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 ADC_DIN_P[2]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.489ns  (logic 0.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 20.065 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    AB19                                              0.000    13.667 r  ADC_DIN_P[2] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[2]
    AB19                 IBUFDS (Prop_ibufds_I_O)     0.489    14.156 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.156    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[2]
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.733    20.065    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                         clock pessimism              0.000    20.065    
                         clock uncertainty           -0.035    20.030    
    ILOGIC_X1Y14         IDDR (Setup_iddr_C_D)       -0.003    20.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 ADC_DIN_P[3]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 20.067 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    Y17                                               0.000    13.667 r  ADC_DIN_P[3] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[3]
    Y17                  IBUFDS (Prop_ibufds_I_O)     0.490    14.157 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.157    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[3]
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.735    20.067    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                         clock pessimism              0.000    20.067    
                         clock uncertainty           -0.035    20.032    
    ILOGIC_X1Y12         IDDR (Setup_iddr_C_D)       -0.003    20.029    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 ADC_DIN_P[0]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.477ns  (logic 0.477ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 20.063 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    AA19                                              0.000    13.667 r  ADC_DIN_P[0] (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_4bit_0/inst/in_p[0]
    AA19                 IBUFDS (Prop_ibufds_I_O)     0.477    14.144 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.144    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[0]
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.731    20.063    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                         clock pessimism              0.000    20.063    
                         clock uncertainty           -0.035    20.028    
    ILOGIC_X1Y18         IDDR (Setup_iddr_C_D)       -0.003    20.025    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 FRM_CLK_P
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        0.478ns  (logic 0.478ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            5.333ns
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 20.068 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.334 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
                         input delay                  5.333    13.667    
    W18                                               0.000    13.667 r  FRM_CLK_P (IN)
                         net (fo=0)                   0.000    13.667    base_mb_i/in_buf_ds_1bit_0/inst/in_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.478    14.145 r  base_mb_i/in_buf_ds_1bit_0/inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000    14.145    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/frm_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429    17.096 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210    19.306    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    19.332 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.736    20.068    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                         clock pessimism              0.000    20.068    
                         clock uncertainty           -0.035    20.033    
    ILOGIC_X1Y8          IDDR (Setup_iddr_C_D)       -0.003    20.030    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME
  -------------------------------------------------------------------
                         required time                         20.030    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.879ns  (logic 0.446ns (23.738%)  route 1.433ns (76.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.693ns = ( 23.360 - 16.667 ) 
    Source Clock Delay      (SCD):    7.882ns = ( 16.216 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.026    16.216    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y16         IDDR (Prop_iddr_C_Q2)        0.446    16.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/Q2
                         net (fo=1, routed)           1.433    18.094    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_1
    SLICE_X84Y26         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.714    23.360    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X84Y26         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]/C
                         clock pessimism              0.963    24.323    
                         clock uncertainty           -0.035    24.287    
    SLICE_X84Y26         FDRE (Setup_fdre_C_D)       -0.079    24.208    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].sr_fall_reg[1][0]
  -------------------------------------------------------------------
                         required time                         24.208    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.823ns  (logic 0.446ns (24.466%)  route 1.377ns (75.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.693ns = ( 23.360 - 16.667 ) 
    Source Clock Delay      (SCD):    7.880ns = ( 16.214 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.024    16.214    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         IDDR (Prop_iddr_C_Q2)        0.446    16.660 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/Q2
                         net (fo=1, routed)           1.377    18.037    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_0
    SLICE_X84Y26         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.714    23.360    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X84Y26         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]/C
                         clock pessimism              0.963    24.323    
                         clock uncertainty           -0.035    24.287    
    SLICE_X84Y26         FDRE (Setup_fdre_C_D)       -0.081    24.206    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].sr_fall_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                         -18.037    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.717ns  (logic 0.446ns (25.982%)  route 1.271ns (74.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.695ns = ( 23.362 - 16.667 ) 
    Source Clock Delay      (SCD):    7.885ns = ( 16.219 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.029    16.219    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y12         IDDR (Prop_iddr_C_Q2)        0.446    16.665 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/Q2
                         net (fo=1, routed)           1.271    17.935    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_3
    SLICE_X90Y25         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.716    23.362    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X90Y25         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]/C
                         clock pessimism              0.963    24.325    
                         clock uncertainty           -0.035    24.289    
    SLICE_X90Y25         FDRE (Setup_fdre_C_D)       -0.054    24.235    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].sr_fall_reg[3][0]
  -------------------------------------------------------------------
                         required time                         24.235    
                         arrival time                         -17.935    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                            (falling edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] fall@8.334ns)
  Data Path Delay:        1.624ns  (logic 0.446ns (27.462%)  route 1.178ns (72.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.695ns = ( 23.362 - 16.667 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 16.217 - 8.334 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] fall edge)
                                                      8.334     8.334 f  
    V16                                               0.000     8.334 f  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     8.334    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     9.406 f  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663    14.070    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.190 f  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.027    16.217    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y14         IDDR (Prop_iddr_C_Q2)        0.446    16.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/Q2
                         net (fo=1, routed)           1.178    17.841    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/iddr_out_fall_2
    SLICE_X90Y25         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.716    23.362    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    SLICE_X90Y25         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]/C
                         clock pessimism              0.963    24.325    
                         clock uncertainty           -0.035    24.289    
    SLICE_X90Y25         FDRE (Setup_fdre_C_D)       -0.065    24.224    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].sr_fall_reg[2][0]
  -------------------------------------------------------------------
                         required time                         24.224    
                         arrival time                         -17.841    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BIT_CLK_P[0] rise@16.667ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 0.608ns (12.446%)  route 4.277ns (87.554%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.677ns = ( 23.344 - 16.667 ) 
    Source Clock Delay      (SCD):    7.886ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          IDDR (Prop_iddr_C_Q1)        0.453     8.339 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/Q1
                         net (fo=4, routed)           2.658    10.997    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX_adc_frame
    SLICE_X60Y36         LUT4 (Prop_lut4_I0_O)        0.102    11.099 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/cc_fifo_write_inferred_i_1/O
                         net (fo=3, routed)           0.467    11.566    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X61Y36         LUT2 (Prop_lut2_I0_O)        0.053    11.619 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=36, routed)          1.152    12.771    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y6          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                     16.667    16.667 r  
    V16                                               0.000    16.667 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000    16.667    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.954    17.621 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           3.912    21.533    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    21.646 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         1.698    23.344    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y6          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.891    24.234    
                         clock uncertainty           -0.035    24.199    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.375    23.824    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         23.824    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                 11.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.166ns  (arrival time - required time)
  Source:                 FRM_CLK_P
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    W18                                               0.000     3.000 r  FRM_CLK_P (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_1bit_0/inst/in_p
    W18                  IBUFDS (Prop_ibufds_I_O)     0.921     3.921 r  base_mb_i/in_buf_ds_1bit_0/inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.921    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/frm_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.030     7.886    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y8          IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
                         clock pessimism              0.000     7.886    
                         clock uncertainty            0.035     7.921    
    ILOGIC_X1Y8          IDDR (Hold_iddr_C_D)         0.166     8.087    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME
  -------------------------------------------------------------------
                         required time                         -8.087    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.160ns  (arrival time - required time)
  Source:                 ADC_DIN_P[0]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    AA19                                              0.000     3.000 r  ADC_DIN_P[0] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[0]
    AA19                 IBUFDS (Prop_ibufds_I_O)     0.921     3.921 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.921    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[0]
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.024     7.880    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y18         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
                         clock pessimism              0.000     7.880    
                         clock uncertainty            0.035     7.915    
    ILOGIC_X1Y18         IDDR (Hold_iddr_C_D)         0.166     8.081    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.081    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                 -4.160    

Slack (VIOLATED) :        -4.152ns  (arrival time - required time)
  Source:                 ADC_DIN_P[3]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.934ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    Y17                                               0.000     3.000 r  ADC_DIN_P[3] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[3]
    Y17                  IBUFDS (Prop_ibufds_I_O)     0.934     3.934 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.934    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[3]
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.029     7.885    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y12         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
                         clock pessimism              0.000     7.885    
                         clock uncertainty            0.035     7.920    
    ILOGIC_X1Y12         IDDR (Hold_iddr_C_D)         0.166     8.086    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.086    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                 -4.152    

Slack (VIOLATED) :        -4.152ns  (arrival time - required time)
  Source:                 ADC_DIN_P[2]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.932ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    AB19                                              0.000     3.000 r  ADC_DIN_P[2] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[2]
    AB19                 IBUFDS (Prop_ibufds_I_O)     0.932     3.932 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.932    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[2]
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.027     7.883    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y14         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
                         clock pessimism              0.000     7.883    
                         clock uncertainty            0.035     7.918    
    ILOGIC_X1Y14         IDDR (Hold_iddr_C_D)         0.166     8.084    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.084    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                 -4.152    

Slack (VIOLATED) :        -4.139ns  (arrival time - required time)
  Source:                 ADC_DIN_P[1]
                            (input port clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
                            (rising edge-triggered cell IDDR clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.944ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.000     3.000    
    AC19                                              0.000     3.000 r  ADC_DIN_P[1] (IN)
                         net (fo=0)                   0.000     3.000    base_mb_i/in_buf_ds_4bit_0/inst/in_p[1]
    AC19                 IBUFDS (Prop_ibufds_I_O)     0.944     3.944 r  base_mb_i/in_buf_ds_4bit_0/inst/ADC_IBUF[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.000     3.944    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_din[1]
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     1.072     1.072 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           4.663     5.736    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.856 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         2.026     7.882    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/bit_clk
    ILOGIC_X1Y16         IDDR                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
                         clock pessimism              0.000     7.882    
                         clock uncertainty            0.035     7.917    
    ILOGIC_X1Y16         IDDR (Hold_iddr_C_D)         0.166     8.083    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA
  -------------------------------------------------------------------
                         required time                         -8.083    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                 -4.139    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.477%)  route 0.188ns (59.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.640     3.305    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y33         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.100     3.405 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.188     3.593    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[0]
    SLICE_X53Y33         LUT2 (Prop_lut2_I1_O)        0.028     3.621 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     3.621    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[0]
    SLICE_X53Y33         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.879     4.021    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y33         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism             -0.525     3.496    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.060     3.556    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.100ns (21.098%)  route 0.374ns (78.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.640     3.305    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y33         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.100     3.405 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.374     3.779    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[3]
    RAMB36_X2Y6          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.913     4.054    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y6          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.525     3.530    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     3.713    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.616%)  route 0.181ns (55.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.019ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.639     3.304    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X58Y32         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.118     3.422 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=3, routed)           0.181     3.603    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[2]
    SLICE_X55Y33         LUT2 (Prop_lut2_I1_O)        0.028     3.631 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     3.631    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[2]
    SLICE_X55Y33         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.877     4.019    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y33         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                         clock pessimism             -0.525     3.494    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.060     3.554    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.130ns (36.557%)  route 0.226ns (63.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.019ns
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.641     3.306    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X57Y35         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.100     3.406 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=3, routed)           0.226     3.632    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[4]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.030     3.662 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     3.662    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[3]
    SLICE_X55Y33         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.877     4.019    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y33         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.525     3.494    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.075     3.569    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by BIT_CLK_P[0]  {rise@0.000ns fall@8.334ns period=16.667ns})
  Path Group:             BIT_CLK_P[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BIT_CLK_P[0] rise@0.000ns - BIT_CLK_P[0] rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.100ns (19.840%)  route 0.404ns (80.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.429     0.429 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.210     2.639    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.665 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.641     3.306    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y34         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.100     3.406 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=3, routed)           0.404     3.810    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[7]
    RAMB36_X2Y6          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock BIT_CLK_P[0] rise edge)
                                                      0.000     0.000 r  
    V16                                               0.000     0.000 r  BIT_CLK_P[0] (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/in_buf_ds_adcbitclk/inst/in_p
    V16                  IBUFDS (Prop_ibufds_I_O)     0.510     0.510 r  base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst/O
                         net (fo=1, routed)           2.601     3.112    base_mb_i/in_buf_ds_adcbitclk/outp__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.142 r  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/O
                         net (fo=198, routed)         0.913     4.054    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y6          RAMB36E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.525     3.530    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     3.713    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BIT_CLK_P[0]
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { BIT_CLK_P[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         16.667      14.484     RAMB36_X2Y6    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         16.667      15.067     BUFGCTRL_X0Y2  base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y8    base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/IDDR_FRAME/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y18   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[0].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y16   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[1].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y14   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[2].IDDR_DATA/C
Min Period        n/a     IDDR/C              n/a            1.249         16.667      15.418     ILOGIC_X1Y12   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/QDATA_RX[3].IDDR_DATA/C
Min Period        n/a     FDRE/C              n/a            0.750         16.667      15.917     SLICE_X57Y33   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         16.667      15.917     SLICE_X56Y32   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            0.750         16.667      15.917     SLICE_X56Y32   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         8.333       7.553      SLICE_X94Y78   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         8.333       7.553      SLICE_X94Y78   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X59Y38   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X61Y37   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X61Y37   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X60Y37   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         8.333       7.933      SLICE_X60Y38   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X48Y32   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X48Y32   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         8.333       7.933      SLICE_X48Y32   base_mb_i/maroc_dc_0/inst/USR_LOGIC/QDATA_RX/adc_par_data_reg3_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         8.334       7.554      SLICE_X94Y78   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         8.334       7.554      SLICE_X94Y78   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.350         8.334       7.984      SLICE_X60Y38   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         8.334       7.984      SLICE_X60Y38   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         8.334       7.984      SLICE_X60Y38   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X58Y45   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X60Y45   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X59Y45   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X59Y45   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.334       7.984      SLICE_X60Y45   base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            3.200         16.000      12.800     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.600         16.000      14.400     BUFGCTRL_X0Y23      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 0.269ns (3.632%)  route 7.137ns (96.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.288ns = ( 14.288 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         7.137    13.762    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X86Y35         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.725    14.288    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X86Y35         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[0]/C
                         clock pessimism              0.361    14.649    
                         clock uncertainty           -0.077    14.572    
    SLICE_X86Y35         FDRE (Setup_fdre_C_R)       -0.344    14.228    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -13.762    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 0.269ns (3.632%)  route 7.137ns (96.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.288ns = ( 14.288 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         7.137    13.762    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X86Y35         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.725    14.288    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X86Y35         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[1]/C
                         clock pessimism              0.361    14.649    
                         clock uncertainty           -0.077    14.572    
    SLICE_X86Y35         FDRE (Setup_fdre_C_R)       -0.344    14.228    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -13.762    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 0.269ns (3.632%)  route 7.137ns (96.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.288ns = ( 14.288 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         7.137    13.762    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X86Y35         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.725    14.288    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X86Y35         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[2]/C
                         clock pessimism              0.361    14.649    
                         clock uncertainty           -0.077    14.572    
    SLICE_X86Y35         FDRE (Setup_fdre_C_R)       -0.344    14.228    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/FSM_sequential_txc_rd_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -13.762    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txcl_init_in_prog_dly4_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 0.269ns (3.688%)  route 7.026ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.289ns = ( 14.289 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         7.026    13.651    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X86Y37         FDSE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txcl_init_in_prog_dly4_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.726    14.289    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X86Y37         FDSE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txcl_init_in_prog_dly4_reg/C
                         clock pessimism              0.361    14.650    
                         clock uncertainty           -0.077    14.573    
    SLICE_X86Y37         FDSE (Setup_fdse_C_S)       -0.344    14.229    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txcl_init_in_prog_dly4_reg
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 0.269ns (3.881%)  route 6.662ns (96.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 14.098 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.662    13.287    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X81Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.535    14.098    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X81Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[1]/C
                         clock pessimism              0.361    14.459    
                         clock uncertainty           -0.077    14.382    
    SLICE_X81Y50         FDRE (Setup_fdre_C_R)       -0.367    14.015    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[1]
  -------------------------------------------------------------------
                         required time                         14.015    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 0.269ns (3.881%)  route 6.662ns (96.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 14.098 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.662    13.287    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X81Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.535    14.098    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X81Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[2]/C
                         clock pessimism              0.361    14.459    
                         clock uncertainty           -0.077    14.382    
    SLICE_X81Y50         FDRE (Setup_fdre_C_R)       -0.367    14.015    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[2]
  -------------------------------------------------------------------
                         required time                         14.015    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 0.269ns (3.881%)  route 6.662ns (96.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 14.098 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.662    13.287    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X81Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.535    14.098    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X81Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[5]/C
                         clock pessimism              0.361    14.459    
                         clock uncertainty           -0.077    14.382    
    SLICE_X81Y50         FDRE (Setup_fdre_C_R)       -0.367    14.015    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[5]
  -------------------------------------------------------------------
                         required time                         14.015    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 0.269ns (3.881%)  route 6.662ns (96.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.098ns = ( 14.098 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.662    13.287    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X81Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.535    14.098    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X81Y50         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[6]/C
                         clock pessimism              0.361    14.459    
                         clock uncertainty           -0.077    14.382    
    SLICE_X81Y50         FDRE (Setup_fdre_C_R)       -0.367    14.015    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_reg[6]
  -------------------------------------------------------------------
                         required time                         14.015    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.269ns (3.806%)  route 6.798ns (96.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 14.292 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.798    13.423    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X83Y48         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.729    14.292    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X83Y48         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[0]/C
                         clock pessimism              0.361    14.653    
                         clock uncertainty           -0.077    14.576    
    SLICE_X83Y48         FDRE (Setup_fdre_C_R)       -0.367    14.209    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -13.423    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.269ns (3.806%)  route 6.798ns (96.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.292ns = ( 14.292 - 8.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.442     6.356    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_clk
    SLICE_X15Y129        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDRE (Prop_fdre_C_Q)         0.269     6.625 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/tx_reset_reg/Q
                         net (fo=442, routed)         6.798    13.423    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X82Y48         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.729    14.292    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X82Y48         FDRE                                         r  base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]/C
                         clock pessimism              0.361    14.653    
                         clock uncertainty           -0.077    14.576    
    SLICE_X82Y48         FDRE (Setup_fdre_C_R)       -0.344    14.232    base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -13.423    
  -------------------------------------------------------------------
                         slack                                  0.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.553     2.406    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y146        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.100     2.506 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[18]/Q
                         net (fo=2, routed)           0.099     2.605    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/D
    SLICE_X40Y146        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.752     2.949    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/WCLK
    SLICE_X40Y146        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.420    
    SLICE_X40Y146        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.552    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.554     2.407    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y147        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y147        FDRE (Prop_fdre_C_Q)         0.100     2.507 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[22]/Q
                         net (fo=2, routed)           0.099     2.606    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/D
    SLICE_X40Y147        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.753     2.950    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/WCLK
    SLICE_X40Y147        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.421    
    SLICE_X40Y147        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.553    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.554     2.407    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y148        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_fdre_C_Q)         0.100     2.507 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[26]/Q
                         net (fo=2, routed)           0.099     2.606    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/D
    SLICE_X40Y148        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.753     2.950    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/WCLK
    SLICE_X40Y148        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.421    
    SLICE_X40Y148        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.553    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.316%)  route 0.111ns (52.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.540     2.393    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X43Y123        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.100     2.493 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[17]/Q
                         net (fo=2, routed)           0.111     2.604    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/D
    SLICE_X44Y123        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.734     2.931    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/WCLK
    SLICE_X44Y123        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.512     2.419    
    SLICE_X44Y123        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.551    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.553     2.406    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y146        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.100     2.506 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[17]/Q
                         net (fo=2, routed)           0.101     2.607    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/D
    SLICE_X38Y147        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.753     2.950    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/WCLK
    SLICE_X38Y147        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.421    
    SLICE_X38Y147        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.553    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.540     2.393    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X45Y122        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDRE (Prop_fdre_C_Q)         0.100     2.493 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/Q
                         net (fo=2, routed)           0.099     2.592    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/D
    SLICE_X46Y122        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.736     2.933    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/WCLK
    SLICE_X46Y122        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.528     2.405    
    SLICE_X46Y122        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.537    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.540     2.393    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X43Y126        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDRE (Prop_fdre_C_Q)         0.100     2.493 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/Q
                         net (fo=2, routed)           0.101     2.594    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/D
    SLICE_X42Y127        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.738     2.935    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/WCLK
    SLICE_X42Y127        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.406    
    SLICE_X42Y127        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.538    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.553     2.406    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y144        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.100     2.506 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[10]/Q
                         net (fo=2, routed)           0.100     2.606    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/D
    SLICE_X40Y144        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.752     2.949    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/WCLK
    SLICE_X40Y144        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.420    
    SLICE_X40Y144        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.549    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.552     2.405    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X39Y142        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y142        FDRE (Prop_fdre_C_Q)         0.100     2.505 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/Q
                         net (fo=2, routed)           0.101     2.606    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/D
    SLICE_X40Y143        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.752     2.949    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/WCLK
    SLICE_X40Y143        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.420    
    SLICE_X40Y143        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     2.549    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.543     2.396    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X45Y119        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.100     2.496 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]/Q
                         net (fo=2, routed)           0.101     2.597    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/D
    SLICE_X44Y119        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.739     2.936    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/WCLK
    SLICE_X44Y119        RAMD64E                                      r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.529     2.407    
    SLICE_X44Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.539    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y26     base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y27     base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y20     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y22     base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X6Y14     base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X5Y14     base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y6      base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB36_X4Y7      base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         8.000       6.400      BUFGCTRL_X0Y20   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y146    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y146    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y146    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y146    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X42Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X40Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X40Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X40Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X40Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X40Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X40Y149    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         4.000       3.090      SLICE_X44Y150    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       12.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.428ns (14.827%)  route 2.459ns (85.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 21.874 - 16.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.424     6.338    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDRE (Prop_fdre_C_Q)         0.269     6.607 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.798     7.405    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X80Y177        LUT4 (Prop_lut4_I2_O)        0.053     7.458 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.579     8.037    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I0_O)        0.053     8.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.470     8.559    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y177        LUT2 (Prop_lut2_I0_O)        0.053     8.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.612     9.225    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.311    21.874    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.464    22.338    
                         clock uncertainty           -0.085    22.253    
    SLICE_X81Y177        FDRE (Setup_fdre_C_CE)      -0.244    22.009    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.009    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 12.785    

Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.428ns (14.827%)  route 2.459ns (85.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 21.874 - 16.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.424     6.338    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDRE (Prop_fdre_C_Q)         0.269     6.607 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.798     7.405    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X80Y177        LUT4 (Prop_lut4_I2_O)        0.053     7.458 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.579     8.037    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I0_O)        0.053     8.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.470     8.559    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y177        LUT2 (Prop_lut2_I0_O)        0.053     8.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.612     9.225    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.311    21.874    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.464    22.338    
                         clock uncertainty           -0.085    22.253    
    SLICE_X81Y177        FDRE (Setup_fdre_C_CE)      -0.244    22.009    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.009    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 12.785    

Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.428ns (14.827%)  route 2.459ns (85.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 21.874 - 16.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.424     6.338    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDRE (Prop_fdre_C_Q)         0.269     6.607 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.798     7.405    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X80Y177        LUT4 (Prop_lut4_I2_O)        0.053     7.458 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.579     8.037    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I0_O)        0.053     8.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.470     8.559    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y177        LUT2 (Prop_lut2_I0_O)        0.053     8.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.612     9.225    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.311    21.874    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.464    22.338    
                         clock uncertainty           -0.085    22.253    
    SLICE_X81Y177        FDRE (Setup_fdre_C_CE)      -0.244    22.009    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.009    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 12.785    

Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.428ns (14.827%)  route 2.459ns (85.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 21.874 - 16.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.424     6.338    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDRE (Prop_fdre_C_Q)         0.269     6.607 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.798     7.405    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X80Y177        LUT4 (Prop_lut4_I2_O)        0.053     7.458 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.579     8.037    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I0_O)        0.053     8.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.470     8.559    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y177        LUT2 (Prop_lut2_I0_O)        0.053     8.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.612     9.225    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.311    21.874    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.464    22.338    
                         clock uncertainty           -0.085    22.253    
    SLICE_X81Y177        FDRE (Setup_fdre_C_CE)      -0.244    22.009    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         22.009    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 12.785    

Slack (MET) :             12.795ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.428ns (15.022%)  route 2.421ns (84.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 21.871 - 16.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.424     6.338    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDRE (Prop_fdre_C_Q)         0.269     6.607 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.798     7.405    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X80Y177        LUT4 (Prop_lut4_I2_O)        0.053     7.458 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.579     8.037    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I0_O)        0.053     8.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.470     8.559    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y177        LUT2 (Prop_lut2_I0_O)        0.053     8.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.575     9.187    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X81Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.308    21.871    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.440    22.311    
                         clock uncertainty           -0.085    22.226    
    SLICE_X81Y174        FDRE (Setup_fdre_C_CE)      -0.244    21.982    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.982    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 12.795    

Slack (MET) :             12.795ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.428ns (15.022%)  route 2.421ns (84.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 21.871 - 16.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.424     6.338    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDRE (Prop_fdre_C_Q)         0.269     6.607 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.798     7.405    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X80Y177        LUT4 (Prop_lut4_I2_O)        0.053     7.458 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.579     8.037    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I0_O)        0.053     8.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.470     8.559    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y177        LUT2 (Prop_lut2_I0_O)        0.053     8.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.575     9.187    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X81Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.308    21.871    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.440    22.311    
                         clock uncertainty           -0.085    22.226    
    SLICE_X81Y174        FDRE (Setup_fdre_C_CE)      -0.244    21.982    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.982    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 12.795    

Slack (MET) :             12.795ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.428ns (15.022%)  route 2.421ns (84.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 21.871 - 16.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.424     6.338    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDRE (Prop_fdre_C_Q)         0.269     6.607 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.798     7.405    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X80Y177        LUT4 (Prop_lut4_I2_O)        0.053     7.458 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.579     8.037    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I0_O)        0.053     8.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.470     8.559    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y177        LUT2 (Prop_lut2_I0_O)        0.053     8.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.575     9.187    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X81Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.308    21.871    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.440    22.311    
                         clock uncertainty           -0.085    22.226    
    SLICE_X81Y174        FDRE (Setup_fdre_C_CE)      -0.244    21.982    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.982    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 12.795    

Slack (MET) :             12.795ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.428ns (15.022%)  route 2.421ns (84.978%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 21.871 - 16.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.424     6.338    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDRE (Prop_fdre_C_Q)         0.269     6.607 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.798     7.405    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X80Y177        LUT4 (Prop_lut4_I2_O)        0.053     7.458 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.579     8.037    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I0_O)        0.053     8.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.470     8.559    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y177        LUT2 (Prop_lut2_I0_O)        0.053     8.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.575     9.187    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X81Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.308    21.871    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.440    22.311    
                         clock uncertainty           -0.085    22.226    
    SLICE_X81Y174        FDRE (Setup_fdre_C_CE)      -0.244    21.982    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.982    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 12.795    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.428ns (15.037%)  route 2.418ns (84.963%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 21.875 - 16.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.424     6.338    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y177        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDRE (Prop_fdre_C_Q)         0.269     6.607 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.798     7.405    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X80Y177        LUT4 (Prop_lut4_I2_O)        0.053     7.458 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.579     8.037    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I0_O)        0.053     8.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.470     8.559    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X80Y177        LUT2 (Prop_lut2_I0_O)        0.053     8.612 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.572     9.184    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X81Y178        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.312    21.875    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/userclk
    SLICE_X81Y178        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.446    22.321    
                         clock uncertainty           -0.085    22.236    
    SLICE_X81Y178        FDRE (Setup_fdre_C_CE)      -0.244    21.992    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         21.992    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.428ns (15.627%)  route 2.311ns (84.373%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.884ns = ( 21.884 - 16.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.439     6.353    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X91Y164        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y164        FDRE (Prop_fdre_C_Q)         0.269     6.622 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.724     7.346    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X89Y164        LUT6 (Prop_lut6_I4_O)        0.053     7.399 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.558     7.957    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X89Y164        LUT5 (Prop_lut5_I4_O)        0.053     8.010 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.459     8.470    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X90Y163        LUT2 (Prop_lut2_I0_O)        0.053     8.523 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.569     9.092    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X91Y166        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.321    21.884    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X91Y166        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.446    22.330    
                         clock uncertainty           -0.085    22.245    
    SLICE_X91Y166        FDRE (Setup_fdre_C_CE)      -0.244    22.001    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.001    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                 12.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[9]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.531%)  route 0.252ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y155       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.252     2.760    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.042     2.668    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[11]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.091ns (26.406%)  route 0.254ns (73.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y155       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/Q
                         net (fo=1, routed)           0.254     2.762    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[11]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[11])
                                                      0.042     2.668    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.091ns (24.026%)  route 0.288ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y155       FDRE (Prop_fdre_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/Q
                         net (fo=1, routed)           0.288     2.796    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[0])
                                                      0.040     2.666    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARDISPVAL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.100ns (22.738%)  route 0.340ns (77.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.558     2.411    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y167        FDRE (Prop_fdre_C_Q)         0.100     2.511 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[0]/Q
                         net (fo=1, routed)           0.340     2.851    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1_0[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARDISPVAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.956     3.153    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.636    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXCHARDISPVAL[0])
                                                      0.078     2.714    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.100ns (22.451%)  route 0.345ns (77.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.555     2.408    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_fdre_C_Q)         0.100     2.508 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]/Q
                         net (fo=1, routed)           0.345     2.853    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.956     3.153    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.636    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.078     2.714    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[10]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.100ns (22.950%)  route 0.336ns (77.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y153       FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/Q
                         net (fo=1, routed)           0.336     2.853    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[10]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.078     2.704    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.207%)  route 0.053ns (36.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X99Y156        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y156        FDPE (Prop_fdpe_C_Q)         0.091     2.508 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.053     2.561    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage1
    SLICE_X99Y156        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6_0
    SLICE_X99Y156        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.548     2.417    
    SLICE_X99Y156        FDPE (Hold_fdpe_C_D)        -0.006     2.411    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.207%)  route 0.053ns (36.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.524     2.377    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X73Y169        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        FDPE (Prop_fdpe_C_Q)         0.091     2.468 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.053     2.521    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/reset_stage1
    SLICE_X73Y169        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.726     2.923    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X73Y169        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.546     2.377    
    SLICE_X73Y169        FDPE (Hold_fdpe_C_D)        -0.006     2.371    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARISK[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.100ns (21.840%)  route 0.358ns (78.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.554     2.407    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y171        FDRE (Prop_fdre_C_Q)         0.100     2.507 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]/Q
                         net (fo=1, routed)           0.358     2.865    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1_1[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARISK[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.956     3.153    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.517     2.636    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXCHARISK[1])
                                                      0.078     2.714    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARISK[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.593%)  route 0.343ns (77.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y153       FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/Q
                         net (fo=1, routed)           0.343     2.860    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1_2[1]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARISK[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.963     3.160    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.534     2.626    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXCHARISK[1])
                                                      0.078     2.704    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            4.000         16.000      12.000     GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.600         16.000      14.400     BUFGCTRL_X0Y18      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X72Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X72Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X72Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X74Y179       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X74Y179       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X74Y179       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X84Y177       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X84Y177       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X84Y177       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X80Y178       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X73Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X72Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X72Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X72Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X72Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X72Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X72Y182       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X81Y174       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X81Y174       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X81Y174       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/clk_wiz_0/inst/clk_in1
  To Clock:  base_mb_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_mb_clk_wiz_0_0
  To Clock:  clk_10_base_mb_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         16.000      14.400     BUFGCTRL_X0Y10   base_mb_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.700         16.000      15.300     SLICE_X56Y49     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X56Y49     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X56Y49     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X56Y49     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X56Y49     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_320_base_mb_clk_wiz_0_0
  To Clock:  clk_320_base_mb_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/flash_control_0/inst/ODDR_FLASH/D2
                            (rising edge-triggered cell ODDR clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.502ns (25.537%)  route 1.464ns (74.463%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.053 - 3.200 ) 
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.899     1.901    base_mb_i/flash_control_0/inst/hs_clk
    SLICE_X104Y37        FDRE                                         r  base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDRE (Prop_fdre_C_Q)         0.282     2.183 f  base_mb_i/flash_control_0/inst/hs_count_reg[1]/Q
                         net (fo=5, routed)           0.335     2.518    base_mb_i/flash_control_0/inst/hs_count_reg__0[1]
    SLICE_X104Y37        LUT6 (Prop_lut6_I2_O)        0.153     2.671 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_4/O
                         net (fo=1, routed)           0.442     3.113    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_4_n_0
    SLICE_X105Y37        LUT4 (Prop_lut4_I2_O)        0.067     3.180 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_2/O
                         net (fo=1, routed)           0.687     3.867    base_mb_i/flash_control_0/inst/pulse_f
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.851     5.053    base_mb_i/flash_control_0/inst/hs_clk
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/C
                         clock pessimism              0.086     5.139    
                         clock uncertainty           -0.071     5.068    
    OLOGIC_X1Y28         ODDR (Setup_oddr_C_D2)      -0.686     4.382    base_mb_i/flash_control_0/inst/ODDR_FLASH
  -------------------------------------------------------------------
                         required time                          4.382    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/flash_control_0/inst/ODDR_FLASH/D1
                            (rising edge-triggered cell ODDR clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.488ns (27.023%)  route 1.318ns (72.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.053 - 3.200 ) 
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.899     1.901    base_mb_i/flash_control_0/inst/hs_clk
    SLICE_X104Y37        FDRE                                         r  base_mb_i/flash_control_0/inst/hs_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDRE (Prop_fdre_C_Q)         0.282     2.183 f  base_mb_i/flash_control_0/inst/hs_count_reg[1]/Q
                         net (fo=5, routed)           0.348     2.531    base_mb_i/flash_control_0/inst/hs_count_reg__0[1]
    SLICE_X104Y37        LUT6 (Prop_lut6_I2_O)        0.153     2.684 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3/O
                         net (fo=2, routed)           0.297     2.981    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_3_n_0
    SLICE_X105Y37        LUT2 (Prop_lut2_I0_O)        0.053     3.034 r  base_mb_i/flash_control_0/inst/ODDR_FLASH_i_1/O
                         net (fo=1, routed)           0.673     3.707    base_mb_i/flash_control_0/inst/ODDR_FLASH_i_1_n_0
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.851     5.053    base_mb_i/flash_control_0/inst/hs_clk
    OLOGIC_X1Y28         ODDR                                         r  base_mb_i/flash_control_0/inst/ODDR_FLASH/C
                         clock pessimism              0.086     5.139    
                         clock uncertainty           -0.071     5.068    
    OLOGIC_X1Y28         ODDR (Setup_oddr_C_D1)      -0.576     4.492    base_mb_i/flash_control_0/inst/ODDR_FLASH
  -------------------------------------------------------------------
                         required time                          4.492    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.401ns (23.268%)  route 1.322ns (76.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 4.876 - 3.200 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.782     1.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.246     2.030 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/Q
                         net (fo=1, routed)           0.344     2.374    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.155     2.529 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.979     3.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.674     4.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/C
                         clock pessimism              0.014     4.890    
                         clock uncertainty           -0.071     4.819    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.244     4.575    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.401ns (23.268%)  route 1.322ns (76.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 4.876 - 3.200 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.782     1.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.246     2.030 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/Q
                         net (fo=1, routed)           0.344     2.374    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.155     2.529 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.979     3.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.674     4.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/C
                         clock pessimism              0.014     4.890    
                         clock uncertainty           -0.071     4.819    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.244     4.575    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.401ns (23.268%)  route 1.322ns (76.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 4.876 - 3.200 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.782     1.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.246     2.030 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/Q
                         net (fo=1, routed)           0.344     2.374    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.155     2.529 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.979     3.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.674     4.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]/C
                         clock pessimism              0.014     4.890    
                         clock uncertainty           -0.071     4.819    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.244     4.575    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[1]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.401ns (23.268%)  route 1.322ns (76.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 4.876 - 3.200 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.782     1.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.246     2.030 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/Q
                         net (fo=1, routed)           0.344     2.374    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.155     2.529 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.979     3.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.674     4.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]/C
                         clock pessimism              0.014     4.890    
                         clock uncertainty           -0.071     4.819    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.244     4.575    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[2]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.401ns (23.268%)  route 1.322ns (76.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 4.876 - 3.200 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.782     1.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.246     2.030 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/Q
                         net (fo=1, routed)           0.344     2.374    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.155     2.529 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.979     3.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.674     4.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/C
                         clock pessimism              0.014     4.890    
                         clock uncertainty           -0.071     4.819    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.244     4.575    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.401ns (23.268%)  route 1.322ns (76.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 4.876 - 3.200 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.782     1.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.246     2.030 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/Q
                         net (fo=1, routed)           0.344     2.374    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.155     2.529 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.979     3.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.674     4.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]/C
                         clock pessimism              0.014     4.890    
                         clock uncertainty           -0.071     4.819    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.244     4.575    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.401ns (23.268%)  route 1.322ns (76.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 4.876 - 3.200 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.782     1.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.246     2.030 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/Q
                         net (fo=1, routed)           0.344     2.374    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.155     2.529 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.979     3.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.674     4.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[7]/C
                         clock pessimism              0.014     4.890    
                         clock uncertainty           -0.071     4.819    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.244     4.575    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[7]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.401ns (23.268%)  route 1.322ns (76.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 4.876 - 3.200 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.782     1.784    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.246     2.030 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/Q
                         net (fo=1, routed)           0.344     2.374    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1
    SLICE_X56Y49         LUT2 (Prop_lut2_I1_O)        0.155     2.529 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held[31]_i_1/O
                         net (fo=32, routed)          0.979     3.507    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_load
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.674     4.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/C
                         clock pessimism              0.014     4.890    
                         clock uncertainty           -0.071     4.819    
    SLICE_X47Y37         FDRE (Setup_fdre_C_CE)      -0.244     4.575    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.646     0.648    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.100     0.748 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.803    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg[0]
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/C
                         clock pessimism             -0.239     0.648    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.047     0.695    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.582     0.584    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X56Y72         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.100     0.684 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[0]/Q
                         net (fo=1, routed)           0.061     0.745    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg[0]
    SLICE_X56Y72         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.799     0.801    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X56Y72         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]/C
                         clock pessimism             -0.217     0.584    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.047     0.631    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/one_pipeline.sreg_pipe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/write_ET_sync_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.646     0.648    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/one_pipeline.sreg_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.100     0.748 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/one_pipeline.sreg_pipe_reg/Q
                         net (fo=2, routed)           0.067     0.815    base_mb_i/maroc_dc_0/inst/USR_LOGIC/write_ET_sync
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/write_ET_sync_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/write_ET_sync_d1_reg/C
                         clock pessimism             -0.239     0.648    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.049     0.697    base_mb_i/maroc_dc_0/inst/USR_LOGIC/write_ET_sync_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/one_pipeline.sreg_pipe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.692%)  route 0.334ns (72.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.591     0.593    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/ET_clk
    SLICE_X56Y60         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/one_pipeline.sreg_pipe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.100     0.693 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/one_pipeline.sreg_pipe_reg/Q
                         net (fo=1, routed)           0.334     1.027    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/one_pipeline.sreg_pipe
    SLICE_X57Y49         LUT4 (Prop_lut4_I1_O)        0.028     1.055 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0/hold_ET_i_1/O
                         net (fo=1, routed)           0.000     1.055    base_mb_i/maroc_dc_0/inst/USR_LOGIC/S0_n_0
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X57Y49         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg/C
                         clock pessimism             -0.028     0.859    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.060     0.919    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.063%)  route 0.108ns (51.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.648     0.650    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X48Y40         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.100     0.750 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[13]/Q
                         net (fo=1, routed)           0.108     0.858    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[13]
    SLICE_X50Y40         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X50Y40         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/C
                         clock pessimism             -0.208     0.679    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.037     0.716    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.245%)  route 0.103ns (50.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.646     0.648    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X52Y41         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.100     0.748 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[27]/Q
                         net (fo=1, routed)           0.103     0.851    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[27]
    SLICE_X52Y40         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X52Y40         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[27]/C
                         clock pessimism             -0.225     0.662    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.043     0.705    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.683%)  route 0.105ns (51.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.646     0.648    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X52Y41         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.100     0.748 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[21]/Q
                         net (fo=1, routed)           0.105     0.853    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[21]
    SLICE_X52Y40         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X52Y40         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[21]/C
                         clock pessimism             -0.225     0.662    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.040     0.702    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.547%)  route 0.098ns (49.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.651     0.653    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X47Y38         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.100     0.753 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[12]/Q
                         net (fo=1, routed)           0.098     0.851    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[12]
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.888     0.890    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X47Y37         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/C
                         clock pessimism             -0.225     0.665    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.032     0.697    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.598%)  route 0.110ns (52.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.646     0.648    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X52Y41         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.100     0.748 r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[23]/Q
                         net (fo=1, routed)           0.110     0.858    base_mb_i/maroc_dc_0/inst/USR_LOGIC/elapsed_time[23]
    SLICE_X53Y41         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_clk
    SLICE_X53Y41         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[23]/C
                         clock pessimism             -0.228     0.659    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.040     0.699    base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_320_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.139%)  route 0.112ns (52.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.648     0.650    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X49Y41         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.100     0.750 r  base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[10]/Q
                         net (fo=2, routed)           0.112     0.862    base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[10]
    SLICE_X48Y40         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.887     0.889    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X48Y40         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[10]/C
                         clock pessimism             -0.225     0.664    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.032     0.696    base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_320_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         3.200       1.600      BUFGCTRL_X0Y3    base_mb_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.200       1.951      MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         3.200       1.951      OLOGIC_X1Y28     base_mb_i/flash_control_0/inst/ODDR_FLASH/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X48Y38     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X48Y38     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X48Y38     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.200       2.450      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.200       210.160    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X57Y49     base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X57Y49     base_mb_i/maroc_dc_0/inst/USR_LOGIC/S1/sreg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X57Y49     base_mb_i/maroc_dc_0/inst/USR_LOGIC/hold_ET_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X57Y49     base_mb_i/maroc_dc_0/inst/USR_LOGIC/write_ET_sync_d1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X48Y40     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.600       1.200      SLICE_X48Y40     base_mb_i/elapsed_time_gen_0/inst/ET_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X48Y38     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X49Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X47Y37     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X50Y40     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X50Y40     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X48Y38     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X48Y36     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X48Y38     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         1.600       1.250      SLICE_X50Y40     base_mb_i/maroc_dc_0/inst/USR_LOGIC/ET_held_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_mb_clk_wiz_0_0
  To Clock:  clkfbout_base_mb_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_mb_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         16.000      14.400     BUFGCTRL_X0Y9    base_mb_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_mb_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 0.587ns (6.985%)  route 7.817ns (93.015%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.795     1.797    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y46         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.269     2.066 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=7, routed)           1.105     3.171    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[0]
    SLICE_X27Y70         LUT6 (Prop_lut6_I3_O)        0.053     3.224 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.970     4.194    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.053     4.247 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.782     6.029    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X20Y145        LUT5 (Prop_lut5_I0_O)        0.053     6.082 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           1.650     7.732    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[487]
    SLICE_X52Y86         LUT6 (Prop_lut6_I1_O)        0.053     7.785 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_6/O
                         net (fo=1, routed)           0.755     8.540    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_6_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I5_O)        0.053     8.593 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_2/O
                         net (fo=1, routed)           0.945     9.538    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_2_n_0
    SLICE_X22Y71         LUT5 (Prop_lut5_I2_O)        0.053     9.591 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.610    10.201    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X24Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.487    11.489    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism              0.012    11.501    
                         clock uncertainty           -0.081    11.420    
    SLICE_X24Y59         FDRE (Setup_fdre_C_D)       -0.034    11.386    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 0.640ns (7.535%)  route 7.854ns (92.465%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.795     1.797    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y46         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.269     2.066 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=7, routed)           1.105     3.171    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[0]
    SLICE_X27Y70         LUT6 (Prop_lut6_I3_O)        0.053     3.224 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.970     4.194    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.053     4.247 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.782     6.029    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X20Y145        LUT5 (Prop_lut5_I0_O)        0.053     6.082 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           1.650     7.732    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[487]
    SLICE_X52Y86         LUT6 (Prop_lut6_I1_O)        0.053     7.785 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_6/O
                         net (fo=1, routed)           0.755     8.540    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_6_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I5_O)        0.053     8.593 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_2/O
                         net (fo=1, routed)           0.945     9.538    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_2_n_0
    SLICE_X22Y71         LUT5 (Prop_lut5_I2_O)        0.053     9.591 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.647    10.238    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X21Y58         LUT3 (Prop_lut3_I0_O)        0.053    10.291 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    10.291    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X21Y58         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.536    11.538    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y58         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.012    11.550    
                         clock uncertainty           -0.081    11.469    
    SLICE_X21Y58         FDRE (Setup_fdre_C_D)        0.035    11.504    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         11.504    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 0.269ns (3.310%)  route 7.857ns (96.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.709     1.711    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clkb
    SLICE_X3Y52          FDRE                                         r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.269     1.980 r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=65, routed)          7.857     9.837    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X3Y14         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.496    11.498    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.012    11.510    
                         clock uncertainty           -0.081    11.428    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.304    11.124    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 0.654ns (7.850%)  route 7.677ns (92.150%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.795     1.797    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y46         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.269     2.066 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=7, routed)           1.105     3.171    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[0]
    SLICE_X27Y70         LUT6 (Prop_lut6_I3_O)        0.053     3.224 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.970     4.194    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.053     4.247 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.535     5.783    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X22Y143        LUT5 (Prop_lut5_I0_O)        0.053     5.836 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           1.644     7.479    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[486]
    SLICE_X48Y88         LUT6 (Prop_lut6_I1_O)        0.053     7.532 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_6/O
                         net (fo=1, routed)           0.725     8.257    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_6_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.053     8.310 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2/O
                         net (fo=1, routed)           0.781     9.091    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2_n_0
    SLICE_X29Y70         LUT5 (Prop_lut5_I2_O)        0.053     9.144 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           0.917    10.061    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X26Y59         LUT3 (Prop_lut3_I0_O)        0.067    10.128 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.000    10.128    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X26Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.487    11.489    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X26Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.012    11.501    
                         clock uncertainty           -0.081    11.420    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)        0.063    11.483    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 0.657ns (7.950%)  route 7.607ns (92.050%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.795     1.797    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y46         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.269     2.066 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=7, routed)           1.105     3.171    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[0]
    SLICE_X27Y70         LUT6 (Prop_lut6_I3_O)        0.053     3.224 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.970     4.194    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.053     4.247 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.528     5.776    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X22Y143        LUT5 (Prop_lut5_I0_O)        0.053     5.829 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           1.852     7.681    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[485]
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.053     7.734 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_6/O
                         net (fo=1, routed)           0.384     8.118    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_6_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.053     8.171 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2/O
                         net (fo=1, routed)           0.982     9.153    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2_n_0
    SLICE_X29Y70         LUT5 (Prop_lut5_I2_O)        0.053     9.206 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1/O
                         net (fo=2, routed)           0.785     9.991    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1_n_0
    SLICE_X26Y59         LUT3 (Prop_lut3_I0_O)        0.070    10.061 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000    10.061    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X26Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.487    11.489    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X26Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.012    11.501    
                         clock uncertainty           -0.081    11.420    
    SLICE_X26Y59         FDRE (Setup_fdre_C_D)        0.063    11.483    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 0.640ns (7.810%)  route 7.555ns (92.190%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.795     1.797    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y46         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.269     2.066 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=7, routed)           1.105     3.171    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[0]
    SLICE_X27Y70         LUT6 (Prop_lut6_I3_O)        0.053     3.224 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.970     4.194    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.053     4.247 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.648     5.895    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X14Y144        LUT5 (Prop_lut5_I0_O)        0.053     5.948 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0/O
                         net (fo=1, routed)           1.956     7.904    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arready[15]
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.053     7.957 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_4/O
                         net (fo=1, routed)           0.431     8.388    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]_2
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.053     8.441 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_2/O
                         net (fo=2, routed)           0.634     9.074    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d0[1]
    SLICE_X37Y83         LUT5 (Prop_lut5_I0_O)        0.053     9.127 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/gen_arbiter.m_grant_hot_i[1]_i_4/O
                         net (fo=5, routed)           0.811     9.939    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.any_grant_reg_4
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.053     9.992 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     9.992    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X31Y71         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.476    11.478    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y71         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.012    11.490    
                         clock uncertainty           -0.081    11.409    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)        0.035    11.444    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.444    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 0.640ns (7.813%)  route 7.552ns (92.187%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.795     1.797    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y46         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.269     2.066 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=7, routed)           1.105     3.171    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[0]
    SLICE_X27Y70         LUT6 (Prop_lut6_I3_O)        0.053     3.224 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.970     4.194    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.053     4.247 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.648     5.895    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X14Y144        LUT5 (Prop_lut5_I0_O)        0.053     5.948 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0/O
                         net (fo=1, routed)           1.956     7.904    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arready[15]
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.053     7.957 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_4/O
                         net (fo=1, routed)           0.431     8.388    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]_2
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.053     8.441 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_2/O
                         net (fo=2, routed)           0.634     9.074    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d0[1]
    SLICE_X37Y83         LUT5 (Prop_lut5_I0_O)        0.053     9.127 f  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/gen_arbiter.m_grant_hot_i[1]_i_4/O
                         net (fo=5, routed)           0.808     9.936    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.any_grant_reg_4
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.053     9.989 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.989    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0
    SLICE_X31Y71         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.476    11.478    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y71         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[1]/C
                         clock pessimism              0.012    11.490    
                         clock uncertainty           -0.081    11.409    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)        0.034    11.443    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 0.652ns (7.943%)  route 7.557ns (92.057%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.795     1.797    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y46         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.269     2.066 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=7, routed)           1.105     3.171    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[0]
    SLICE_X27Y70         LUT6 (Prop_lut6_I3_O)        0.053     3.224 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.970     4.194    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.053     4.247 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.670     5.917    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X22Y142        LUT5 (Prop_lut5_I0_O)        0.053     5.970 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           1.724     7.694    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[509]
    SLICE_X59Y84         LUT6 (Prop_lut6_I1_O)        0.053     7.747 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_6/O
                         net (fo=1, routed)           0.586     8.332    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_6_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053     8.385 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2/O
                         net (fo=1, routed)           0.303     8.688    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I0_O)        0.053     8.741 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           1.200     9.941    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X35Y60         LUT3 (Prop_lut3_I0_O)        0.065    10.006 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.000    10.006    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X35Y60         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.486    11.488    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y60         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.012    11.500    
                         clock uncertainty           -0.081    11.419    
    SLICE_X35Y60         FDRE (Setup_fdre_C_D)        0.063    11.482    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 0.652ns (7.896%)  route 7.606ns (92.104%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.795     1.797    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y46         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.269     2.066 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=7, routed)           1.105     3.171    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[0]
    SLICE_X27Y70         LUT6 (Prop_lut6_I3_O)        0.053     3.224 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.970     4.194    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.053     4.247 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.633     5.880    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X20Y145        LUT5 (Prop_lut5_I0_O)        0.053     5.933 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[13]_INST_0/O
                         net (fo=1, routed)           1.661     7.594    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[493]
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.053     7.647 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_6/O
                         net (fo=1, routed)           0.572     8.219    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_6_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.053     8.272 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_2/O
                         net (fo=1, routed)           0.203     8.475    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_2_n_0
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.053     8.528 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1/O
                         net (fo=2, routed)           1.462     9.990    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1_n_0
    SLICE_X21Y58         LUT3 (Prop_lut3_I0_O)        0.065    10.055 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000    10.055    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X21Y58         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.536    11.538    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y58         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism              0.012    11.550    
                         clock uncertainty           -0.081    11.469    
    SLICE_X21Y58         FDRE (Setup_fdre_C_D)        0.063    11.532    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 0.654ns (7.971%)  route 7.551ns (92.029%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.795     1.797    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y46         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.269     2.066 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=7, routed)           1.105     3.171    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARADDR[0]
    SLICE_X27Y70         LUT6 (Prop_lut6_I3_O)        0.053     3.224 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.970     4.194    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_7_n_0
    SLICE_X27Y85         LUT6 (Prop_lut6_I5_O)        0.053     4.247 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=39, routed)          1.613     5.860    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/gen_arbiter.m_amesg_i_reg[18]_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I0_O)        0.053     5.913 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           1.512     7.425    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[504]
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.053     7.478 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_6/O
                         net (fo=1, routed)           0.506     7.984    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_6_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.053     8.037 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_2/O
                         net (fo=1, routed)           0.462     8.500    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_2_n_0
    SLICE_X62Y75         LUT3 (Prop_lut3_I0_O)        0.053     8.553 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1/O
                         net (fo=2, routed)           1.382     9.935    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1_n_0
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.067    10.002 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000    10.002    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X35Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.486    11.488    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y59         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                         clock pessimism              0.012    11.500    
                         clock uncertainty           -0.081    11.419    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.063    11.482    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  1.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.425%)  route 0.205ns (61.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.612     0.614    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X5Y147         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_fdre_C_Q)         0.100     0.714 f  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[29]/Q
                         net (fo=21, routed)          0.205     0.919    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/p_5_in[0]
    SLICE_X2Y150         LUT6 (Prop_lut6_I2_O)        0.028     0.947 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[8]_i_1/O
                         net (fo=1, routed)           0.000     0.947    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE[8]_i_1_n_0
    SLICE_X2Y150         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.805     0.807    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/S_AXI_ACLK
    SLICE_X2Y150         FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[8]/C
                         clock pessimism              0.000     0.807    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.087     0.894    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_RdCE_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.442%)  route 0.167ns (58.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.632     0.634    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y54         FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDCE (Prop_fdce_C_Q)         0.118     0.752 r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=5, routed)           0.167     0.919    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]
    RAMB36_X5Y10         RAMB36E1                                     r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y10         RAMB36E1                                     r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.205     0.682    
    RAMB36_X5Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.865    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/ip2shim_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.599%)  route 0.196ns (62.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.568     0.570    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/S_AXI_ACLK
    SLICE_X12Y151        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/ip2shim_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.118     0.688 r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/ip2shim_data_reg[17]/Q
                         net (fo=1, routed)           0.196     0.884    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/Q[14]
    SLICE_X12Y147        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.782     0.784    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X12Y147        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism              0.000     0.784    
    SLICE_X12Y147        FDRE (Hold_fdre_C_D)         0.040     0.824    base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.091ns (35.716%)  route 0.164ns (64.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.632     0.634    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X89Y53         FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.091     0.725 r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/Q
                         net (fo=5, routed)           0.164     0.889    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[8]
    RAMB36_X5Y10         RAMB36E1                                     r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y10         RAMB36E1                                     r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.205     0.682    
    RAMB36_X5Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.147     0.829    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.247%)  route 0.201ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.543     0.545    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X51Y143        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=240, routed)         0.201     0.846    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/A3
    SLICE_X50Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.741     0.743    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/WCLK
    SLICE_X50Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
                         clock pessimism             -0.185     0.558    
    SLICE_X50Y142        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     0.783    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.247%)  route 0.201ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.543     0.545    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X51Y143        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=240, routed)         0.201     0.846    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/A3
    SLICE_X50Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.741     0.743    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/WCLK
    SLICE_X50Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.185     0.558    
    SLICE_X50Y142        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     0.783    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.247%)  route 0.201ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.543     0.545    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X51Y143        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=240, routed)         0.201     0.846    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/A3
    SLICE_X50Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.741     0.743    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/WCLK
    SLICE_X50Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP/CLK
                         clock pessimism             -0.185     0.558    
    SLICE_X50Y142        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     0.783    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.247%)  route 0.201ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.543     0.545    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X51Y143        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.100     0.645 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=240, routed)         0.201     0.846    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/A3
    SLICE_X50Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.741     0.743    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/WCLK
    SLICE_X50Y142        RAMD64E                                      r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.185     0.558    
    SLICE_X50Y142        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     0.783    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.118ns (38.982%)  route 0.185ns (61.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.600     0.602    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X38Y62         FDRE                                         r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.118     0.720 r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=611, routed)         0.185     0.905    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/ADDRD3
    SLICE_X40Y62         RAMD64E                                      r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.818     0.820    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/WCLK
    SLICE_X40Y62         RAMD64E                                      r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/RAMA/CLK
                         clock pessimism             -0.205     0.615    
    SLICE_X40Y62         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     0.840    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.118ns (38.982%)  route 0.185ns (61.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.600     0.602    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X38Y62         FDRE                                         r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.118     0.720 r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=611, routed)         0.185     0.905    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/ADDRD3
    SLICE_X40Y62         RAMD64E                                      r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.818     0.820    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/WCLK
    SLICE_X40Y62         RAMD64E                                      r  base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/RAMB/CLK
                         clock pessimism             -0.205     0.615    
    SLICE_X40Y62         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     0.840    base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y22     base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X1Y22     base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X3Y14     base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X3Y14     base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X5Y38     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X5Y38     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X6Y36     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X6Y36     base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451         10.000      7.549      RAMB36_X1Y1      base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y42     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y42     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y42     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y42     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y52     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y52     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y52     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.910         5.000       4.090      SLICE_X42Y52     base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y41     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X22Y41     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         5.000       4.090      SLICE_X20Y44     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.534ns (12.811%)  route 3.634ns (87.189%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.285     5.617    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.534ns (12.811%)  route 3.634ns (87.189%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.285     5.617    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.534ns (12.811%)  route 3.634ns (87.189%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.285     5.617    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.534ns (12.811%)  route 3.634ns (87.189%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.285     5.617    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.534ns (12.811%)  route 3.634ns (87.189%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.285     5.617    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.534ns (12.811%)  route 3.634ns (87.189%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.285     5.617    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.534ns (12.811%)  route 3.634ns (87.189%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.285     5.617    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.534ns (12.811%)  route 3.634ns (87.189%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.285     5.617    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/SR[0]
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/hs_clk
    SLICE_X36Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.534ns (12.815%)  route 3.633ns (87.185%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.283     5.616    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X39Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X39Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[5]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X39Y97         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.534ns (12.818%)  route 3.632ns (87.182%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     1.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     1.718 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     2.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     3.043 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     4.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     4.221 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     4.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     4.828 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244     5.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053     5.125 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.154     5.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/slv_reg8_reg[16][0]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.053     5.333 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count[7]_i_1__0/O
                         net (fo=16, routed)          0.283     5.615    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/SR[0]
    SLICE_X37Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.486     6.488    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/hs_clk
    SLICE_X37Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]/C
                         clock pessimism              0.010     6.498    
                         clock uncertainty           -0.073     6.425    
    SLICE_X37Y96         FDRE (Setup_fdre_C_R)       -0.367     6.058    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.058    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.222ns (56.401%)  route 0.172ns (43.599%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.548     0.550    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/hs_clk
    SLICE_X68Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.118     0.668 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[16]/Q
                         net (fo=2, routed)           0.172     0.840    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/im_counter[177]_37[16]
    SLICE_X71Y99         LUT6 (Prop_lut6_I3_O)        0.028     0.868 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout[16]_i_4/O
                         net (fo=1, routed)           0.000     0.868    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout[16]_i_4_n_0
    SLICE_X71Y99         MUXF7 (Prop_muxf7_I0_O)      0.059     0.927 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     0.927    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[16]_i_2_n_0
    SLICE_X71Y99         MUXF8 (Prop_muxf8_I0_O)      0.017     0.944 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.944    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[16]_i_1_n_0
    SLICE_X71Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.819     0.821    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/hs_clk
    SLICE_X71Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[16]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.070     0.883    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.222ns (54.640%)  route 0.184ns (45.360%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.544     0.546    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/hs_clk
    SLICE_X50Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.118     0.664 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[15]/Q
                         net (fo=2, routed)           0.184     0.848    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg_0[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I3_O)        0.028     0.876 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/dout[15]_i_5__0/O
                         net (fo=1, routed)           0.000     0.876    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[15]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.059     0.935 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[15]_i_2__0/O
                         net (fo=1, routed)           0.000     0.935    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[15]_i_2__0_n_0
    SLICE_X51Y97         MUXF8 (Prop_muxf8_I0_O)      0.017     0.952 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.952    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/D[15]
    SLICE_X51Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.815     0.817    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/hs_clk
    SLICE_X51Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[15]/C
                         clock pessimism             -0.008     0.809    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.070     0.879    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.222ns (54.572%)  route 0.185ns (45.428%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.544     0.546    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/hs_clk
    SLICE_X50Y102        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.118     0.664 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[22]/Q
                         net (fo=2, routed)           0.185     0.849    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg_0[22]
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.028     0.877 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/dout[22]_i_5__0/O
                         net (fo=1, routed)           0.000     0.877    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[22]_0
    SLICE_X51Y99         MUXF7 (Prop_muxf7_I1_O)      0.059     0.936 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[22]_i_2__0/O
                         net (fo=1, routed)           0.000     0.936    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[22]_i_2__0_n_0
    SLICE_X51Y99         MUXF8 (Prop_muxf8_I0_O)      0.017     0.953 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/dout_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000     0.953    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/D[22]
    SLICE_X51Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.815     0.817    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/hs_clk
    SLICE_X51Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[22]/C
                         clock pessimism             -0.008     0.809    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.070     0.879    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[14].MUX_L/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/FDPE_ED0/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/FDPE_ED1/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.490%)  route 0.160ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.594     0.596    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/hs_clk
    SLICE_X59Y98         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/FDPE_ED0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDPE (Prop_fdpe_C_Q)         0.100     0.696 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/FDPE_ED0/Q
                         net (fo=1, routed)           0.160     0.856    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/Q1
    SLICE_X59Y102        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/FDPE_ED1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.741     0.743    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/hs_clk
    SLICE_X59Y102        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/FDPE_ED1/C
                         clock pessimism             -0.008     0.735    
    SLICE_X59Y102        FDPE (Hold_fdpe_C_D)         0.040     0.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[226].ED/FDPE_ED1
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.195ns (47.009%)  route 0.220ns (52.991%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.548     0.550    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/hs_clk
    SLICE_X69Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.100     0.650 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[8]/Q
                         net (fo=2, routed)           0.220     0.870    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/im_counter[184]_30[8]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.028     0.898 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout[8]_i_6/O
                         net (fo=1, routed)           0.000     0.898    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout[8]_i_6_n_0
    SLICE_X73Y94         MUXF7 (Prop_muxf7_I0_O)      0.050     0.948 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     0.948    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[8]_i_3_n_0
    SLICE_X73Y94         MUXF8 (Prop_muxf8_I1_O)      0.017     0.965 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.965    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[8]_i_1_n_0
    SLICE_X73Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.819     0.821    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/hs_clk
    SLICE_X73Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[8]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X73Y94         FDRE (Hold_fdre_C_D)         0.070     0.883    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[11].MUX_L/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.222ns (53.336%)  route 0.194ns (46.664%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.547     0.549    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/hs_clk
    SLICE_X62Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.118     0.667 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[23]/Q
                         net (fo=2, routed)           0.194     0.861    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/im_counter[151]_63[23]
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.028     0.889 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout[23]_i_5/O
                         net (fo=1, routed)           0.000     0.889    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout[23]_i_5_n_0
    SLICE_X63Y98         MUXF7 (Prop_muxf7_I1_O)      0.059     0.948 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     0.948    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout_reg[23]_i_2_n_0
    SLICE_X63Y98         MUXF8 (Prop_muxf8_I0_O)      0.017     0.965 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.965    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout_reg[23]_i_1_n_0
    SLICE_X63Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.817     0.819    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/hs_clk
    SLICE_X63Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout_reg[23]/C
                         clock pessimism             -0.008     0.811    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.070     0.881    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[9].MUX_L/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.221%)  route 0.054ns (29.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.545     0.547    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED/hs_clk
    SLICE_X69Y111        FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDPE (Prop_fdpe_C_Q)         0.100     0.647 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.054     0.701    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED/Q3
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.028     0.729 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED/masked_chan_trig[191]_i_1/O
                         net (fo=1, routed)           0.000     0.729    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED_n_0
    SLICE_X68Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.744     0.746    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X68Y111        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[191]/C
                         clock pessimism             -0.188     0.558    
    SLICE_X68Y111        FDRE (Hold_fdre_C_D)         0.087     0.645    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[191]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[17].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.631     0.633    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[17].ED/hs_clk
    SLICE_X19Y89         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[17].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y89         FDPE (Prop_fdpe_C_Q)         0.100     0.733 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[17].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.055     0.788    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[17].ED/Q3
    SLICE_X18Y89         LUT3 (Prop_lut3_I0_O)        0.028     0.816 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[17].ED/masked_chan_trig[17]_i_1/O
                         net (fo=1, routed)           0.000     0.816    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[17].ED_n_2
    SLICE_X18Y89         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.851     0.853    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X18Y89         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[17]/C
                         clock pessimism             -0.209     0.644    
    SLICE_X18Y89         FDRE (Hold_fdre_C_D)         0.087     0.731    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[115].ED/FDPE_ED2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.631     0.633    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[115].ED/hs_clk
    SLICE_X21Y91         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[115].ED/FDPE_ED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.733 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[115].ED/FDPE_ED2/Q
                         net (fo=1, routed)           0.056     0.789    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[115].ED/Q3
    SLICE_X20Y91         LUT3 (Prop_lut3_I0_O)        0.028     0.817 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[115].ED/masked_chan_trig[115]_i_1/O
                         net (fo=1, routed)           0.000     0.817    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[115].ED_n_2
    SLICE_X20Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.851     0.853    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X20Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[115]/C
                         clock pessimism             -0.209     0.644    
    SLICE_X20Y91         FDRE (Hold_fdre_C_D)         0.087     0.731    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.217ns (48.579%)  route 0.230ns (51.421%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.582     0.584    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/hs_clk
    SLICE_X10Y102        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.118     0.702 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[7]/Q
                         net (fo=2, routed)           0.230     0.932    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/im_counter[119]_139[7]
    SLICE_X12Y96         LUT6 (Prop_lut6_I0_O)        0.028     0.960 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout[7]_i_5/O
                         net (fo=1, routed)           0.000     0.960    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout[7]_i_5_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.054     1.014 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.014    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout_reg[7]_i_2_n_0
    SLICE_X12Y96         MUXF8 (Prop_muxf8_I0_O)      0.017     1.031 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.031    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout_reg[7]_i_1_n_0
    SLICE_X12Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.853     0.855    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/hs_clk
    SLICE_X12Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout_reg[7]/C
                         clock pessimism             -0.008     0.847    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.092     0.939    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_MUX[7].MUX_L/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFG/I                        n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0       base_mb_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y0   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1            n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2     base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X76Y143       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[1]/C
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X76Y143       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X72Y179       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X72Y179       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X72Y179       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1            n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2     base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X72Y174       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X72Y174       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X72Y174       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X66Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X66Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X37Y96        base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X37Y96        base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X37Y96        base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/delay_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X36Y96        base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X36Y96        base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD2/delay_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X6Y87         base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[4]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X6Y87         base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[5]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X6Y87         base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[6]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X6Y87         base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[7]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X19Y85        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[16]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X19Y85        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[17]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X19Y85        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[18]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X19Y85        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[19]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X19Y86        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[20]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X19Y86        base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_mb_clk_wiz_1_0
  To Clock:  clk_out3_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       95.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.777ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.621ns (17.064%)  route 3.018ns (82.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 101.330 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           1.541     3.629    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X6Y128         LUT4 (Prop_lut4_I2_O)        0.102     3.731 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           1.043     4.774    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[7][0]
    SLICE_X9Y124         LUT5 (Prop_lut5_I0_O)        0.066     4.840 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.434     5.274    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[0]
    SLICE_X9Y124         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.328   101.330    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X9Y124         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.000   101.330    
                         clock uncertainty           -0.147   101.183    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)       -0.132   101.051    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.051    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                 95.777    

Slack (MET) :             96.616ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.687ns (21.795%)  route 2.465ns (78.205%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 101.389 - 100.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.437     1.439    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X8Y122         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.282     1.721 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=19, routed)          1.086     2.807    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_reg_0
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.170     2.977 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_3/O
                         net (fo=1, routed)           0.660     3.636    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_3_n_0
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.168     3.804 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_2/O
                         net (fo=1, routed)           0.472     4.276    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_2_n_0
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.067     4.343 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_1/O
                         net (fo=1, routed)           0.248     4.591    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.387   101.389    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X6Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg/C
                         clock pessimism              0.082   101.471    
                         clock uncertainty           -0.147   101.324    
    SLICE_X6Y125         FDRE (Setup_fdre_C_D)       -0.117   101.207    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_reg
  -------------------------------------------------------------------
                         required time                        101.207    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                 96.616    

Slack (MET) :             96.762ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.555ns (19.606%)  route 2.276ns (80.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 101.393 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           1.541     3.629    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X6Y128         LUT4 (Prop_lut4_I2_O)        0.102     3.731 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           0.735     4.466    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[7]_1[0]
    SLICE_X3Y123         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.391   101.393    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X3Y123         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.000   101.393    
                         clock uncertainty           -0.147   101.246    
    SLICE_X3Y123         FDRE (Setup_fdre_C_D)       -0.018   101.228    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                        101.228    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                 96.762    

Slack (MET) :             96.885ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.555ns (20.349%)  route 2.172ns (79.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 101.391 - 100.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.633     1.635    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y160        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y160        FDRE (Prop_fdre_C_Q)         0.453     2.088 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           1.541     3.629    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/io1_i_sync
    SLICE_X6Y128         LUT4 (Prop_lut4_I2_O)        0.102     3.731 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1/O
                         net (fo=3, routed)           0.632     4.362    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[7]_1[0]
    SLICE_X2Y124         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.389   101.391    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X2Y124         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/C
                         clock pessimism              0.000   101.391    
                         clock uncertainty           -0.147   101.244    
    SLICE_X2Y124         FDRE (Setup_fdre_C_D)        0.004   101.248    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]
  -------------------------------------------------------------------
                         required time                        101.248    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                 96.885    

Slack (MET) :             97.064ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.545ns (19.505%)  route 2.249ns (80.495%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 101.330 - 100.000 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.440     1.442    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X12Y120        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.282     1.724 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=8, routed)           1.073     2.797    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/scndry_out
    SLICE_X5Y123         LUT3 (Prop_lut3_I1_O)        0.157     2.954 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5/O
                         net (fo=3, routed)           0.297     3.251    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_0
    SLICE_X7Y123         LUT5 (Prop_lut5_I4_O)        0.053     3.304 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=9, routed)           0.879     4.183    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.053     4.236 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[5]_i_1/O
                         net (fo=1, routed)           0.000     4.236    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[2]
    SLICE_X9Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.328   101.330    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X9Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]/C
                         clock pessimism              0.082   101.412    
                         clock uncertainty           -0.147   101.265    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.035   101.300    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                        101.300    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                 97.064    

Slack (MET) :             97.069ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.545ns (19.540%)  route 2.244ns (80.460%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 101.330 - 100.000 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.440     1.442    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X12Y120        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.282     1.724 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=8, routed)           1.073     2.797    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/scndry_out
    SLICE_X5Y123         LUT3 (Prop_lut3_I1_O)        0.157     2.954 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5/O
                         net (fo=3, routed)           0.297     3.251    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_0
    SLICE_X7Y123         LUT5 (Prop_lut5_I4_O)        0.053     3.304 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=9, routed)           0.874     4.178    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.053     4.231 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.231    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[3]
    SLICE_X9Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.328   101.330    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X9Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]/C
                         clock pessimism              0.082   101.412    
                         clock uncertainty           -0.147   101.265    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.035   101.300    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                        101.300    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                 97.069    

Slack (MET) :             97.079ns  (required time - arrival time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.467ns (16.739%)  route 2.323ns (83.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 101.406 - 100.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.569     1.571    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X76Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y235        FDRE (Prop_fdre_C_Q)         0.308     1.879 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[14]/Q
                         net (fo=4, routed)           0.680     2.559    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[14]
    SLICE_X75Y237        LUT6 (Prop_lut6_I3_O)        0.053     2.612 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7/O
                         net (fo=1, routed)           0.456     3.068    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7_n_0
    SLICE_X75Y237        LUT5 (Prop_lut5_I0_O)        0.053     3.121 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3/O
                         net (fo=28, routed)          1.187     4.308    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3_n_0
    SLICE_X75Y238        LUT6 (Prop_lut6_I0_O)        0.053     4.361 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_2/O
                         net (fo=1, routed)           0.000     4.361    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_1[27]
    SLICE_X75Y238        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.404   101.406    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X75Y238        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]/C
                         clock pessimism              0.146   101.552    
                         clock uncertainty           -0.147   101.405    
    SLICE_X75Y238        FDRE (Setup_fdre_C_D)        0.035   101.440    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]
  -------------------------------------------------------------------
                         required time                        101.440    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                 97.079    

Slack (MET) :             97.171ns  (required time - arrival time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.467ns (17.332%)  route 2.227ns (82.668%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 101.404 - 100.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.569     1.571    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X76Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y235        FDRE (Prop_fdre_C_Q)         0.308     1.879 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[14]/Q
                         net (fo=4, routed)           0.680     2.559    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[14]
    SLICE_X75Y237        LUT6 (Prop_lut6_I3_O)        0.053     2.612 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7/O
                         net (fo=1, routed)           0.456     3.068    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7_n_0
    SLICE_X75Y237        LUT5 (Prop_lut5_I0_O)        0.053     3.121 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3/O
                         net (fo=28, routed)          1.092     4.212    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3_n_0
    SLICE_X75Y236        LUT6 (Prop_lut6_I0_O)        0.053     4.265 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[16]_i_1/O
                         net (fo=1, routed)           0.000     4.265    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_1[16]
    SLICE_X75Y236        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.402   101.404    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X75Y236        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[16]/C
                         clock pessimism              0.146   101.550    
                         clock uncertainty           -0.147   101.403    
    SLICE_X75Y236        FDRE (Setup_fdre_C_D)        0.034   101.437    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[16]
  -------------------------------------------------------------------
                         required time                        101.437    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                 97.171    

Slack (MET) :             97.173ns  (required time - arrival time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.467ns (17.338%)  route 2.226ns (82.662%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 101.404 - 100.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.569     1.571    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X76Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y235        FDRE (Prop_fdre_C_Q)         0.308     1.879 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[14]/Q
                         net (fo=4, routed)           0.680     2.559    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[14]
    SLICE_X75Y237        LUT6 (Prop_lut6_I3_O)        0.053     2.612 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7/O
                         net (fo=1, routed)           0.456     3.068    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_7_n_0
    SLICE_X75Y237        LUT5 (Prop_lut5_I0_O)        0.053     3.121 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3/O
                         net (fo=28, routed)          1.091     4.211    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[27]_i_3_n_0
    SLICE_X75Y236        LUT6 (Prop_lut6_I0_O)        0.053     4.264 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin[11]_i_1/O
                         net (fo=1, routed)           0.000     4.264    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_1[11]
    SLICE_X75Y236        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.402   101.404    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_0
    SLICE_X75Y236        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]/C
                         clock pessimism              0.146   101.550    
                         clock uncertainty           -0.147   101.403    
    SLICE_X75Y236        FDRE (Setup_fdre_C_D)        0.035   101.438    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[11]
  -------------------------------------------------------------------
                         required time                        101.438    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                 97.173    

Slack (MET) :             97.181ns  (required time - arrival time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@100.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.545ns (20.366%)  route 2.131ns (79.634%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 101.330 - 100.000 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.440     1.442    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X12Y120        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.282     1.724 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=8, routed)           1.073     2.797    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/scndry_out
    SLICE_X5Y123         LUT3 (Prop_lut3_I1_O)        0.157     2.954 f  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5/O
                         net (fo=3, routed)           0.297     3.251    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3_n_0
    SLICE_X7Y123         LUT5 (Prop_lut5_I4_O)        0.053     3.304 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=9, routed)           0.761     4.065    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.053     4.118 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/OTHER_RATIO_GENERATE.Shift_Reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.118    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_0[4]
    SLICE_X9Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000   100.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447   101.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.098    98.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.540    99.889    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   100.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.328   101.330    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X9Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/C
                         clock pessimism              0.082   101.412    
                         clock uncertainty           -0.147   101.265    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.034   101.299    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                        101.299    
                         arrival time                          -4.118    
  -------------------------------------------------------------------
                         slack                                 97.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.569     0.571    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X9Y126         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.100     0.671 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.726    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_0
    SLICE_X9Y126         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.766     0.768    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X9Y126         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.197     0.571    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.047     0.618    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.601     0.603    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X7Y121         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.100     0.703 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.055     0.758    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X7Y121         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.799     0.801    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X7Y121         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism             -0.198     0.603    
    SLICE_X7Y121         FDRE (Hold_fdre_C_D)         0.047     0.650    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.599     0.601    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X7Y126         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.100     0.701 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.756    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/s_level_out_bus_d2_0
    SLICE_X7Y126         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.796     0.798    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/ext_spi_clk
    SLICE_X7Y126         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.197     0.601    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.047     0.648    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.568     0.570    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X11Y125        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.100     0.670 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055     0.725    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_5
    SLICE_X11Y125        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.765     0.767    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X11Y125        FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.197     0.570    
    SLICE_X11Y125        FDRE (Hold_fdre_C_D)         0.047     0.617    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.606     0.608    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X27Y56         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.100     0.708 r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.763    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X27Y56         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.825     0.827    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X27Y56         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.219     0.608    
    SLICE_X27Y56         FDRE (Hold_fdre_C_D)         0.047     0.655    base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.598     0.600    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
    SLICE_X5Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.100     0.700 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.755    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X5Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.795     0.797    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/ext_spi_clk
    SLICE_X5Y125         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.197     0.600    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.047     0.647    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.611     0.613    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.synced_o_reg_1
    SLICE_X75Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y235        FDRE (Prop_fdre_C_Q)         0.100     0.713 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync0_reg/Q
                         net (fo=1, routed)           0.055     0.768    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync0
    SLICE_X75Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.834     0.836    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.synced_o_reg_1
    SLICE_X75Y235        FDRE                                         r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync1_reg/C
                         clock pessimism             -0.223     0.613    
    SLICE_X75Y235        FDRE (Hold_fdre_C_D)         0.047     0.660    base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync1_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.568     0.570    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X9Y124         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.100     0.670 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/Q
                         net (fo=1, routed)           0.081     0.751    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_3_in
    SLICE_X8Y124         LUT5 (Prop_lut5_I0_O)        0.028     0.779 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_1/O
                         net (fo=1, routed)           0.000     0.779    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_1_n_0
    SLICE_X8Y124         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.765     0.767    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X8Y124         FDSE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                         clock pessimism             -0.186     0.581    
    SLICE_X8Y124         FDSE (Hold_fdse_C_D)         0.087     0.668    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.601     0.603    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
    SLICE_X4Y121         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.100     0.703 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.061     0.764    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X4Y121         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.799     0.801    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/ext_spi_clk
    SLICE_X4Y121         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.198     0.603    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.047     0.650    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.608     0.610    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/ext_spi_clk
    SLICE_X3Y116         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.100     0.710 r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.067     0.777    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/p_2_out
    SLICE_X3Y116         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.806     0.808    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/ext_spi_clk
    SLICE_X3Y116         FDRE                                         r  base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg/C
                         clock pessimism             -0.198     0.610    
    SLICE_X3Y116         FDRE (Hold_fdre_C_D)         0.040     0.650    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         100.000     98.400     BUFGCTRL_X0Y1    base_mb_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.249         100.000     98.751     ILOGIC_X0Y160    base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X27Y56     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X27Y56     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X18Y55     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X18Y55     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X19Y55     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X19Y55     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X18Y54     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X18Y54     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X27Y56     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X27Y56     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X6Y121     base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X7Y124     base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X7Y124     base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X7Y124     base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        50.000      40.000     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X18Y54     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         50.000      49.220     SLICE_X18Y54     base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X16Y53     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X16Y53     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X16Y55     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X16Y55     base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X17Y53     base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X17Y53     base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_fbo
  To Clock:  clk_ext_fbo

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_fbo
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         100.000     98.400     BUFGCTRL_X0Y12   base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_clk_ext_buf_fb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ext_mul
  To Clock:  clk_ext_mul

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ext_mul
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         16.000      14.400     BUFGCTRL_X0Y13   base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_clk_ext_buf_o/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_mb_clk_wiz_1_0
  To Clock:  clkfbout_base_mb_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         16.000      14.400     BUFGCTRL_X0Y11   base_mb_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.732ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.375ns (22.932%)  route 1.260ns (77.068%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 19.874 - 16.667 ) 
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752     1.752    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.872 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.708     3.580    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X5Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.269     3.849 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.710     4.560    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y58          LUT6 (Prop_lut6_I4_O)        0.053     4.613 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.194     4.806    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I0_O)        0.053     4.859 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.356     5.216    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    18.164    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    18.277 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.597    19.874    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.351    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X5Y58          FDRE (Setup_fdre_C_CE)      -0.242    19.947    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.947    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                 14.732    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.838ns  (logic 0.390ns (21.223%)  route 1.448ns (78.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 36.480 - 33.333 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 20.246 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752    18.419    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.539 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.707    20.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.272    20.518 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.571    21.089    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.053    21.142 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.877    22.018    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y53          LUT3 (Prop_lut3_I0_O)        0.065    22.083 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.083    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X8Y53          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.943 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.537    36.480    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y53          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.346    36.826    
                         clock uncertainty           -0.035    36.791    
    SLICE_X8Y53          FDCE (Setup_fdce_C_D)        0.077    36.868    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                         -22.083    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.636ns  (logic 0.378ns (23.107%)  route 1.258ns (76.893%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 36.541 - 33.333 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 20.246 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752    18.419    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.539 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.707    20.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.272    20.518 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.571    21.089    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.053    21.142 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.687    21.829    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y52          LUT3 (Prop_lut3_I0_O)        0.053    21.882 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.882    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.943 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    36.541    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.351    36.892    
                         clock uncertainty           -0.035    36.857    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.035    36.892    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                         -21.882    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.025ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.649ns  (logic 0.391ns (23.713%)  route 1.258ns (76.287%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 36.541 - 33.333 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 20.246 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752    18.419    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.539 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.707    20.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.272    20.518 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.571    21.089    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.053    21.142 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.687    21.829    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.066    21.895 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.895    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.943 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    36.541    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.351    36.892    
                         clock uncertainty           -0.035    36.857    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.063    36.920    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.920    
                         arrival time                         -21.895    
  -------------------------------------------------------------------
                         slack                                 15.025    

Slack (MET) :             15.099ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.547ns  (logic 0.378ns (24.431%)  route 1.169ns (75.569%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 36.541 - 33.333 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 20.246 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752    18.419    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.539 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.707    20.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.272    20.518 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.571    21.089    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.053    21.142 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.598    21.740    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.053    21.793 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.793    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.943 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    36.541    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.351    36.892    
                         clock uncertainty           -0.035    36.857    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.035    36.892    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                         -21.793    
  -------------------------------------------------------------------
                         slack                                 15.099    

Slack (MET) :             15.113ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.534ns  (logic 0.378ns (24.649%)  route 1.156ns (75.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 36.541 - 33.333 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 20.246 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752    18.419    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.539 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.707    20.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.272    20.518 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.571    21.089    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.053    21.142 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.585    21.726    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y51          LUT2 (Prop_lut2_I0_O)        0.053    21.779 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.779    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X7Y51          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.943 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    36.541    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y51          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.351    36.892    
                         clock uncertainty           -0.035    36.857    
    SLICE_X7Y51          FDCE (Setup_fdce_C_D)        0.035    36.892    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                         -21.779    
  -------------------------------------------------------------------
                         slack                                 15.113    

Slack (MET) :             15.115ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.559ns  (logic 0.390ns (25.013%)  route 1.169ns (74.987%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 36.541 - 33.333 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 20.246 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752    18.419    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.539 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.707    20.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.272    20.518 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.571    21.089    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.053    21.142 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.598    21.740    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y52          LUT5 (Prop_lut5_I0_O)        0.065    21.805 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.805    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.943 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    36.541    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.351    36.892    
                         clock uncertainty           -0.035    36.857    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.063    36.920    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.920    
                         arrival time                         -21.805    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.538ns  (logic 0.382ns (24.845%)  route 1.156ns (75.155%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 36.541 - 33.333 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 20.246 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752    18.419    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.539 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.707    20.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.272    20.518 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.571    21.089    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.053    21.142 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.585    21.726    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.057    21.783 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.783    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X7Y51          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.943 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    36.541    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y51          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.351    36.892    
                         clock uncertainty           -0.035    36.857    
    SLICE_X7Y51          FDCE (Setup_fdce_C_D)        0.063    36.920    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.920    
                         arrival time                         -21.783    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.207ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.438ns  (logic 0.378ns (26.283%)  route 1.060ns (73.718%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 36.541 - 33.333 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 20.246 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752    18.419    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.539 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.707    20.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.272    20.518 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.571    21.089    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.053    21.142 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.489    21.631    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y52          LUT6 (Prop_lut6_I0_O)        0.053    21.684 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.684    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.943 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.598    36.541    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.351    36.892    
                         clock uncertainty           -0.035    36.857    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.034    36.891    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.891    
                         arrival time                         -21.684    
  -------------------------------------------------------------------
                         slack                                 15.207    

Slack (MET) :             15.230ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.414ns  (logic 0.378ns (26.732%)  route 1.036ns (73.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 36.540 - 33.333 ) 
    Source Clock Delay      (SCD):    3.579ns = ( 20.246 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.752    18.419    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120    18.539 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.707    20.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X5Y58          FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.272    20.518 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.569    21.087    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.053    21.140 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.467    21.607    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.053    21.660 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.660    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X4Y57          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    34.943 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.597    36.540    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y57          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.351    36.891    
                         clock uncertainty           -0.035    36.856    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.034    36.890    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.890    
                         arrival time                         -21.660    
  -------------------------------------------------------------------
                         slack                                 15.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_50/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.466    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y68          FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDPE (Prop_fdpe_C_Q)         0.100     1.566 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.109     1.675    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y68          SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_50/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.876     1.820    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y68          SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_50/CLK
                         clock pessimism             -0.343     1.477    
    SLICE_X2Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.576    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_50
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.466    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y68          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.100     1.566 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.621    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X3Y68          FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.876     1.820    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y68          FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.354     1.466    
    SLICE_X3Y68          FDPE (Hold_fdpe_C_D)         0.047     1.513    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_61/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.534%)  route 0.100ns (52.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.466    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y68          FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDPE (Prop_fdpe_C_Q)         0.091     1.557 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.100     1.658    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y68          SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_61/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.876     1.820    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y68          SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_61/CLK
                         clock pessimism             -0.343     1.477    
    SLICE_X2Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.541    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_61
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_52/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.937%)  route 0.150ns (60.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.657     1.465    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X5Y68          FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDPE (Prop_fdpe_C_Q)         0.100     1.565 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.150     1.716    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X2Y68          SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_52/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.876     1.820    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y68          SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_52/CLK
                         clock pessimism             -0.324     1.496    
    SLICE_X2Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.590    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_52
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.663     1.471    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X5Y57          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.100     1.571 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.101     1.672    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X5Y56          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.884     1.828    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X5Y56          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                         clock pessimism             -0.342     1.486    
    SLICE_X5Y56          FDCE (Hold_fdce_C_D)         0.041     1.527    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.665     1.473    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X5Y52          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.100     1.573 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.100     1.673    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X5Y51          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.885     1.829    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y51          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.342     1.487    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.040     1.527    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.802%)  route 0.090ns (41.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.664     1.472    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X0Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.100     1.572 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.090     1.662    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][4]
    SLICE_X1Y58          LUT5 (Prop_lut5_I4_O)        0.028     1.690 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.690    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X1Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.884     1.828    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X1Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.345     1.483    
    SLICE_X1Y58          FDCE (Hold_fdce_C_D)         0.060     1.543    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.525%)  route 0.106ns (51.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.716     1.524    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y40          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.100     1.624 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.106     1.730    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X3Y41          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.956     1.900    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y41          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.362     1.538    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.040     1.578    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_57/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_58/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.386%)  route 0.102ns (50.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.466    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X4Y67          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_57/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.100     1.566 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_57/Q
                         net (fo=1, routed)           0.102     1.669    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_57_n_0
    SLICE_X5Y68          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_58/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.875     1.819    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X5Y68          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_58/C
                         clock pessimism             -0.342     1.477    
    SLICE_X5Y68          FDCE (Hold_fdce_C_D)         0.038     1.515    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_58
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_53/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_54/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.621%)  route 0.114ns (53.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.782     0.782    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.808 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.658     1.466    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X5Y67          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.100     1.566 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_53/Q
                         net (fo=2, routed)           0.114     1.681    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_53_n_0
    SLICE_X4Y67          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_54/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.914     0.914    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.944 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.876     1.820    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X4Y67          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_54/C
                         clock pessimism             -0.343     1.477    
    SLICE_X4Y67          FDCE (Hold_fdce_C_D)         0.047     1.524    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_54
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.600         33.333      31.733     BUFGCTRL_X0Y7  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X4Y56    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X4Y56    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X3Y58    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X3Y55    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X2Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDRE/C       n/a            0.750         33.333      32.583     SLICE_X2Y68    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_62/C
Min Period        n/a     FDPE/C       n/a            0.750         33.333      32.583     SLICE_X3Y68    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDRE/C       n/a            0.750         33.333      32.583     SLICE_X2Y68    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_51/C
Min Period        n/a     FDRE/C       n/a            0.750         33.333      32.583     SLICE_X2Y68    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_53/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X6Y53    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X6Y52    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X6Y52    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X6Y52    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X6Y52    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X20Y33   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X20Y33   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X20Y38   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X18Y40   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         16.667      15.886     SLICE_X2Y58    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X2Y68    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_61/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X2Y68    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_50/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X2Y68    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_52/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X8Y52    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X8Y52    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.666      15.886     SLICE_X20Y33   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.780         16.666      15.886     SLICE_X20Y33   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.667      15.886     SLICE_X2Y58    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         16.667      15.886     SLICE_X2Y58    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         16.667      15.886     SLICE_X2Y58    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.748ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.763ns  (logic 0.431ns (11.455%)  route 3.332ns (88.545%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.761 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.569    23.016    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.069 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.965    24.034    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y48          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    36.761    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y48          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.275    37.036    
                         clock uncertainty           -0.035    37.000    
    SLICE_X2Y48          FDCE (Setup_fdce_C_CE)      -0.219    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -24.034    
  -------------------------------------------------------------------
                         slack                                 12.748    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.455ns  (logic 0.431ns (12.476%)  route 3.024ns (87.524%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 36.567 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.747    23.194    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.247 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.479    23.726    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X3Y50          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.599    36.567    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y50          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.347    36.914    
                         clock uncertainty           -0.035    36.878    
    SLICE_X3Y50          FDCE (Setup_fdce_C_CE)      -0.244    36.634    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.634    
                         arrival time                         -23.726    
  -------------------------------------------------------------------
                         slack                                 12.909    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.455ns  (logic 0.431ns (12.476%)  route 3.024ns (87.524%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 36.567 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.747    23.194    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.247 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.479    23.726    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X3Y50          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.599    36.567    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y50          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.347    36.914    
                         clock uncertainty           -0.035    36.878    
    SLICE_X3Y50          FDCE (Setup_fdce_C_CE)      -0.244    36.634    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.634    
                         arrival time                         -23.726    
  -------------------------------------------------------------------
                         slack                                 12.909    

Slack (MET) :             12.937ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.547ns  (logic 0.431ns (12.151%)  route 3.116ns (87.849%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 36.760 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.569    23.016    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.069 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.749    23.818    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X1Y46          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.792    36.760    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y46          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.275    37.035    
                         clock uncertainty           -0.035    36.999    
    SLICE_X1Y46          FDCE (Setup_fdce_C_CE)      -0.244    36.755    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.755    
                         arrival time                         -23.818    
  -------------------------------------------------------------------
                         slack                                 12.937    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.424ns  (logic 0.431ns (12.588%)  route 2.993ns (87.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.761 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.569    23.016    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.069 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.626    23.695    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    36.761    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.275    37.036    
                         clock uncertainty           -0.035    37.000    
    SLICE_X2Y47          FDCE (Setup_fdce_C_CE)      -0.219    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -23.695    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.424ns  (logic 0.431ns (12.588%)  route 2.993ns (87.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.761 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.569    23.016    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.069 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.626    23.695    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    36.761    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.275    37.036    
                         clock uncertainty           -0.035    37.000    
    SLICE_X2Y47          FDCE (Setup_fdce_C_CE)      -0.219    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -23.695    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.424ns  (logic 0.431ns (12.588%)  route 2.993ns (87.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.761 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.569    23.016    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.069 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.626    23.695    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    36.761    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.275    37.036    
                         clock uncertainty           -0.035    37.000    
    SLICE_X2Y47          FDCE (Setup_fdce_C_CE)      -0.219    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -23.695    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.424ns  (logic 0.431ns (12.588%)  route 2.993ns (87.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.761 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.569    23.016    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.069 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.626    23.695    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    36.761    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.275    37.036    
                         clock uncertainty           -0.035    37.000    
    SLICE_X2Y47          FDCE (Setup_fdce_C_CE)      -0.219    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -23.695    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.086ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.424ns  (logic 0.431ns (12.588%)  route 2.993ns (87.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.428ns = ( 36.761 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.569    23.016    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.069 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.626    23.695    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.793    36.761    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y47          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.275    37.036    
                         clock uncertainty           -0.035    37.000    
    SLICE_X2Y47          FDCE (Setup_fdce_C_CE)      -0.219    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -23.695    
  -------------------------------------------------------------------
                         slack                                 13.086    

Slack (MET) :             13.207ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.277ns  (logic 0.431ns (13.152%)  route 2.846ns (86.848%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 36.760 - 33.333 ) 
    Source Clock Delay      (SCD):    3.605ns = ( 20.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.778    18.444    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    18.564 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.707    20.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y58          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.272    20.543 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.220    21.763    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y56          LUT3 (Prop_lut3_I1_O)        0.053    21.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.578    22.394    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.053    22.447 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.569    23.016    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.053    23.069 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.479    23.548    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y48          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.522    34.855    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    34.968 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.792    36.760    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y48          FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.275    37.035    
                         clock uncertainty           -0.035    36.999    
    SLICE_X4Y48          FDCE (Setup_fdce_C_CE)      -0.244    36.755    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.755    
                         arrival time                         -23.548    
  -------------------------------------------------------------------
                         slack                                 13.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.649%)  route 0.141ns (52.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813     0.813    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.839 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.664     1.503    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.100     1.603 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.141     1.743    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.028     1.771 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.771    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X7Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945     0.945    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.975 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.884     1.859    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.356     1.503    
    SLICE_X7Y55          FDCE (Hold_fdce_C_D)         0.060     1.563    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813     0.813    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.839 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.664     1.503    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.621 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.151     1.771    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.028     1.799 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.799    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X6Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945     0.945    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.975 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.884     1.859    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.356     1.503    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.087     1.590    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.173ns (54.582%)  route 0.144ns (45.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813     0.813    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.839 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.664     1.503    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.107     1.610 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.144     1.754    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.066     1.820 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X6Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945     0.945    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.975 r  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.884     1.859    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y55          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.356     1.503    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.096     1.599    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.135ns (28.181%)  route 0.344ns (71.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 18.524 - 16.667 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 18.166 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813    17.479    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.505 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.661    18.166    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y62          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.107    18.273 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.186    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X5Y60          LUT5 (Prop_lut5_I1_O)        0.028    18.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.158    18.645    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945    17.611    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.641 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.883    18.524    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.342    18.182    
    SLICE_X6Y59          FDCE (Hold_fdce_C_CE)        0.036    18.218    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.218    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.135ns (28.181%)  route 0.344ns (71.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 18.524 - 16.667 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 18.166 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813    17.479    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.505 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.661    18.166    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y62          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.107    18.273 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.186    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X5Y60          LUT5 (Prop_lut5_I1_O)        0.028    18.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.158    18.645    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945    17.611    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.641 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.883    18.524    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.342    18.182    
    SLICE_X6Y59          FDCE (Hold_fdce_C_CE)        0.036    18.218    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.218    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.135ns (28.181%)  route 0.344ns (71.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 18.524 - 16.667 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 18.166 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813    17.479    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.505 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.661    18.166    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y62          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.107    18.273 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.186    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X5Y60          LUT5 (Prop_lut5_I1_O)        0.028    18.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.158    18.645    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945    17.611    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.641 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.883    18.524    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.342    18.182    
    SLICE_X6Y59          FDCE (Hold_fdce_C_CE)        0.036    18.218    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.218    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.135ns (28.181%)  route 0.344ns (71.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 18.524 - 16.667 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 18.166 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813    17.479    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.505 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.661    18.166    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y62          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.107    18.273 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.186    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X5Y60          LUT5 (Prop_lut5_I1_O)        0.028    18.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.158    18.645    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945    17.611    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.641 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.883    18.524    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.342    18.182    
    SLICE_X6Y59          FDCE (Hold_fdce_C_CE)        0.036    18.218    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.218    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.135ns (28.181%)  route 0.344ns (71.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 18.524 - 16.667 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 18.166 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813    17.479    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.505 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.661    18.166    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y62          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.107    18.273 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.186    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X5Y60          LUT5 (Prop_lut5_I1_O)        0.028    18.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.158    18.645    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945    17.611    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.641 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.883    18.524    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.342    18.182    
    SLICE_X6Y59          FDCE (Hold_fdce_C_CE)        0.036    18.218    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.218    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.135ns (28.181%)  route 0.344ns (71.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 18.524 - 16.667 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 18.166 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813    17.479    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.505 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.661    18.166    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y62          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.107    18.273 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.186    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X5Y60          LUT5 (Prop_lut5_I1_O)        0.028    18.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.158    18.645    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945    17.611    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.641 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.883    18.524    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.342    18.182    
    SLICE_X6Y59          FDCE (Hold_fdce_C_CE)        0.036    18.218    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.218    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.135ns (28.181%)  route 0.344ns (71.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 18.524 - 16.667 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 18.166 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.813    17.479    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    17.505 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.661    18.166    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y62          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.107    18.273 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.186    18.460    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X5Y60          LUT5 (Prop_lut5_I1_O)        0.028    18.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.158    18.645    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.945    17.611    base_mb_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    17.641 f  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.883    18.524    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y59          FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.342    18.182    
    SLICE_X6Y59          FDCE (Hold_fdce_C_CE)        0.036    18.218    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.218    
                         arrival time                          18.645    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            1.600         33.333      31.733     BUFGCTRL_X0Y8  base_mb_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X7Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X7Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X7Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X7Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X6Y55    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X7Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X7Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X7Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X7Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X6Y55    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.666      16.266     SLICE_X5Y61    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X5Y61    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X6Y59    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  mgt_clk_0_clk_p
  To Clock:  mgt_clk_0_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.420 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.420    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        FDRE (Setup_fdre_C_D)        0.071    13.247    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 11.980 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.437     5.204    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.412 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.412    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y166        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.322    11.980    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.224    13.204    
                         clock uncertainty           -0.035    13.168    
    SLICE_X98Y166        FDRE (Setup_fdre_C_D)        0.071    13.239    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 11.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    1.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.427     5.194    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y176        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.402 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.402    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X90Y176        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.314    11.972    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.222    13.194    
                         clock uncertainty           -0.035    13.158    
    SLICE_X90Y176        FDRE (Setup_fdre_C_D)        0.071    13.229    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 11.977 - 8.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    1.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.433     5.200    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.408 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.408    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X90Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.319    11.977    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.223    13.200    
                         clock uncertainty           -0.035    13.164    
    SLICE_X90Y168        FDRE (Setup_fdre_C_D)        0.071    13.235    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 11.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    1.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.427     5.194    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y176        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.090 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.090    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.314    11.972    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.222    13.194    
                         clock uncertainty           -0.035    13.158    
    SLICE_X90Y176        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    13.114    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 11.977 - 8.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    1.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.433     5.200    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.096 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.096    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.319    11.977    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.223    13.200    
                         clock uncertainty           -0.035    13.164    
    SLICE_X90Y168        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    13.120    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.445     5.212    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.117 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.117    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.328    11.986    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.226    13.212    
                         clock uncertainty           -0.035    13.176    
    SLICE_X98Y155        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.150    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         13.150    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 11.980 - 8.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.437     5.204    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.109 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.109    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.322    11.980    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.224    13.204    
                         clock uncertainty           -0.035    13.168    
    SLICE_X98Y166        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.142    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         13.142    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 11.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    1.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.427     5.194    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y176        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.099 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.099    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.314    11.972    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.222    13.194    
                         clock uncertainty           -0.035    13.158    
    SLICE_X90Y176        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.132    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mgt_clk_0_clk_p rise@8.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 11.977 - 8.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    1.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.962     3.647    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     3.767 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.433     5.200    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.105 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.105    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      8.000     8.000 r  
    H6                                                0.000     8.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.928    10.545    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113    10.658 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          1.319    11.977    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.223    13.200    
                         clock uncertainty           -0.035    13.164    
    SLICE_X90Y168        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.138    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  7.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.638 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.638    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.466    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.559     1.362    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.633 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.633    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.761     1.894    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.532     1.362    
    SLICE_X98Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.461    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.552     1.355    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y176        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.626 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.626    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.753     1.886    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.531     1.355    
    SLICE_X90Y176        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.454    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.557     1.360    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.631 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.631    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.759     1.892    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.532     1.360    
    SLICE_X90Y168        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.459    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.564     1.367    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.643 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.643    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.768     1.901    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y155        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.534     1.367    
    SLICE_X98Y155        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.469    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.559     1.362    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.638 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.638    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.761     1.894    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X98Y166        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.532     1.362    
    SLICE_X98Y166        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.464    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.552     1.355    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y176        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.631 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.631    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.753     1.886    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.531     1.355    
    SLICE_X90Y176        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.457    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.557     1.360    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.636 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.636    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.759     1.892    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.532     1.360    
    SLICE_X90Y168        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.462    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.552     1.355    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y176        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.631 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.631    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.753     1.886    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y176        SRLC32E                                      r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.531     1.355    
    SLICE_X90Y176        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.449    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mgt_clk_0_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mgt_clk_0_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgt_clk_0_clk_p rise@0.000ns - mgt_clk_0_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.335     0.777    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.803 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.557     1.360    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.636 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.636    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mgt_clk_0_clk_p rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  mgt_clk_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mgt_clk_0_clk_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgt_clk_0_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=4, routed)           0.370     1.103    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.133 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=20, routed)          0.759     1.892    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X90Y168        SRLC32E                                      r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.532     1.360    
    SLICE_X90Y168        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.454    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mgt_clk_0_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mgt_clk_0_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            6.400         8.000       1.600      GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            6.400         8.000       1.600      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                   n/a            1.600         8.000       6.400      BUFGCTRL_X0Y19      base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         8.000       6.462      IBUFDS_GTE2_X0Y0    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y1  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y0  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y0   base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X90Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X90Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X90Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X90Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X90Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y166       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X90Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X90Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X90Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X90Y176       base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X98Y155       base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.269ns (15.988%)  route 1.413ns (84.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.445     6.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y155       FDRE (Prop_fdre_C_Q)         0.269     6.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           1.413     8.041    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X99Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X99Y155        FDRE (Setup_fdre_C_D)       -0.034    13.883    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.269ns (16.190%)  route 1.393ns (83.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.393     8.020    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X101Y157       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X101Y157       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X101Y157       FDRE (Setup_fdre_C_D)       -0.030    13.887    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.282ns (17.805%)  route 1.302ns (82.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y157        FDRE (Prop_fdre_C_Q)         0.282     6.640 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.302     7.942    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X98Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X98Y156        FDRE (Setup_fdre_C_D)       -0.102    13.815    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.269ns (16.450%)  route 1.366ns (83.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.445     6.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y155       FDRE (Prop_fdre_C_Q)         0.269     6.628 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           1.366     7.994    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X99Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y155        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X99Y155        FDRE (Setup_fdre_C_D)       -0.045    13.872    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.269ns (16.465%)  route 1.365ns (83.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y160       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           1.365     7.991    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X97Y159        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X97Y159        FDRE (Setup_fdre_C_D)       -0.045    13.871    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.269ns (16.534%)  route 1.358ns (83.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 13.881 - 8.000 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.432     6.346    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y170       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y170       FDRE (Prop_fdre_C_Q)         0.269     6.615 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.358     7.973    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[6]
    SLICE_X99Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.318    13.881    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X99Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.231    14.112    
                         clock uncertainty           -0.205    13.907    
    SLICE_X99Y170        FDRE (Setup_fdre_C_D)       -0.030    13.877    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.269ns (16.437%)  route 1.368ns (83.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 13.881 - 8.000 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.432     6.346    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X101Y170       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y170       FDRE (Prop_fdre_C_Q)         0.269     6.615 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           1.368     7.983    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[11]
    SLICE_X99Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.318    13.881    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X99Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism              0.231    14.112    
                         clock uncertainty           -0.205    13.907    
    SLICE_X99Y170        FDRE (Setup_fdre_C_D)       -0.019    13.888    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         13.888    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.282ns (18.141%)  route 1.272ns (81.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X98Y157        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y157        FDRE (Prop_fdre_C_Q)         0.282     6.640 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           1.272     7.912    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X98Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X98Y156        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X98Y156        FDRE (Setup_fdre_C_D)       -0.099    13.818    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.269ns (16.450%)  route 1.366ns (83.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 13.891 - 8.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.444     6.358    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X100Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y158       FDRE (Prop_fdre_C_Q)         0.269     6.627 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           1.366     7.993    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.328    13.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.231    14.122    
                         clock uncertainty           -0.205    13.917    
    SLICE_X100Y156       FDRE (Setup_fdre_C_D)       -0.017    13.900    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.269ns (16.737%)  route 1.338ns (83.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 13.890 - 8.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.443     6.357    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y159       FDRE (Prop_fdre_C_Q)         0.269     6.626 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           1.338     7.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X100Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.327    13.890    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y159       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.231    14.121    
                         clock uncertainty           -0.205    13.916    
    SLICE_X100Y159       FDRE (Setup_fdre_C_D)       -0.034    13.882    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  5.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.661%)  route 0.539ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.563     2.416    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y158       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.539     3.055    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y156       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X100Y156       FDRE (Hold_fdre_C_D)         0.041     2.935    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.100ns (15.397%)  route 0.549ns (84.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.557     2.410    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y168       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y168       FDRE (Prop_fdre_C_Q)         0.100     2.510 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.549     3.059    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[14]
    SLICE_X99Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.757     2.954    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X99Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.276     2.678    
                         clock uncertainty            0.205     2.883    
    SLICE_X99Y170        FDRE (Hold_fdre_C_D)         0.033     2.916    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.140%)  route 0.561ns (84.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.558     2.411    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y167        FDRE (Prop_fdre_C_Q)         0.100     2.511 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.561     3.072    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbufstatus_reg[1]
    SLICE_X89Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.759     2.956    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X89Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.276     2.680    
                         clock uncertainty            0.205     2.885    
    SLICE_X89Y167        FDRE (Hold_fdre_C_D)         0.040     2.925    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.129%)  route 0.561ns (84.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.551     2.404    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y174       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y174       FDRE (Prop_fdre_C_Q)         0.100     2.504 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.561     3.065    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[9]
    SLICE_X98Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.752     2.949    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X98Y174        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.276     2.673    
                         clock uncertainty            0.205     2.878    
    SLICE_X98Y174        FDRE (Hold_fdre_C_D)         0.040     2.918    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.100ns (15.075%)  route 0.563ns (84.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.555     2.408    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_fdre_C_Q)         0.100     2.508 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           0.563     3.071    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X89Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.756     2.953    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X89Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism             -0.276     2.677    
                         clock uncertainty            0.205     2.882    
    SLICE_X89Y170        FDRE (Hold_fdre_C_D)         0.040     2.922    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.100ns (14.819%)  route 0.575ns (85.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.575     3.090    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X101Y157       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X101Y157       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X101Y157       FDRE (Hold_fdre_C_D)         0.047     2.940    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.100ns (14.948%)  route 0.569ns (85.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.555     2.408    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y170       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y170       FDRE (Prop_fdre_C_Q)         0.100     2.508 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.569     3.077    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[6]
    SLICE_X99Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.757     2.954    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X99Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism             -0.276     2.678    
                         clock uncertainty            0.205     2.883    
    SLICE_X99Y170        FDRE (Hold_fdre_C_D)         0.044     2.927    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.888%)  route 0.572ns (85.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.562     2.415    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y160       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.100     2.515 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.572     3.087    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X101Y157       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.767     2.964    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X101Y157       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.276     2.688    
                         clock uncertainty            0.205     2.893    
    SLICE_X101Y157       FDRE (Hold_fdre_C_D)         0.043     2.936    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.967%)  route 0.568ns (85.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.555     2.408    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X101Y170       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y170       FDRE (Prop_fdre_C_Q)         0.100     2.508 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.568     3.076    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_reg[2]
    SLICE_X99Y169        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.758     2.955    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X99Y169        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.276     2.679    
                         clock uncertainty            0.205     2.884    
    SLICE_X99Y169        FDRE (Hold_fdre_C_D)         0.041     2.925    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.067%)  route 0.564ns (84.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.554     2.407    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y171        FDRE (Prop_fdre_C_Q)         0.100     2.507 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.564     3.071    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/p_0_in
    SLICE_X92Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.756     2.953    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X92Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.276     2.677    
                         clock uncertainty            0.205     2.882    
    SLICE_X92Y171        FDRE (Hold_fdre_C_D)         0.037     2.919    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.951ns  (logic 0.322ns (6.504%)  route 4.629ns (93.496%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.629     4.898    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DPRA2
    SLICE_X38Y144        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.951 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.951    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst41_out
    SLICE_X38Y144        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y144        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.809ns  (logic 0.322ns (6.695%)  route 4.487ns (93.305%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.487     4.756    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DPRA2
    SLICE_X38Y143        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.809 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.809    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst37_out
    SLICE_X38Y143        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y143        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[44]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.801ns  (logic 0.322ns (6.706%)  route 4.479ns (93.294%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.479     4.748    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DPRA2
    SLICE_X38Y149        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.801 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.801    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst60_out
    SLICE_X38Y149        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y149        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[67]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.788ns  (logic 0.322ns (6.725%)  route 4.466ns (93.275%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.466     4.735    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/DPRA2
    SLICE_X38Y149        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.788 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.788    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst61_out
    SLICE_X38Y149        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y149        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[68]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.757ns  (logic 0.322ns (6.769%)  route 4.435ns (93.231%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.435     4.704    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DPRA2
    SLICE_X38Y148        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.757 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.757    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst56_out
    SLICE_X38Y148        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y148        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.687ns  (logic 0.322ns (6.869%)  route 4.365ns (93.131%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.365     4.634    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst/DPRA2
    SLICE_X40Y148        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.687 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.687    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst57_out
    SLICE_X40Y148        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y148        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[64]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.682ns  (logic 0.322ns (6.877%)  route 4.360ns (93.123%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.360     4.629    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DPRA2
    SLICE_X40Y149        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.682 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.682    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst22_out
    SLICE_X40Y149        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y149        FDRE (Setup_fdre_C_D)        0.073     6.073    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[29]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.673ns  (logic 0.322ns (6.891%)  route 4.351ns (93.109%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.351     4.620    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/DPRA2
    SLICE_X40Y146        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.673 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.673    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst50_out
    SLICE_X40Y146        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y146        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[57]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.648ns  (logic 0.322ns (6.928%)  route 4.326ns (93.072%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.326     4.595    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DPRA2
    SLICE_X40Y147        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.648 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.648    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst54_out
    SLICE_X40Y147        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y147        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[61]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.598ns  (logic 0.322ns (7.002%)  route 4.276ns (92.998%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.269     0.269 r  base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=111, routed)         4.276     4.545    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DPRA2
    SLICE_X38Y143        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053     4.598 r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.598    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst38_out
    SLICE_X38Y143        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y143        FDRE (Setup_fdre_C_D)        0.071     6.071    base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  1.473    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.710ns  (logic 0.308ns (18.017%)  route 1.402ns (81.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 21.880 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 14.345 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.431    14.345    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X94Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y171        FDRE (Prop_fdre_C_Q)         0.308    14.653 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.402    16.055    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[1]
    SLICE_X97Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.317    21.880    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.231    22.111    
                         clock uncertainty           -0.205    21.906    
    SLICE_X97Y171        FDRE (Setup_fdre_C_D)       -0.024    21.882    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.882    
                         arrival time                         -16.055    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.699ns  (logic 0.269ns (15.832%)  route 1.430ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 21.881 - 16.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 14.347 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.433    14.347    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X95Y169        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y169        FDRE (Prop_fdre_C_Q)         0.269    14.616 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.430    16.046    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[2]
    SLICE_X97Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.318    21.881    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.231    22.112    
                         clock uncertainty           -0.205    21.907    
    SLICE_X97Y170        FDRE (Setup_fdre_C_D)       -0.028    21.879    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         21.879    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.677ns  (logic 0.308ns (18.371%)  route 1.369ns (81.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 21.880 - 16.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 14.345 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.431    14.345    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X94Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y171        FDRE (Prop_fdre_C_Q)         0.308    14.653 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.369    16.022    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_double[1]
    SLICE_X97Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.317    21.880    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y171        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.231    22.111    
                         clock uncertainty           -0.205    21.906    
    SLICE_X97Y171        FDRE (Setup_fdre_C_D)       -0.018    21.888    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.888    
                         arrival time                         -16.022    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.670ns  (logic 0.308ns (18.447%)  route 1.362ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 21.881 - 16.000 ) 
    Source Clock Delay      (SCD):    6.346ns = ( 14.346 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.432    14.346    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X94Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y170        FDRE (Prop_fdre_C_Q)         0.308    14.654 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.362    16.016    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[9]
    SLICE_X97Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.318    21.881    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.231    22.112    
                         clock uncertainty           -0.205    21.907    
    SLICE_X97Y170        FDRE (Setup_fdre_C_D)       -0.022    21.885    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         21.885    
                         arrival time                         -16.016    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.564ns  (logic 0.246ns (15.730%)  route 1.318ns (84.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y153       FDRE (Prop_fdre_C_Q)         0.246    14.605 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.318    15.923    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y155       FDRE (Setup_fdre_C_D)       -0.122    21.795    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.795    
                         arrival time                         -15.923    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.554ns  (logic 0.246ns (15.827%)  route 1.308ns (84.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y153       FDRE (Prop_fdre_C_Q)         0.246    14.605 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.308    15.913    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y155       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y155       FDRE (Setup_fdre_C_D)       -0.121    21.796    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         21.796    
                         arrival time                         -15.913    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.641ns  (logic 0.269ns (16.396%)  route 1.372ns (83.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 21.881 - 16.000 ) 
    Source Clock Delay      (SCD):    6.348ns = ( 14.348 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.434    14.348    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y168        FDRE (Prop_fdre_C_Q)         0.269    14.617 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.372    15.989    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[3]
    SLICE_X97Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.318    21.881    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.231    22.112    
                         clock uncertainty           -0.205    21.907    
    SLICE_X97Y170        FDRE (Setup_fdre_C_D)       -0.018    21.889    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         21.889    
                         arrival time                         -15.989    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.622ns  (logic 0.269ns (16.586%)  route 1.353ns (83.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 21.885 - 16.000 ) 
    Source Clock Delay      (SCD):    6.353ns = ( 14.353 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.439    14.353    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y165        FDRE (Prop_fdre_C_Q)         0.269    14.622 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.353    15.975    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[4]
    SLICE_X100Y166       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.322    21.885    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y166       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.231    22.116    
                         clock uncertainty           -0.205    21.911    
    SLICE_X100Y166       FDRE (Setup_fdre_C_D)       -0.032    21.879    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         21.879    
                         arrival time                         -15.975    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.528ns  (logic 0.246ns (16.103%)  route 1.282ns (83.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.359ns = ( 14.359 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.445    14.359    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y153       FDRE (Prop_fdre_C_Q)         0.246    14.605 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.282    15.887    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X101Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y153       FDRE (Setup_fdre_C_D)       -0.120    21.797    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         21.797    
                         arrival time                         -15.887    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.627ns  (logic 0.269ns (16.536%)  route 1.358ns (83.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 21.891 - 16.000 ) 
    Source Clock Delay      (SCD):    6.360ns = ( 14.360 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     8.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     9.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750    10.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    12.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.446    14.360    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y151        FDRE (Prop_fdre_C_Q)         0.269    14.629 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.358    15.987    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X101Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928    16.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    17.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.761    20.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    20.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         1.328    21.891    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.231    22.122    
                         clock uncertainty           -0.205    21.917    
    SLICE_X101Y153       FDRE (Setup_fdre_C_D)       -0.017    21.900    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         21.900    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                  5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.100ns (16.070%)  route 0.522ns (83.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.557     2.410    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y168        FDRE (Prop_fdre_C_Q)         0.100     2.510 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.522     3.032    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[11]
    SLICE_X97Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.760     2.957    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.276     2.681    
                         clock uncertainty            0.205     2.886    
    SLICE_X97Y167        FDRE (Hold_fdre_C_D)         0.037     2.923    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.961%)  route 0.527ns (84.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.560     2.413    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y165        FDRE (Prop_fdre_C_Q)         0.100     2.513 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.527     3.040    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_double[0]
    SLICE_X97Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.760     2.957    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X97Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.276     2.681    
                         clock uncertainty            0.205     2.886    
    SLICE_X97Y167        FDRE (Hold_fdre_C_D)         0.040     2.926    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.102%)  route 0.562ns (84.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.558     2.411    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X95Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y167        FDRE (Prop_fdre_C_Q)         0.100     2.511 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.562     3.073    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[15]
    SLICE_X100Y166       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.761     2.958    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y166       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.276     2.682    
                         clock uncertainty            0.205     2.887    
    SLICE_X100Y166       FDRE (Hold_fdre_C_D)         0.038     2.925    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.011%)  route 0.566ns (84.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.557     2.410    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y168        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y168        FDRE (Prop_fdre_C_Q)         0.100     2.510 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.566     3.076    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[0]
    SLICE_X100Y168       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.759     2.956    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y168       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.276     2.680    
                         clock uncertainty            0.205     2.885    
    SLICE_X100Y168       FDRE (Hold_fdre_C_D)         0.041     2.926    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.100ns (15.074%)  route 0.563ns (84.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.560     2.413    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y165        FDRE (Prop_fdre_C_Q)         0.100     2.513 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.563     3.076    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[12]
    SLICE_X100Y165       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.762     2.959    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y165       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.276     2.683    
                         clock uncertainty            0.205     2.888    
    SLICE_X100Y165       FDRE (Hold_fdre_C_D)         0.038     2.926    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.998%)  route 0.567ns (85.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.560     2.413    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X97Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y165        FDRE (Prop_fdre_C_Q)         0.100     2.513 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.567     3.080    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_double[1]
    SLICE_X99Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.762     2.959    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X99Y165        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.276     2.683    
                         clock uncertainty            0.205     2.888    
    SLICE_X99Y165        FDRE (Hold_fdre_C_D)         0.040     2.928    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.118ns (17.686%)  route 0.549ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.558     2.411    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X94Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y167        FDRE (Prop_fdre_C_Q)         0.118     2.529 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.549     3.078    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_double[0]
    SLICE_X100Y167       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.760     2.957    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y167       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.276     2.681    
                         clock uncertainty            0.205     2.886    
    SLICE_X100Y167       FDRE (Hold_fdre_C_D)         0.040     2.926    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.100ns (15.198%)  route 0.558ns (84.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.613     2.466    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X103Y148       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y148       FDRE (Prop_fdre_C_Q)         0.100     2.566 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.558     3.124    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X104Y149       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.813     3.010    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X104Y149       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.276     2.734    
                         clock uncertainty            0.205     2.939    
    SLICE_X104Y149       FDRE (Hold_fdre_C_D)         0.032     2.971    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.100ns (15.067%)  route 0.564ns (84.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.564     2.417    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y153       FDRE (Prop_fdre_C_Q)         0.100     2.517 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.564     3.081    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X101Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.768     2.965    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_sync6
    SLICE_X101Y153       FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.276     2.689    
                         clock uncertainty            0.205     2.894    
    SLICE_X101Y153       FDRE (Hold_fdre_C_D)         0.033     2.927    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.118ns (17.594%)  route 0.553ns (82.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.558     2.411    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk2
    SLICE_X94Y167        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y167        FDRE (Prop_fdre_C_Q)         0.118     2.529 r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.553     3.082    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_double[6]
    SLICE_X100Y167       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk/O
                         net (fo=244, routed)         0.760     2.957    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/userclk
    SLICE_X100Y167       FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.276     2.681    
                         clock uncertainty            0.205     2.886    
    SLICE_X100Y167       FDRE (Hold_fdre_C_D)         0.041     2.927    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_base_mb_clk_wiz_0_0
  To Clock:  clk_320_base_mb_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_base_mb_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_320_base_mb_clk_wiz_0_0 rise@3.200ns - clk_10_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.269ns (15.879%)  route 1.425ns (84.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 4.869 - 3.200 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.772     1.772    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.893    -2.121 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -0.118    base_mb_i/clk_wiz_0/inst/clk_10_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.782     1.784    base_mb_i/elapsed_time_gen_0/inst/clk_10
    SLICE_X56Y49         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.269     2.053 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/Q
                         net (fo=1, routed)           1.425     3.478    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10
    SLICE_X57Y49         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      3.200     3.200 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     3.200 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.642     4.842    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.659     1.183 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.906     3.089    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     3.202 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         1.667     4.869    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X57Y49         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                         clock pessimism             -0.104     4.765    
                         clock uncertainty           -0.210     4.555    
    SLICE_X57Y49         FDRE (Setup_fdre_C_D)       -0.018     4.537    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg
  -------------------------------------------------------------------
                         required time                          4.537    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  1.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_base_mb_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_320_base_mb_clk_wiz_0_0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_320_base_mb_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_320_base_mb_clk_wiz_0_0 rise@0.000ns - clk_10_base_mb_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.100ns (13.849%)  route 0.622ns (86.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.648     0.648    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.420    -0.772 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.748    -0.024    base_mb_i/clk_wiz_0/inst/clk_10_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.646     0.648    base_mb_i/elapsed_time_gen_0/inst/clk_10
    SLICE_X56Y49         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.100     0.748 r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10_reg/Q
                         net (fo=1, routed)           0.622     1.370    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync10
    SLICE_X57Y49         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_320_base_mb_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.877     0.877    base_mb_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.716    -0.839 r  base_mb_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.811    -0.028    base_mb_i/clk_wiz_0/inst/clk_320_base_mb_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=109, routed)         0.885     0.887    base_mb_i/elapsed_time_gen_0/inst/clk_320
    SLICE_X57Y49         FDRE                                         r  base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg/C
                         clock pessimism              0.067     0.954    
                         clock uncertainty            0.210     1.164    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.033     1.197    base_mb_i/elapsed_time_gen_0/inst/one_pps_sync320_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.827ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.208ns  (logic 0.361ns (16.353%)  route 1.847ns (83.647%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.847     2.155    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X48Y122        LUT6 (Prop_lut6_I4_O)        0.053     2.208 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.208    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1_n_0
    SLICE_X48Y122        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X48Y122        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -2.208    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.071ns  (logic 0.361ns (17.429%)  route 1.710ns (82.571%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.710     2.018    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.053     2.071 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.071    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X47Y128        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.039ns  (logic 0.361ns (17.701%)  route 1.678ns (82.299%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.678     1.986    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X48Y122        LUT6 (Prop_lut6_I4_O)        0.053     2.039 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1/O
                         net (fo=1, routed)           0.000     2.039    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1_n_0
    SLICE_X48Y122        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X48Y122        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -2.039    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.070ns  (logic 0.361ns (17.437%)  route 1.709ns (82.563%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.709     2.017    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X46Y128        LUT6 (Prop_lut6_I4_O)        0.053     2.070 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[25]_i_1__1/O
                         net (fo=1, routed)           0.000     2.070    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[25]_i_1__1_n_0
    SLICE_X46Y128        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X46Y128        FDRE (Setup_fdre_C_D)        0.072     6.072    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[25]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.896ns  (logic 0.361ns (19.043%)  route 1.535ns (80.957%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.535     1.843    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X48Y122        LUT6 (Prop_lut6_I4_O)        0.053     1.896 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.896    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1_n_0
    SLICE_X48Y122        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X48Y122        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.834ns  (logic 0.361ns (19.681%)  route 1.473ns (80.319%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.473     1.781    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.053     1.834 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1/O
                         net (fo=1, routed)           0.000     1.834    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1_n_0
    SLICE_X47Y128        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.828ns  (logic 0.361ns (19.743%)  route 1.467ns (80.257%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.467     1.775    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X45Y127        LUT6 (Prop_lut6_I4_O)        0.053     1.828 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.828    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1_n_0
    SLICE_X45Y127        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y127        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.820ns  (logic 0.361ns (19.836%)  route 1.459ns (80.164%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.459     1.767    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.053     1.820 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.820    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1_n_0
    SLICE_X41Y125        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y125        FDRE (Setup_fdre_C_D)        0.034     6.034    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.819ns  (logic 0.361ns (19.847%)  route 1.458ns (80.153%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.458     1.766    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X41Y125        LUT6 (Prop_lut6_I4_O)        0.053     1.819 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1/O
                         net (fo=1, routed)           0.000     1.819    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1_n_0
    SLICE_X41Y125        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y125        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.799ns  (logic 0.361ns (20.070%)  route 1.438ns (79.930%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126                                     0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.438     1.746    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X48Y122        LUT6 (Prop_lut6_I4_O)        0.053     1.799 r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0_n_0
    SLICE_X48Y122        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X48Y122        FDRE (Setup_fdre_C_D)        0.035     6.035    base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                  4.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.320ns  (logic 0.269ns (11.595%)  route 2.051ns (88.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 6.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.598     6.600    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X43Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.269     6.869 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[22]/Q
                         net (fo=1, routed)           2.051     8.920    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[22]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.223ns  (logic 0.308ns (13.854%)  route 1.915ns (86.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns = ( 6.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.597     6.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X42Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.308     6.907 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[12]/Q
                         net (fo=1, routed)           1.915     8.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[12]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.168ns  (logic 0.308ns (14.206%)  route 1.860ns (85.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns = ( 6.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.597     6.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X42Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.308     6.907 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[10]/Q
                         net (fo=1, routed)           1.860     8.767    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[10]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.157ns  (logic 0.269ns (12.470%)  route 1.888ns (87.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 6.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.596     6.598    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X39Y90         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.269     6.867 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[1]/Q
                         net (fo=1, routed)           1.888     8.755    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[1]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.149ns  (logic 0.269ns (12.519%)  route 1.880ns (87.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 6.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.598     6.600    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X43Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.269     6.869 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[23]/Q
                         net (fo=1, routed)           1.880     8.749    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[23]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.118ns  (logic 0.308ns (14.542%)  route 1.810ns (85.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.599ns = ( 6.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.597     6.599    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X42Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.308     6.907 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[5]/Q
                         net (fo=1, routed)           1.810     8.717    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.100ns  (logic 0.308ns (14.665%)  route 1.792ns (85.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 6.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.598     6.600    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X40Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.308     6.908 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[9]/Q
                         net (fo=1, routed)           1.792     8.700    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[9]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.052ns  (logic 0.308ns (15.007%)  route 1.744ns (84.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 6.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.596     6.598    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X42Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.308     6.906 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[2]/Q
                         net (fo=1, routed)           1.744     8.650    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[3])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.049ns  (logic 0.269ns (13.128%)  route 1.780ns (86.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 6.601 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.599     6.601    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X39Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.269     6.870 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[21]/Q
                         net (fo=1, routed)           1.780     8.650    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[21]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.029ns  (logic 0.269ns (13.259%)  route 1.760ns (86.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 6.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.598     6.600    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X41Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.269     6.869 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[16]/Q
                         net (fo=1, routed)           1.760     8.629    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[16]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.569    11.571    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.089    11.482    
                         clock uncertainty           -0.201    11.280    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.204    11.076    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  2.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.118ns (13.525%)  route 0.754ns (86.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.603     0.605    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X40Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.118     0.723 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[14]/Q
                         net (fo=1, routed)           0.754     1.477    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[14]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.100ns (11.331%)  route 0.783ns (88.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.602     0.604    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X41Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.100     0.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[6]/Q
                         net (fo=1, routed)           0.783     1.487    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[6]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.100ns (11.236%)  route 0.790ns (88.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.602     0.604    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X41Y90         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.100     0.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[0]/Q
                         net (fo=1, routed)           0.790     1.494    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[0]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.100ns (11.126%)  route 0.799ns (88.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.602     0.604    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X43Y93         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.100     0.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[4]/Q
                         net (fo=1, routed)           0.799     1.503    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[4]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.100ns (10.965%)  route 0.812ns (89.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.602     0.604    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X43Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.100     0.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[8]/Q
                         net (fo=1, routed)           0.812     1.516    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[8]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.100ns (10.954%)  route 0.813ns (89.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.603     0.605    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X41Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.100     0.705 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[15]/Q
                         net (fo=1, routed)           0.813     1.518    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[15]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.100ns (10.914%)  route 0.816ns (89.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.602     0.604    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X39Y91         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.100     0.704 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[3]/Q
                         net (fo=1, routed)           0.816     1.520    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[3]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.100ns (10.931%)  route 0.815ns (89.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.604     0.606    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X37Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.100     0.706 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[18]/Q
                         net (fo=1, routed)           0.815     1.521    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[18]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.100ns (10.920%)  route 0.816ns (89.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.605     0.607    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X37Y97         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.100     0.707 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[17]/Q
                         net (fo=1, routed)           0.816     1.523    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[17]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.100ns (10.237%)  route 0.877ns (89.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.551     0.553    base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/hs_clk
    SLICE_X43Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.100     0.653 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/MUX_H/dout_reg[20]/Q
                         net (fo=1, routed)           0.877     1.530    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[20]
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.885     0.887    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y22         RAMB18E1                                     r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.065     0.952    
                         clock uncertainty            0.201     1.153    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.308    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 0.361ns (4.753%)  route 7.235ns (95.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         5.020     6.979    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X78Y57         LUT3 (Prop_lut3_I1_O)        0.053     7.032 r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.vacancy_i[12]_i_1/O
                         net (fo=45, routed)          2.215     9.247    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X63Y34         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.665    11.667    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X63Y34         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/C
                         clock pessimism             -0.089    11.578    
                         clock uncertainty           -0.249    11.329    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.367    10.962    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 0.361ns (4.753%)  route 7.235ns (95.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         5.020     6.979    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X78Y57         LUT3 (Prop_lut3_I1_O)        0.053     7.032 r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.vacancy_i[12]_i_1/O
                         net (fo=45, routed)          2.215     9.247    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X63Y34         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.665    11.667    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X63Y34         FDRE                                         r  base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[30]/C
                         clock pessimism             -0.089    11.578    
                         clock uncertainty           -0.249    11.329    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.367    10.962    base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[30]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.361ns (4.909%)  route 6.992ns (95.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         2.558     4.517    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.053     4.570 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         4.435     9.004    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[16]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X80Y95         FDRE (Setup_fdre_C_R)       -0.367    10.829    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[16]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.361ns (4.909%)  route 6.992ns (95.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         2.558     4.517    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.053     4.570 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         4.435     9.004    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[17]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X80Y95         FDRE (Setup_fdre_C_R)       -0.367    10.829    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[17]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.361ns (4.909%)  route 6.992ns (95.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         2.558     4.517    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.053     4.570 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         4.435     9.004    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[18]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X80Y95         FDRE (Setup_fdre_C_R)       -0.367    10.829    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[18]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.361ns (4.909%)  route 6.992ns (95.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         2.558     4.517    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.053     4.570 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         4.435     9.004    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[19]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X80Y95         FDRE (Setup_fdre_C_R)       -0.367    10.829    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[19]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.361ns (4.909%)  route 6.992ns (95.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         2.558     4.517    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.053     4.570 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         4.435     9.004    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[22]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X80Y95         FDRE (Setup_fdre_C_R)       -0.367    10.829    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg9_reg[22]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.361ns (4.911%)  route 6.990ns (95.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         2.558     4.517    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.053     4.570 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         4.432     9.002    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X81Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[16]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X81Y95         FDRE (Setup_fdre_C_R)       -0.367    10.829    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[16]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.361ns (4.911%)  route 6.990ns (95.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         2.558     4.517    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.053     4.570 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         4.432     9.002    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X81Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[17]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X81Y95         FDRE (Setup_fdre_C_R)       -0.367    10.829    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[17]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.361ns (4.911%)  route 6.990ns (95.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         1.649     1.651    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.308     1.959 f  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         2.558     4.517    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X9Y115         LUT1 (Prop_lut1_I0_O)        0.053     4.570 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2/O
                         net (fo=430, routed)         4.432     9.002    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/i___2_n_0
    SLICE_X81Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.532    11.534    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y95         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[18]/C
                         clock pessimism             -0.089    11.445    
                         clock uncertainty           -0.249    11.196    
    SLICE_X81Y95         FDRE (Setup_fdre_C_R)       -0.367    10.829    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg11_reg[18]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  1.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.310%)  route 0.599ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.100     0.735 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.599     1.334    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X14Y50         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.854     0.856    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X14Y50         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.065     0.921    
                         clock uncertainty            0.249     1.170    
    SLICE_X14Y50         FDRE (Hold_fdre_C_R)         0.006     1.176    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.310%)  route 0.599ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.100     0.735 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.599     1.334    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X14Y50         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.854     0.856    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X14Y50         FDRE                                         r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.065     0.921    
                         clock uncertainty            0.249     1.170    
    SLICE_X14Y50         FDRE (Hold_fdre_C_R)         0.006     1.176    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.310%)  route 0.599ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.100     0.735 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.599     1.334    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X14Y50         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.854     0.856    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X14Y50         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                         clock pessimism              0.065     0.921    
                         clock uncertainty            0.249     1.170    
    SLICE_X14Y50         FDRE (Hold_fdre_C_R)         0.006     1.176    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.310%)  route 0.599ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.100     0.735 r  base_mb_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/Q
                         net (fo=4, routed)           0.599     1.334    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Rst
    SLICE_X14Y50         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.854     0.856    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X14Y50         FDRE                                         r  base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                         clock pessimism              0.065     0.921    
                         clock uncertainty            0.249     1.170    
    SLICE_X14Y50         FDRE (Hold_fdre_C_R)         0.006     1.176    base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.118ns (16.323%)  route 0.605ns (83.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.118     0.753 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2, routed)           0.605     1.358    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X17Y69         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.843     0.845    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X17Y69         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.065     0.910    
                         clock uncertainty            0.249     1.159    
    SLICE_X17Y69         FDRE (Hold_fdre_C_D)         0.038     1.197    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.118ns (15.072%)  route 0.665ns (84.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y53         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.118     0.753 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2, routed)           0.665     1.418    base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X17Y69         FDRE                                         r  base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.843     0.845    base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X17Y69         FDRE                                         r  base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.065     0.910    
                         clock uncertainty            0.249     1.159    
    SLICE_X17Y69         FDRE (Hold_fdre_C_D)         0.040     1.199    base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.146ns (15.069%)  route 0.823ns (84.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.118     0.753 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         0.823     1.576    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aresetn
    SLICE_X3Y63          LUT5 (Prop_lut5_I3_O)        0.028     1.604 r  base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.604    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_3
    SLICE_X3Y63          FDRE                                         r  base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.880     0.882    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X3Y63          FDRE                                         r  base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.249     1.196    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.061     1.257    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.146ns (14.108%)  route 0.889ns (85.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.118     0.753 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         0.889     1.642    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aresetn
    SLICE_X3Y63          LUT5 (Prop_lut5_I4_O)        0.028     1.670 r  base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.670    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X3Y63          FDRE                                         r  base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.880     0.882    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X3Y63          FDRE                                         r  base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.249     1.196    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.061     1.257    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.146ns (13.437%)  route 0.941ns (86.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.118     0.753 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         0.941     1.694    base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.028     1.722 r  base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rx_Data_Present_Pre_i_1/O
                         net (fo=1, routed)           0.000     1.722    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg_0
    SLICE_X3Y64          FDRE                                         r  base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.880     0.882    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg/C
                         clock pessimism              0.065     0.947    
                         clock uncertainty            0.249     1.196    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.061     1.257    base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_base_mb_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            base_mb_i/axi_uartlite_1/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out3_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.146ns (13.026%)  route 0.975ns (86.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out3_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=240, routed)         0.633     0.635    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.118     0.753 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         0.975     1.728    base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X6Y70          LUT4 (Prop_lut4_I1_O)        0.028     1.756 r  base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rx_Data_Present_Pre_i_1/O
                         net (fo=1, routed)           0.000     1.756    base_mb_i/axi_uartlite_1/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg_0
    SLICE_X6Y70          FDRE                                         r  base_mb_i/axi_uartlite_1/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.873     0.875    base_mb_i/axi_uartlite_1/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X6Y70          FDRE                                         r  base_mb_i/axi_uartlite_1/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg/C
                         clock pessimism              0.065     0.940    
                         clock uncertainty            0.249     1.189    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.087     1.276    base_mb_i/axi_uartlite_1/U0/UARTLITE_CORE_I/rx_Data_Present_Pre_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.495ns (11.706%)  route 3.734ns (88.294%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 6.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.766     5.608    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.476     6.478    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[0]/C
                         clock pessimism             -0.089     6.389    
                         clock uncertainty           -0.201     6.188    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.367     5.821    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.495ns (11.703%)  route 3.735ns (88.297%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.479 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.767     5.609    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.477     6.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[10]/C
                         clock pessimism             -0.089     6.390    
                         clock uncertainty           -0.201     6.189    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.367     5.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[10]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.495ns (11.703%)  route 3.735ns (88.297%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.479 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.767     5.609    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.477     6.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[11]/C
                         clock pessimism             -0.089     6.390    
                         clock uncertainty           -0.201     6.189    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.367     5.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[11]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.495ns (11.703%)  route 3.735ns (88.297%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.479 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.767     5.609    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.477     6.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[12]/C
                         clock pessimism             -0.089     6.390    
                         clock uncertainty           -0.201     6.189    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.367     5.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[12]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.495ns (11.703%)  route 3.735ns (88.297%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.479 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.767     5.609    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.477     6.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[13]/C
                         clock pessimism             -0.089     6.390    
                         clock uncertainty           -0.201     6.189    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.367     5.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[13]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.495ns (11.703%)  route 3.735ns (88.297%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.479 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.767     5.609    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.477     6.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[14]/C
                         clock pessimism             -0.089     6.390    
                         clock uncertainty           -0.201     6.189    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.367     5.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[14]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.495ns (11.703%)  route 3.735ns (88.297%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.479 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.767     5.609    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.477     6.479    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y99         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[15]/C
                         clock pessimism             -0.089     6.390    
                         clock uncertainty           -0.201     6.189    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.367     5.822    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[15]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.495ns (11.706%)  route 3.734ns (88.294%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 6.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.766     5.608    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.476     6.478    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[1]/C
                         clock pessimism             -0.089     6.389    
                         clock uncertainty           -0.201     6.188    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.367     5.821    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.495ns (11.706%)  route 3.734ns (88.294%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 6.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.766     5.608    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.476     6.478    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[2]/C
                         clock pessimism             -0.089     6.389    
                         clock uncertainty           -0.201     6.188    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.367     5.821    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.495ns (11.706%)  route 3.734ns (88.294%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 6.478 - 5.000 ) 
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.377     1.379    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/s00_axi_aclk
    SLICE_X52Y127        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.269     1.648 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state_reg[4]/Q
                         net (fo=8, routed)           0.600     2.248    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/state[4]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.053     2.301 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_HOLD_i_1/O
                         net (fo=260, routed)         0.309     2.610    base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/hold_count
    SLICE_X55Y127        LUT3 (Prop_lut3_I1_O)        0.053     2.663 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica/O
                         net (fo=1, routed)           1.058     3.722    base_mb_i/maroc_dc_0/inst/USR_LOGIC/lopt_4
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.842 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/BUFG_CTR_RST/O
                         net (fo=6146, routed)        1.766     5.608    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[23]_0
    SLICE_X52Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.476     6.478    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/hs_clk
    SLICE_X52Y96         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[3]/C
                         clock pessimism             -0.089     6.389    
                         clock uncertainty           -0.201     6.188    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.367     5.821    base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  0.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.155ns (23.602%)  route 0.502ns (76.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.629     0.631    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y84         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.091     0.722 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q
                         net (fo=2, routed)           0.502     1.224    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[23].ED/masked_chan_trig_reg[23][0]
    SLICE_X19Y88         LUT3 (Prop_lut3_I2_O)        0.064     1.288 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[23].ED/masked_chan_trig[23]_i_1/O
                         net (fo=1, routed)           0.000     1.288    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[23].ED_n_2
    SLICE_X19Y88         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.851     0.853    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X19Y88         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[23]/C
                         clock pessimism              0.065     0.918    
                         clock uncertainty            0.201     1.119    
    SLICE_X19Y88         FDRE (Hold_fdre_C_D)         0.060     1.179    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.146ns (22.432%)  route 0.505ns (77.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.627     0.629    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y82         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.118     0.747 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q
                         net (fo=2, routed)           0.505     1.252    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[50].ED/masked_chan_trig_reg[50][0]
    SLICE_X13Y79         LUT3 (Prop_lut3_I2_O)        0.028     1.280 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[50].ED/masked_chan_trig[50]_i_1/O
                         net (fo=1, routed)           0.000     1.280    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[50].ED_n_2
    SLICE_X13Y79         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.842     0.844    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X13Y79         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[50]/C
                         clock pessimism              0.065     0.909    
                         clock uncertainty            0.201     1.110    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.060     1.170    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.146ns (22.023%)  route 0.517ns (77.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.547     0.549    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y110        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDRE (Prop_fdre_C_Q)         0.118     0.667 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg5_reg[26]/Q
                         net (fo=2, routed)           0.517     1.184    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[186].ED/masked_chan_trig_reg[186][0]
    SLICE_X76Y108        LUT3 (Prop_lut3_I2_O)        0.028     1.212 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[186].ED/masked_chan_trig[186]_i_1/O
                         net (fo=1, routed)           0.000     1.212    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[186].ED_n_0
    SLICE_X76Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.747     0.749    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X76Y108        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[186]/C
                         clock pessimism              0.065     0.814    
                         clock uncertainty            0.201     1.015    
    SLICE_X76Y108        FDRE (Hold_fdre_C_D)         0.087     1.102    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[186]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[213]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.146ns (22.884%)  route 0.492ns (77.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.550     0.552    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.118     0.670 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q
                         net (fo=2, routed)           0.492     1.162    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/masked_chan_trig_reg[213][0]
    SLICE_X75Y101        LUT3 (Prop_lut3_I2_O)        0.028     1.190 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/masked_chan_trig[213]_i_1/O
                         net (fo=1, routed)           0.000     1.190    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED_n_0
    SLICE_X75Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[213]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.749     0.751    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X75Y101        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[213]/C
                         clock pessimism              0.065     0.816    
                         clock uncertainty            0.201     1.017    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.061     1.078    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[213]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.146ns (21.954%)  route 0.519ns (78.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.627     0.629    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y83         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.118     0.747 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q
                         net (fo=2, routed)           0.519     1.266    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[104].ED/masked_chan_trig_reg[104][0]
    SLICE_X21Y98         LUT3 (Prop_lut3_I2_O)        0.028     1.294 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[104].ED/masked_chan_trig[104]_i_1/O
                         net (fo=1, routed)           0.000     1.294    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[104].ED_n_2
    SLICE_X21Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.853     0.855    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X21Y98         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[104]/C
                         clock pessimism              0.065     0.920    
                         clock uncertainty            0.201     1.121    
    SLICE_X21Y98         FDRE (Hold_fdre_C_D)         0.060     1.181    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.146ns (22.237%)  route 0.511ns (77.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.627     0.629    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y82         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.118     0.747 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=2, routed)           0.511     1.258    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[52].ED/masked_chan_trig_reg[52][0]
    SLICE_X11Y80         LUT3 (Prop_lut3_I2_O)        0.028     1.286 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[52].ED/masked_chan_trig[52]_i_1/O
                         net (fo=1, routed)           0.000     1.286    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[52].ED_n_2
    SLICE_X11Y80         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.844     0.846    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X11Y80         FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[52]/C
                         clock pessimism              0.065     0.911    
                         clock uncertainty            0.201     1.112    
    SLICE_X11Y80         FDRE (Hold_fdre_C_D)         0.060     1.172    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.146ns (21.956%)  route 0.519ns (78.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.549     0.551    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.118     0.669 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg6_reg[22]/Q
                         net (fo=2, routed)           0.519     1.188    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[214].ED/masked_chan_trig_reg[214][0]
    SLICE_X70Y102        LUT3 (Prop_lut3_I2_O)        0.028     1.216 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[214].ED/masked_chan_trig[214]_i_1/O
                         net (fo=1, routed)           0.000     1.216    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[214].ED_n_2
    SLICE_X70Y102        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.747     0.749    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X70Y102        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[214]/C
                         clock pessimism              0.065     0.814    
                         clock uncertainty            0.201     1.015    
    SLICE_X70Y102        FDRE (Hold_fdre_C_D)         0.087     1.102    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[214]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.275%)  route 0.536ns (80.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.550     0.552    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X75Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.100     0.652 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg7_reg[18]/Q
                         net (fo=2, routed)           0.536     1.188    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[242].ED/masked_chan_trig_reg[242][0]
    SLICE_X70Y100        LUT3 (Prop_lut3_I2_O)        0.028     1.216 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[242].ED/masked_chan_trig[242]_i_1/O
                         net (fo=1, routed)           0.000     1.216    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[242].ED_n_2
    SLICE_X70Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.747     0.749    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X70Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[242]/C
                         clock pessimism              0.065     0.814    
                         clock uncertainty            0.201     1.015    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.087     1.102    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[242]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.996%)  route 0.512ns (80.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.581     0.583    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y106         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.100     0.683 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=2, routed)           0.512     1.195    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[27].ED/masked_chan_trig_reg[27][0]
    SLICE_X19Y100        LUT3 (Prop_lut3_I2_O)        0.028     1.223 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[27].ED/masked_chan_trig[27]_i_1/O
                         net (fo=1, routed)           0.000     1.223    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[27].ED_n_0
    SLICE_X19Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.781     0.783    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X19Y100        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[27]/C
                         clock pessimism              0.065     0.848    
                         clock uncertainty            0.201     1.049    
    SLICE_X19Y100        FDRE (Hold_fdre_C_D)         0.060     1.109    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.179ns (26.899%)  route 0.486ns (73.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.549     0.551    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y104        FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.107     0.658 f  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=2, routed)           0.486     1.144    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[137].ED/masked_chan_trig_reg[137][0]
    SLICE_X72Y106        LUT3 (Prop_lut3_I2_O)        0.072     1.216 r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[137].ED/masked_chan_trig[137]_i_1/O
                         net (fo=1, routed)           0.000     1.216    base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[137].ED_n_2
    SLICE_X72Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.747     0.749    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X72Y106        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[137]/C
                         clock pessimism              0.065     0.814    
                         clock uncertainty            0.201     1.015    
    SLICE_X72Y106        FDRE (Hold_fdre_C_D)         0.087     1.102    base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[137]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.322ns (12.279%)  route 2.300ns (87.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.644     1.646    base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y94         FDRE                                         r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.269     1.915 r  base_mb_i/maroc_dc_0/inst/maroc_dc_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=6, routed)           2.012     3.927    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/sreg_reg[0][1]
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.053     3.980 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.289     4.268    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X37Y98         FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.487    11.489    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X37Y98         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism              0.012    11.501    
                         clock uncertainty           -0.081    11.420    
    SLICE_X37Y98         FDPE (Recov_fdpe_C_PRE)     -0.217    11.203    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         11.203    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.308ns (15.725%)  route 1.651ns (84.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 11.666 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.789     1.791    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y49         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDPE (Prop_fdpe_C_Q)         0.308     2.099 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=34, routed)          1.651     3.750    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X64Y33         FDPE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.664    11.666    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y33         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.086    11.752    
                         clock uncertainty           -0.081    11.671    
    SLICE_X64Y33         FDPE (Recov_fdpe_C_PRE)     -0.228    11.443    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.308ns (17.505%)  route 1.452ns (82.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.649     1.651    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y55         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDPE (Prop_fdpe_C_Q)         0.308     1.959 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.452     3.411    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AS[0]
    SLICE_X77Y54         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.479    11.481    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X77Y54         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.084    11.565    
                         clock uncertainty           -0.081    11.484    
    SLICE_X77Y54         FDPE (Recov_fdpe_C_PRE)     -0.217    11.267    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.308ns (17.505%)  route 1.452ns (82.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.649     1.651    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y55         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDPE (Prop_fdpe_C_Q)         0.308     1.959 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.452     3.411    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X77Y54         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.479    11.481    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X77Y54         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.084    11.565    
                         clock uncertainty           -0.081    11.484    
    SLICE_X77Y54         FDPE (Recov_fdpe_C_PRE)     -0.217    11.267    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.308ns (17.505%)  route 1.452ns (82.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.649     1.651    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y55         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y55         FDPE (Prop_fdpe_C_Q)         0.308     1.959 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.452     3.411    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AS[0]
    SLICE_X77Y54         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.479    11.481    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X77Y54         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.084    11.565    
                         clock uncertainty           -0.081    11.484    
    SLICE_X77Y54         FDPE (Recov_fdpe_C_PRE)     -0.217    11.267    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.877ns  (required time - arrival time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.308ns (17.337%)  route 1.469ns (82.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.789     1.791    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y49         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDPE (Prop_fdpe_C_Q)         0.308     2.099 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=34, routed)          1.469     3.568    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X64Y35         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.666    11.668    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y35         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.086    11.754    
                         clock uncertainty           -0.081    11.673    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.228    11.445    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  7.877    

Slack (MET) :             7.877ns  (required time - arrival time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.308ns (17.337%)  route 1.469ns (82.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.789     1.791    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y49         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDPE (Prop_fdpe_C_Q)         0.308     2.099 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=34, routed)          1.469     3.568    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X64Y35         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.666    11.668    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y35         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.086    11.754    
                         clock uncertainty           -0.081    11.673    
    SLICE_X64Y35         FDCE (Recov_fdce_C_CLR)     -0.228    11.445    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  7.877    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.308ns (17.665%)  route 1.436ns (82.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.789     1.791    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y49         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDPE (Prop_fdpe_C_Q)         0.308     2.099 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=34, routed)          1.436     3.535    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y34         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.665    11.667    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y34         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.086    11.753    
                         clock uncertainty           -0.081    11.672    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.255    11.417    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.308ns (17.665%)  route 1.436ns (82.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.789     1.791    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y49         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDPE (Prop_fdpe_C_Q)         0.308     2.099 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=34, routed)          1.436     3.535    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y34         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.665    11.667    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y34         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.086    11.753    
                         clock uncertainty           -0.081    11.672    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.255    11.417    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.308ns (17.665%)  route 1.436ns (82.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 11.667 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.789     1.791    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y49         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDPE (Prop_fdpe_C_Q)         0.308     2.099 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=34, routed)          1.436     3.535    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y34         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.665    11.667    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y34         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.086    11.753    
                         clock uncertainty           -0.081    11.672    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.255    11.417    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  7.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.153%)  route 0.147ns (57.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.633     0.635    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X94Y56         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y56         FDPE (Prop_fdpe_C_Q)         0.107     0.742 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147     0.889    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y55         FDCE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.853     0.855    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y55         FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.206     0.649    
    SLICE_X94Y55         FDCE (Remov_fdce_C_CLR)     -0.086     0.563    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.153%)  route 0.147ns (57.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.633     0.635    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X94Y56         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y56         FDPE (Prop_fdpe_C_Q)         0.107     0.742 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147     0.889    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y55         FDCE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.853     0.855    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y55         FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.206     0.649    
    SLICE_X94Y55         FDCE (Remov_fdce_C_CLR)     -0.086     0.563    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.153%)  route 0.147ns (57.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.633     0.635    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X94Y56         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y56         FDPE (Prop_fdpe_C_Q)         0.107     0.742 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147     0.889    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y55         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.853     0.855    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y55         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.206     0.649    
    SLICE_X94Y55         FDPE (Remov_fdpe_C_PRE)     -0.088     0.561    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.123%)  route 0.147ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.633     0.635    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X94Y56         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y56         FDPE (Prop_fdpe_C_Q)         0.107     0.742 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147     0.889    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y56         FDCE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.853     0.855    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y56         FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.206     0.649    
    SLICE_X92Y56         FDCE (Remov_fdce_C_CLR)     -0.088     0.561    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.123%)  route 0.147ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.633     0.635    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X94Y56         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y56         FDPE (Prop_fdpe_C_Q)         0.107     0.742 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147     0.889    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y56         FDCE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.853     0.855    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y56         FDCE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.206     0.649    
    SLICE_X92Y56         FDCE (Remov_fdce_C_CLR)     -0.088     0.561    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.123%)  route 0.147ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.633     0.635    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X94Y56         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y56         FDPE (Prop_fdpe_C_Q)         0.107     0.742 f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147     0.889    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y56         FDPE                                         f  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.853     0.855    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y56         FDPE                                         r  base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.206     0.649    
    SLICE_X92Y56         FDPE (Remov_fdpe_C_PRE)     -0.090     0.559    base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.118ns (40.914%)  route 0.170ns (59.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.653     0.655    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y49         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDPE (Prop_fdpe_C_Q)         0.118     0.773 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=34, routed)          0.170     0.943    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X73Y47         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.892     0.894    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X73Y47         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.225     0.669    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.069     0.600    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.118ns (40.914%)  route 0.170ns (59.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.653     0.655    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y49         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDPE (Prop_fdpe_C_Q)         0.118     0.773 f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=34, routed)          0.170     0.943    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X73Y47         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.892     0.894    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X73Y47         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.225     0.669    
    SLICE_X73Y47         FDCE (Remov_fdce_C_CLR)     -0.069     0.600    base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.566%)  route 0.157ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.632     0.634    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X92Y59         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDPE (Prop_fdpe_C_Q)         0.107     0.741 f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     0.898    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X93Y59         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.852     0.854    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y59         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.209     0.645    
    SLICE_X93Y59         FDCE (Remov_fdce_C_CLR)     -0.105     0.540    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.566%)  route 0.157ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.632     0.634    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X92Y59         FDPE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y59         FDPE (Prop_fdpe_C_Q)         0.107     0.741 f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.157     0.898    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X93Y59         FDCE                                         f  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.852     0.854    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y59         FDCE                                         r  base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.209     0.645    
    SLICE_X93Y59         FDCE (Remov_fdce_C_CLR)     -0.105     0.540    base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (recovery check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@10.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        3.965ns  (logic 0.481ns (12.132%)  route 3.484ns (87.868%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     6.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315     3.260 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622     4.882    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.447     6.449    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X79Y105        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y105        FDRE (Prop_fdre_C_Q)         0.269     6.718 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[141]/Q
                         net (fo=2, routed)           1.272     7.990    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[141]
    SLICE_X59Y102        LUT6 (Prop_lut6_I1_O)        0.053     8.043 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39/O
                         net (fo=1, routed)           1.124     9.168    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_39_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I5_O)        0.053     9.221 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8/O
                         net (fo=1, routed)           0.554     9.775    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_8_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.053     9.828 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.244    10.072    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.053    10.125 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.289    10.414    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X37Y98         FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    10.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447    11.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.098     8.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     9.889    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    10.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       1.487    11.489    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X37Y98         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism             -0.089    11.400    
                         clock uncertainty           -0.201    11.199    
    SLICE_X37Y98         FDPE (Recov_fdpe_C_PRE)     -0.217    10.982    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  0.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
                            (removal check against rising-edge clock clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.230ns (24.626%)  route 0.704ns (75.374%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.551     0.553    base_mb_i/maroc_dc_0/inst/USR_LOGIC/hs_clk
    SLICE_X38Y103        FDRE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.118     0.671 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_chan_trig_reg[2]/Q
                         net (fo=2, routed)           0.189     0.860    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_0[2]
    SLICE_X38Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.888 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13/O
                         net (fo=1, routed)           0.236     1.124    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_13_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.028     1.152 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4/O
                         net (fo=1, routed)           0.056     1.207    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_4_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.028     1.235 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_3/O
                         net (fo=1, routed)           0.106     1.341    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/pulseheight_trigger20_in
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.028     1.369 f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_1/O
                         net (fo=3, routed)           0.118     1.487    base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1_n_1
    SLICE_X37Y98         FDPE                                         f  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=13889, routed)       0.824     0.826    base_mb_i/maroc_dc_0/inst/USR_LOGIC/s00_axi_aclk
    SLICE_X37Y98         FDPE                                         r  base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG/C
                         clock pessimism              0.065     0.891    
                         clock uncertainty            0.201     1.092    
    SLICE_X37Y98         FDPE (Remov_fdpe_C_PRE)     -0.072     1.020    base_mb_i/maroc_dc_0/inst/USR_LOGIC/FDPE_PHTRIG
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.308ns (9.711%)  route 2.864ns (90.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 6.265 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.864     4.570    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X71Y179        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.263     6.265    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X71Y179        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000     6.265    
                         clock uncertainty           -0.073     6.192    
    SLICE_X71Y179        FDCE (Recov_fdce_C_CLR)     -0.255     5.937    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          5.937    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.308ns (10.813%)  route 2.540ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.540     4.246    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X72Y179        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.264     6.266    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X72Y179        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.073     6.193    
    SLICE_X72Y179        FDCE (Recov_fdce_C_CLR)     -0.228     5.965    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.308ns (10.813%)  route 2.540ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.540     4.246    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X72Y179        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.264     6.266    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X72Y179        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.073     6.193    
    SLICE_X72Y179        FDCE (Recov_fdce_C_CLR)     -0.228     5.965    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.308ns (10.813%)  route 2.540ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.540     4.246    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X72Y179        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.264     6.266    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X72Y179        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.073     6.193    
    SLICE_X72Y179        FDCE (Recov_fdce_C_CLR)     -0.228     5.965    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.308ns (10.813%)  route 2.540ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.540     4.246    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X72Y179        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.264     6.266    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X72Y179        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.073     6.193    
    SLICE_X72Y179        FDCE (Recov_fdce_C_CLR)     -0.228     5.965    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.308ns (10.813%)  route 2.540ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.540     4.246    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X72Y179        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.264     6.266    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X72Y179        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.073     6.193    
    SLICE_X72Y179        FDCE (Recov_fdce_C_CLR)     -0.192     6.001    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.001    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.308ns (10.813%)  route 2.540ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.540     4.246    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X72Y179        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.264     6.266    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X72Y179        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.073     6.193    
    SLICE_X72Y179        FDCE (Recov_fdce_C_CLR)     -0.192     6.001    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.001    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.308ns (10.813%)  route 2.540ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.540     4.246    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X72Y179        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.264     6.266    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X72Y179        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.073     6.193    
    SLICE_X72Y179        FDCE (Recov_fdce_C_CLR)     -0.192     6.001    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.001    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.308ns (10.813%)  route 2.540ns (89.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.540     4.246    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset
    SLICE_X72Y179        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.264     6.266    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X72Y179        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.073     6.193    
    SLICE_X72Y179        FDCE (Recov_fdce_C_CLR)     -0.192     6.001    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.001    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@5.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.308ns (11.095%)  route 2.468ns (88.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 6.328 - 5.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.575     1.575    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    -1.740 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    -0.118    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.396     1.398    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.308     1.706 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          2.468     4.174    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/out[0]
    SLICE_X99Y163        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     5.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        1.447     6.447    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098     3.349 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540     4.889    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        1.326     6.328    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X99Y163        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty           -0.073     6.255    
    SLICE_X99Y163        FDCE (Recov_fdce_C_CLR)     -0.255     6.000    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          6.000    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  1.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.118ns (12.483%)  route 0.827ns (87.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.827     1.496    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X82Y176        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.751     0.753    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X82Y176        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.000     0.753    
    SLICE_X82Y176        FDCE (Remov_fdce_C_CLR)     -0.050     0.703    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.118ns (12.483%)  route 0.827ns (87.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.827     1.496    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X82Y176        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.751     0.753    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X82Y176        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.000     0.753    
    SLICE_X82Y176        FDCE (Remov_fdce_C_CLR)     -0.050     0.703    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.118ns (12.483%)  route 0.827ns (87.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.827     1.496    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X82Y176        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.751     0.753    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X82Y176        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.000     0.753    
    SLICE_X82Y176        FDCE (Remov_fdce_C_CLR)     -0.050     0.703    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.118ns (12.281%)  route 0.843ns (87.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.843     1.512    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X90Y169        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.760     0.762    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X90Y169        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.000     0.762    
    SLICE_X90Y169        FDCE (Remov_fdce_C_CLR)     -0.050     0.712    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.118ns (12.281%)  route 0.843ns (87.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.843     1.512    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/out[0]
    SLICE_X90Y169        FDCE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.760     0.762    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X90Y169        FDCE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000     0.762    
    SLICE_X90Y169        FDCE (Remov_fdce_C_CLR)     -0.050     0.712    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.118ns (12.483%)  route 0.827ns (87.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.827     1.496    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X83Y176        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.751     0.753    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X83Y176        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.000     0.753    
    SLICE_X83Y176        FDCE (Remov_fdce_C_CLR)     -0.069     0.684    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.118ns (12.483%)  route 0.827ns (87.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.827     1.496    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X83Y176        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.751     0.753    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X83Y176        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000     0.753    
    SLICE_X83Y176        FDCE (Remov_fdce_C_CLR)     -0.069     0.684    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.118ns (12.483%)  route 0.827ns (87.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.827     1.496    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X83Y176        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.751     0.753    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X83Y176        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.000     0.753    
    SLICE_X83Y176        FDCE (Remov_fdce_C_CLR)     -0.069     0.684    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.118ns (12.483%)  route 0.827ns (87.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.827     1.496    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X83Y176        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.751     0.753    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X83Y176        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.000     0.753    
    SLICE_X83Y176        FDCE (Remov_fdce_C_CLR)     -0.069     0.684    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.118ns (12.483%)  route 0.827ns (87.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.595     0.595    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    -0.581 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    -0.024    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.549     0.551    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/independent_clock_bufg
    SLICE_X76Y143        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDPE (Prop_fdpe_C_Q)         0.118     0.669 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=85, routed)          0.827     1.496    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset
    SLICE_X83Y176        FDCE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_sys_buf_o/O
                         net (fo=4841, routed)        0.804     0.804    base_mb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    -0.646 r  base_mb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    -0.028    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8224, routed)        0.751     0.753    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X83Y176        FDCE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.000     0.753    
    SLICE_X83Y176        FDCE (Remov_fdce_C_CLR)     -0.069     0.684    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.812    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.322ns (20.065%)  route 1.283ns (79.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 13.886 - 8.000 ) 
    Source Clock Delay      (SCD):    6.370ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.456     6.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X91Y148        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.269     6.639 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.864     7.503    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X81Y154        LUT3 (Prop_lut3_I0_O)        0.053     7.556 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.419     7.975    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X79Y154        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.323    13.886    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X79Y154        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.351    14.237    
                         clock uncertainty           -0.077    14.160    
    SLICE_X79Y154        FDPE (Recov_fdpe_C_PRE)     -0.217    13.943    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.322ns (20.065%)  route 1.283ns (79.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 13.886 - 8.000 ) 
    Source Clock Delay      (SCD):    6.370ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.456     6.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X91Y148        FDRE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y148        FDRE (Prop_fdre_C_Q)         0.269     6.639 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.864     7.503    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X81Y154        LUT3 (Prop_lut3_I0_O)        0.053     7.556 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.419     7.975    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X79Y154        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.323    13.886    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X79Y154        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.351    14.237    
                         clock uncertainty           -0.077    14.160    
    SLICE_X79Y154        FDPE (Recov_fdpe_C_PRE)     -0.217    13.943    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.404ns (28.633%)  route 1.007ns (71.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 13.820 - 8.000 ) 
    Source Clock Delay      (SCD):    6.286ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.372     6.286    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y169        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDPE (Prop_fdpe_C_Q)         0.246     6.532 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.600     7.132    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X61Y169        LUT3 (Prop_lut3_I2_O)        0.158     7.290 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.407     7.697    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X61Y169        FDPE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.257    13.820    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X61Y169        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.448    14.268    
                         clock uncertainty           -0.077    14.191    
    SLICE_X61Y169        FDPE (Recov_fdpe_C_PRE)     -0.217    13.974    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.404ns (28.633%)  route 1.007ns (71.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 13.820 - 8.000 ) 
    Source Clock Delay      (SCD):    6.286ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     1.082 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.750     2.832    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.920 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     4.794    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     4.914 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.372     6.286    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y169        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDPE (Prop_fdpe_C_Q)         0.246     6.532 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.600     7.132    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X61Y169        LUT3 (Prop_lut3_I2_O)        0.158     7.290 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.407     7.697    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X61Y169        FDPE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113     9.041 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.606    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.689 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.761    12.450    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.563 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        1.257    13.820    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X61Y169        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.448    14.268    
                         clock uncertainty           -0.077    14.191    
    SLICE_X61Y169        FDPE (Recov_fdpe_C_PRE)     -0.217    13.974    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.974    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  6.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.157ns (42.804%)  route 0.210ns (57.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.560     2.413    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X81Y154        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154        FDPE (Prop_fdpe_C_Q)         0.091     2.504 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.053     2.557    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X81Y154        LUT3 (Prop_lut3_I2_O)        0.066     2.623 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.157     2.780    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X79Y154        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.762     2.959    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X79Y154        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.517     2.442    
    SLICE_X79Y154        FDPE (Remov_fdpe_C_PRE)     -0.072     2.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.157ns (42.804%)  route 0.210ns (57.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.560     2.413    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X81Y154        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154        FDPE (Prop_fdpe_C_Q)         0.091     2.504 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.053     2.557    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X81Y154        LUT3 (Prop_lut3_I2_O)        0.066     2.623 f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.157     2.780    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X79Y154        FDPE                                         f  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.762     2.959    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X79Y154        FDPE                                         r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.517     2.442    
    SLICE_X79Y154        FDPE (Remov_fdpe_C_PRE)     -0.072     2.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.128ns (24.580%)  route 0.393ns (75.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.516     2.369    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X56Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y170        FDRE (Prop_fdre_C_Q)         0.100     2.469 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.243     2.712    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X61Y169        LUT3 (Prop_lut3_I0_O)        0.028     2.740 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.149     2.890    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X61Y169        FDPE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.720     2.917    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X61Y169        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.517     2.400    
    SLICE_X61Y169        FDPE (Remov_fdpe_C_PRE)     -0.072     2.328    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.128ns (24.580%)  route 0.393ns (75.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     0.361 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.658     1.019    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.069 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.758     1.827    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.853 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.516     2.369    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X56Y170        FDRE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y170        FDRE (Prop_fdre_C_Q)         0.100     2.469 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.243     2.712    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X61Y169        LUT3 (Prop_lut3_I0_O)        0.028     2.740 f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.149     2.890    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X61Y169        FDPE                                         f  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     0.400 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.892     1.292    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.345 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.822     2.167    base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     2.197 r  base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=7526, routed)        0.720     2.917    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X61Y169        FDPE                                         r  base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.517     2.400    
    SLICE_X61Y169        FDPE (Remov_fdpe_C_PRE)     -0.072     2.328    base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.562    





