$date
	Sun Oct 23 09:23:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#769018
b10101 &
b10101 %
1$
b10101 !
1"
#769019
0"
#769022
b1000000 &
b1000000 %
#769026
b100000 &
b100000 %
#769030
b10000 &
b10000 %
#769034
b1000 &
b1000 %
#769038
b100 &
b100 %
#769042
b10 &
b10 %
#769046
b1 &
1#
b1 %
#769050
b0 &
b0 %
0#
0$
#1798952
b11110 !
1"
#1798954
b11110 &
b11110 %
1$
#1798955
0"
#1798958
b1111 &
b1111 %
#1798962
b101110 &
b101110 %
#1798966
b10111 &
b10111 %
#1798970
b1000110 &
b1000110 %
#1798974
b100011 &
b100011 %
#1798978
b1101010 &
b1101010 %
#1798982
b110101 &
b110101 %
#1798986
b10100000 &
b10100000 %
#1798990
b1010000 &
b1010000 %
#1798994
b101000 &
b101000 %
#1798998
b10100 &
b10100 %
#1799002
b1010 &
b1010 %
#1799006
b101 &
b101 %
#1799010
b10000 &
b10000 %
#1799014
b1000 &
b1000 %
#1799018
b100 &
b100 %
#1799022
b10 &
b10 %
#1799026
b1 &
b1 %
1#
#1799030
b0 &
0#
b0 %
0$
#2784425
b10000 !
1"
#2784426
b10000 &
b10000 %
1$
#2784427
0"
#2784430
b1000 &
b1000 %
#2784434
b100 &
b100 %
#2784438
b10 &
b10 %
#2784442
b1 &
b1 %
1#
#2784446
b0 &
0#
b0 %
0$
#4500012
