\subsection{europa Architecture Reference}
\label{classddr2__mem__model_1_1europa}\index{europa@{europa}}


Collaboration diagram for europa\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=205pt]{de/d1b/classddr2__mem__model_1_1europa__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+95}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+96}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+97}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+98}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+99}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+100}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+101}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+102}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+103}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+104}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+105}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+106}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+107}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+108}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+109}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+110}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+111}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+112}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf mem\+\_\+type1}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf C\+O\+DE} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf a} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf additive\+\_\+latency} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+col} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ba} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf burstlength} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf burstmode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf cas\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf cke} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmd\+\_\+code} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cs\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+row} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dm} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dm\+\_\+captured} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dq\+\_\+captured} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dq\+\_\+temp} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dq\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf dqs\+\_\+temp} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dqs\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf dqs\+\_\+valid\+\_\+temp} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf first\+\_\+half\+\_\+dq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+bytes} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf open\+\_\+rows} {\bfseries {\bfseries {\bf mem\+\_\+type1}} \textcolor{vhdlchar}{ }} 
\item 
{\bf ras\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+18} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+19} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+20} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+21} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr\+\_\+pipe\+\_\+9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+burst\+\_\+counter} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+valid\+\_\+pipe} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+addr\+\_\+delayed} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+cmd} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+cmd\+\_\+echo} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+data} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+dq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+latency} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+valid\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+valid\+\_\+r2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+valid\+\_\+r3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+valid\+\_\+r4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rmw\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rmw\+\_\+temp} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf second\+\_\+half\+\_\+dq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tcl} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf txt\+\_\+code} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf we\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+delayed} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+delayed\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+18} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+addr\+\_\+pipe\+\_\+9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+burst\+\_\+counter} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+valid\+\_\+pipe} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+burst\+\_\+length\+\_\+pipe} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+cmd} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+cmd\+\_\+echo} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+latency} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+to\+\_\+ram} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+to\+\_\+ram\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+valid\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+valid\+\_\+r2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+valid\+\_\+r3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+mem\+\_\+model\+\_\+ram}  {\bfseries ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 158} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+100@{P\+R\+O\+C\+E\+S\+S\+\_\+100}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+100@{P\+R\+O\+C\+E\+S\+S\+\_\+100}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+100}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+100 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a27b3fa47227f6a3a879719db50bb2d29}


Definition at line {\bf 354} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+101@{P\+R\+O\+C\+E\+S\+S\+\_\+101}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+101@{P\+R\+O\+C\+E\+S\+S\+\_\+101}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+101}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+101 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_ac267d40944d4d89fe59eff9b056b90f8}


Definition at line {\bf 361} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+102@{P\+R\+O\+C\+E\+S\+S\+\_\+102}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+102@{P\+R\+O\+C\+E\+S\+S\+\_\+102}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+102}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+102 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a0014b462b84735d0699abbd92897feaa}


Definition at line {\bf 368} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+103@{P\+R\+O\+C\+E\+S\+S\+\_\+103}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+103@{P\+R\+O\+C\+E\+S\+S\+\_\+103}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+103}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+103 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a7091cc54d3113d836febdbcc0c5a5936}


Definition at line {\bf 375} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+104@{P\+R\+O\+C\+E\+S\+S\+\_\+104}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+104@{P\+R\+O\+C\+E\+S\+S\+\_\+104}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+104}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+104 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a5a2f7d80a6c2c832495b729cc677ce07}


Definition at line {\bf 382} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+105@{P\+R\+O\+C\+E\+S\+S\+\_\+105}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+105@{P\+R\+O\+C\+E\+S\+S\+\_\+105}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+105}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+105 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a299d614ea46a7664fe4406dbf6411b2b}


Definition at line {\bf 389} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+106@{P\+R\+O\+C\+E\+S\+S\+\_\+106}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+106@{P\+R\+O\+C\+E\+S\+S\+\_\+106}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+106}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+106 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a9128d120e59ac3d9990c636af3b855f2}


Definition at line {\bf 396} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+107@{P\+R\+O\+C\+E\+S\+S\+\_\+107}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+107@{P\+R\+O\+C\+E\+S\+S\+\_\+107}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+107}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+107 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a47f0383184856fed023ed4ff0c8d426d}


Definition at line {\bf 403} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+108@{P\+R\+O\+C\+E\+S\+S\+\_\+108}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+108@{P\+R\+O\+C\+E\+S\+S\+\_\+108}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+108}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+108 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_aebae95d142c060252b0880c19652b25a}


Definition at line {\bf 410} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+109@{P\+R\+O\+C\+E\+S\+S\+\_\+109}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+109@{P\+R\+O\+C\+E\+S\+S\+\_\+109}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+109}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+109 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a2d5a4c2134d4e1df5c728fa25210984e}


Definition at line {\bf 417} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+110@{P\+R\+O\+C\+E\+S\+S\+\_\+110}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+110@{P\+R\+O\+C\+E\+S\+S\+\_\+110}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+110}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+110 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a3bcadd986d2fb82a7e2c09a65b826832}


Definition at line {\bf 424} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+111@{P\+R\+O\+C\+E\+S\+S\+\_\+111}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+111@{P\+R\+O\+C\+E\+S\+S\+\_\+111}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+111}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+111 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_adb21044cc0fc77edde48d5ec5ce6363b}


Definition at line {\bf 431} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+112@{P\+R\+O\+C\+E\+S\+S\+\_\+112}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+112@{P\+R\+O\+C\+E\+S\+S\+\_\+112}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+112}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+112 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a92c261137ccf341ae37e3041c06a5d74}


Definition at line {\bf 440} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+95@{P\+R\+O\+C\+E\+S\+S\+\_\+95}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+95@{P\+R\+O\+C\+E\+S\+S\+\_\+95}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+95}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+95 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a823c0caa66732e3d3d251a669e49598e}


Definition at line {\bf 280} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+96@{P\+R\+O\+C\+E\+S\+S\+\_\+96}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+96@{P\+R\+O\+C\+E\+S\+S\+\_\+96}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+96}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+96 (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\label{classddr2__mem__model_1_1europa_a4e59be9796c6f544aba0d25e02ca03cb}


Definition at line {\bf 326} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+97@{P\+R\+O\+C\+E\+S\+S\+\_\+97}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+97@{P\+R\+O\+C\+E\+S\+S\+\_\+97}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+97}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+97 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_a398ad0f54c054e0e9aa89bf4473276e2}


Definition at line {\bf 333} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+98@{P\+R\+O\+C\+E\+S\+S\+\_\+98}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+98@{P\+R\+O\+C\+E\+S\+S\+\_\+98}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+98}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+98 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_ae9505d72fbac51456634a2eeff886324}


Definition at line {\bf 340} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!P\+R\+O\+C\+E\+S\+S\+\_\+99@{P\+R\+O\+C\+E\+S\+S\+\_\+99}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+99@{P\+R\+O\+C\+E\+S\+S\+\_\+99}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+99}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+99 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__mem__model_1_1europa_ad9083cea5ff05176ca59689cf27a10b6}


Definition at line {\bf 347} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!a@{a}}
\index{a@{a}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf a} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5331278f17ffd4ff7493b6aa8b514825}


Definition at line {\bf 177} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!additive\+\_\+latency@{additive\+\_\+latency}}
\index{additive\+\_\+latency@{additive\+\_\+latency}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{additive\+\_\+latency}]{\setlength{\rightskip}{0pt plus 5cm}{\bf additive\+\_\+latency} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a169c28e31549260f20f9c465d09232e9}


Definition at line {\bf 178} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!addr\+\_\+col@{addr\+\_\+col}}
\index{addr\+\_\+col@{addr\+\_\+col}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{addr\+\_\+col}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+col} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a7efacaf65429b89ab9ea8919fc09c045}


Definition at line {\bf 179} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!ba@{ba}}
\index{ba@{ba}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ba} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a852fa1ad7ccec6b951025476a411b3fa}


Definition at line {\bf 180} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!burstlength@{burstlength}}
\index{burstlength@{burstlength}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{burstlength}]{\setlength{\rightskip}{0pt plus 5cm}{\bf burstlength} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5527c5337463096aa6ca913b8d90c4d7}


Definition at line {\bf 181} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!burstmode@{burstmode}}
\index{burstmode@{burstmode}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{burstmode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf burstmode} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a28fb7836f17cf51e86736a1a8a5804d8}


Definition at line {\bf 182} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!cas\+\_\+n@{cas\+\_\+n}}
\index{cas\+\_\+n@{cas\+\_\+n}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cas\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ac16deffaa0aa669eacae0c34e9da7907}


Definition at line {\bf 183} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!cke@{cke}}
\index{cke@{cke}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cke} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a446e41db61337d77265398a33d45cd03}


Definition at line {\bf 184} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_aed2cb56a5e81f2bcf0aa5c059163934b}


Definition at line {\bf 185} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!cmd\+\_\+code@{cmd\+\_\+code}}
\index{cmd\+\_\+code@{cmd\+\_\+code}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{cmd\+\_\+code}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmd\+\_\+code} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_aae8fe2e51a308734c2f4043c6876ccb3}


Definition at line {\bf 186} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!C\+O\+DE@{C\+O\+DE}}
\index{C\+O\+DE@{C\+O\+DE}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{C\+O\+DE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+O\+DE} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_acf58d40920583c609ccd97897fceb888}


Definition at line {\bf 176} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!cs\+\_\+n@{cs\+\_\+n}}
\index{cs\+\_\+n@{cs\+\_\+n}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cs\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_af776090a1523bdb630b046204364c868}


Definition at line {\bf 187} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!current\+\_\+row@{current\+\_\+row}}
\index{current\+\_\+row@{current\+\_\+row}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{current\+\_\+row}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+row} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a3de460d00a47e46ec94a882aa89dc8d1}


Definition at line {\bf 188} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!ddr2\+\_\+mem\+\_\+model\+\_\+ram@{ddr2\+\_\+mem\+\_\+model\+\_\+ram}}
\index{ddr2\+\_\+mem\+\_\+model\+\_\+ram@{ddr2\+\_\+mem\+\_\+model\+\_\+ram}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{ddr2\+\_\+mem\+\_\+model\+\_\+ram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+mem\+\_\+model\+\_\+ram} {\bfseries \textcolor{vhdlchar}{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__mem__model_1_1europa_a695704a8e3a02c861e60da1f1eb938b6}


Definition at line {\bf 314} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}}
\index{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module@{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+mem\+\_\+model\+\_\+ram\+\_\+module} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__mem__model_1_1europa_a8dfa525541156fcfa6bddc66fdcc21b1}


Definition at line {\bf 159} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!dm@{dm}}
\index{dm@{dm}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dm} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a3af4b6ac86f51d4c56104d79d0570b45}


Definition at line {\bf 189} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!dm\+\_\+captured@{dm\+\_\+captured}}
\index{dm\+\_\+captured@{dm\+\_\+captured}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{dm\+\_\+captured}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dm\+\_\+captured} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a442810e683b3686f43d978c15c8c6fbd}


Definition at line {\bf 190} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!dq\+\_\+captured@{dq\+\_\+captured}}
\index{dq\+\_\+captured@{dq\+\_\+captured}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{dq\+\_\+captured}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dq\+\_\+captured} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a4b44b2e80bb0f90ffac16e405cf87b3e}


Definition at line {\bf 191} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!dq\+\_\+temp@{dq\+\_\+temp}}
\index{dq\+\_\+temp@{dq\+\_\+temp}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{dq\+\_\+temp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dq\+\_\+temp} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a43dc734063b107ea5fa2efaff85a65b4}


Definition at line {\bf 192} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!dq\+\_\+valid@{dq\+\_\+valid}}
\index{dq\+\_\+valid@{dq\+\_\+valid}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{dq\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dq\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ab912c5f0e6d8e270e282610ff2252ede}


Definition at line {\bf 193} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!dqs\+\_\+temp@{dqs\+\_\+temp}}
\index{dqs\+\_\+temp@{dqs\+\_\+temp}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{dqs\+\_\+temp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dqs\+\_\+temp} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a03a075552d66ffa75fe5a767f9a9404a}


Definition at line {\bf 194} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!dqs\+\_\+valid@{dqs\+\_\+valid}}
\index{dqs\+\_\+valid@{dqs\+\_\+valid}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{dqs\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dqs\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a55b71c3b90ca0b28d2d6bf866dcdf258}


Definition at line {\bf 195} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!dqs\+\_\+valid\+\_\+temp@{dqs\+\_\+valid\+\_\+temp}}
\index{dqs\+\_\+valid\+\_\+temp@{dqs\+\_\+valid\+\_\+temp}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{dqs\+\_\+valid\+\_\+temp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dqs\+\_\+valid\+\_\+temp} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5fe229a36f419407500c8b1cb5c45fcd}


Definition at line {\bf 196} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!first\+\_\+half\+\_\+dq@{first\+\_\+half\+\_\+dq}}
\index{first\+\_\+half\+\_\+dq@{first\+\_\+half\+\_\+dq}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{first\+\_\+half\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf first\+\_\+half\+\_\+dq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ad5205284edbd0ae402063b5e113f99fc}


Definition at line {\bf 197} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!mem\+\_\+bytes@{mem\+\_\+bytes}}
\index{mem\+\_\+bytes@{mem\+\_\+bytes}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{mem\+\_\+bytes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+bytes} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a3e55a1ddafb8c545f708056f9878a591}


Definition at line {\bf 198} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!mem\+\_\+type1@{mem\+\_\+type1}}
\index{mem\+\_\+type1@{mem\+\_\+type1}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{mem\+\_\+type1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+type1} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__mem__model_1_1europa_a18998d00476d2e5c6767a8efa79d925c}


Definition at line {\bf 199} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!open\+\_\+rows@{open\+\_\+rows}}
\index{open\+\_\+rows@{open\+\_\+rows}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{open\+\_\+rows}]{\setlength{\rightskip}{0pt plus 5cm}{\bf open\+\_\+rows} {\bfseries {\bfseries {\bf mem\+\_\+type1}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ab2c9e1894b4ba988038241237321e664}


Definition at line {\bf 200} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!ras\+\_\+n@{ras\+\_\+n}}
\index{ras\+\_\+n@{ras\+\_\+n}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ras\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a36d611ff17294ba237f3f4923f7bbac1}


Definition at line {\bf 201} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+0@{rd\+\_\+addr\+\_\+pipe\+\_\+0}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+0@{rd\+\_\+addr\+\_\+pipe\+\_\+0}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a6c83eb8635d8318ce17042b1ce6c01ed}


Definition at line {\bf 202} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+1@{rd\+\_\+addr\+\_\+pipe\+\_\+1}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+1@{rd\+\_\+addr\+\_\+pipe\+\_\+1}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a14ac1027674844489a372a25d211be14}


Definition at line {\bf 203} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+10@{rd\+\_\+addr\+\_\+pipe\+\_\+10}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+10@{rd\+\_\+addr\+\_\+pipe\+\_\+10}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a7f138f8ca9d1656c08e29ceb6a18ea14}


Definition at line {\bf 204} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+11@{rd\+\_\+addr\+\_\+pipe\+\_\+11}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+11@{rd\+\_\+addr\+\_\+pipe\+\_\+11}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+11}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_adf8e20473118bd49d19e6a1a19f997a7}


Definition at line {\bf 205} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+12@{rd\+\_\+addr\+\_\+pipe\+\_\+12}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+12@{rd\+\_\+addr\+\_\+pipe\+\_\+12}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+12}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5be890b1d866fb5395a0715e0f7c9ff4}


Definition at line {\bf 206} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+13@{rd\+\_\+addr\+\_\+pipe\+\_\+13}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+13@{rd\+\_\+addr\+\_\+pipe\+\_\+13}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+13}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a2c3a917b152825dbfac63bb6953ce965}


Definition at line {\bf 207} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+14@{rd\+\_\+addr\+\_\+pipe\+\_\+14}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+14@{rd\+\_\+addr\+\_\+pipe\+\_\+14}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+14}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a873b9495e927609601fc795e279f1794}


Definition at line {\bf 208} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+15@{rd\+\_\+addr\+\_\+pipe\+\_\+15}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+15@{rd\+\_\+addr\+\_\+pipe\+\_\+15}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+15}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a08ac86cac55f5ffaf101a75e25810988}


Definition at line {\bf 209} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+16@{rd\+\_\+addr\+\_\+pipe\+\_\+16}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+16@{rd\+\_\+addr\+\_\+pipe\+\_\+16}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a756e0c7992590068b80033af7000d77b}


Definition at line {\bf 210} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+17@{rd\+\_\+addr\+\_\+pipe\+\_\+17}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+17@{rd\+\_\+addr\+\_\+pipe\+\_\+17}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+17}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5e8a8310437eef2713a2945dc0f95397}


Definition at line {\bf 211} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+18@{rd\+\_\+addr\+\_\+pipe\+\_\+18}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+18@{rd\+\_\+addr\+\_\+pipe\+\_\+18}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+18}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+18} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5b7eaad3dced4ed03bb5e976dca82fe7}


Definition at line {\bf 212} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+19@{rd\+\_\+addr\+\_\+pipe\+\_\+19}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+19@{rd\+\_\+addr\+\_\+pipe\+\_\+19}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+19}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+19} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a1527b55f0f37284339ee9754e45568be}


Definition at line {\bf 213} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+2@{rd\+\_\+addr\+\_\+pipe\+\_\+2}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+2@{rd\+\_\+addr\+\_\+pipe\+\_\+2}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a718f295eb952edaf0527579ce3333395}


Definition at line {\bf 214} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+20@{rd\+\_\+addr\+\_\+pipe\+\_\+20}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+20@{rd\+\_\+addr\+\_\+pipe\+\_\+20}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+20}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+20} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5bf4fabd898a1a6cc57bd65795a2aff1}


Definition at line {\bf 215} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+21@{rd\+\_\+addr\+\_\+pipe\+\_\+21}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+21@{rd\+\_\+addr\+\_\+pipe\+\_\+21}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+21}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+21} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a26bdabd5468e9ee62673190e8a830d69}


Definition at line {\bf 216} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+3@{rd\+\_\+addr\+\_\+pipe\+\_\+3}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+3@{rd\+\_\+addr\+\_\+pipe\+\_\+3}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a07bcaf03b997f68c8a792380efed04e7}


Definition at line {\bf 217} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+4@{rd\+\_\+addr\+\_\+pipe\+\_\+4}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+4@{rd\+\_\+addr\+\_\+pipe\+\_\+4}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a9253c57c2bb45abc0b967911d817c665}


Definition at line {\bf 218} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+5@{rd\+\_\+addr\+\_\+pipe\+\_\+5}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+5@{rd\+\_\+addr\+\_\+pipe\+\_\+5}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ae0640a004121e43542b247cb134413f1}


Definition at line {\bf 219} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+6@{rd\+\_\+addr\+\_\+pipe\+\_\+6}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+6@{rd\+\_\+addr\+\_\+pipe\+\_\+6}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ad625849e903e818156d33345293bc48e}


Definition at line {\bf 220} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+7@{rd\+\_\+addr\+\_\+pipe\+\_\+7}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+7@{rd\+\_\+addr\+\_\+pipe\+\_\+7}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a046b847569bfe3a2fd47aa314c321713}


Definition at line {\bf 221} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+8@{rd\+\_\+addr\+\_\+pipe\+\_\+8}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+8@{rd\+\_\+addr\+\_\+pipe\+\_\+8}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a010021e6044265246480c3d191aee447}


Definition at line {\bf 222} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+addr\+\_\+pipe\+\_\+9@{rd\+\_\+addr\+\_\+pipe\+\_\+9}}
\index{rd\+\_\+addr\+\_\+pipe\+\_\+9@{rd\+\_\+addr\+\_\+pipe\+\_\+9}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+addr\+\_\+pipe\+\_\+9}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr\+\_\+pipe\+\_\+9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5730e670afddfebcee507f2c0f28d9df}


Definition at line {\bf 223} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+burst\+\_\+counter@{rd\+\_\+burst\+\_\+counter}}
\index{rd\+\_\+burst\+\_\+counter@{rd\+\_\+burst\+\_\+counter}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+burst\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+burst\+\_\+counter} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a4c6a428ba9ddc7f699a4937704525df9}


Definition at line {\bf 224} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rd\+\_\+valid\+\_\+pipe@{rd\+\_\+valid\+\_\+pipe}}
\index{rd\+\_\+valid\+\_\+pipe@{rd\+\_\+valid\+\_\+pipe}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rd\+\_\+valid\+\_\+pipe}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+valid\+\_\+pipe} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a4b71e71408f9088c7fc2d830c016a273}


Definition at line {\bf 225} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+addr\+\_\+delayed@{read\+\_\+addr\+\_\+delayed}}
\index{read\+\_\+addr\+\_\+delayed@{read\+\_\+addr\+\_\+delayed}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+addr\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+addr\+\_\+delayed} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a33b6954f8c83441c579bc66905abdfc7}


Definition at line {\bf 226} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+cmd@{read\+\_\+cmd}}
\index{read\+\_\+cmd@{read\+\_\+cmd}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+cmd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+cmd} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a9a40ab75198143e70840d9a14759a395}


Definition at line {\bf 227} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+cmd\+\_\+echo@{read\+\_\+cmd\+\_\+echo}}
\index{read\+\_\+cmd\+\_\+echo@{read\+\_\+cmd\+\_\+echo}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+cmd\+\_\+echo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+cmd\+\_\+echo} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a455fdeb65fd05942646e2186dec9efc7}


Definition at line {\bf 228} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+data@{read\+\_\+data}}
\index{read\+\_\+data@{read\+\_\+data}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+data} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ac9f4927d001d5fc35c0a9958db4abbf8}


Definition at line {\bf 229} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+dq@{read\+\_\+dq}}
\index{read\+\_\+dq@{read\+\_\+dq}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+dq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ab04064a42707d4aecd1d1f0cccfbc87a}


Definition at line {\bf 230} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+latency@{read\+\_\+latency}}
\index{read\+\_\+latency@{read\+\_\+latency}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+latency}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+latency} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a2e498025701585766d96e35180e4ea62}


Definition at line {\bf 231} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+valid@{read\+\_\+valid}}
\index{read\+\_\+valid@{read\+\_\+valid}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a85ba7905076422cf14559ee8418f5e0c}


Definition at line {\bf 232} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+valid\+\_\+r@{read\+\_\+valid\+\_\+r}}
\index{read\+\_\+valid\+\_\+r@{read\+\_\+valid\+\_\+r}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+valid\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+valid\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_aef1d30adb1c92de8e7df57ffcc21057f}


Definition at line {\bf 233} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+valid\+\_\+r2@{read\+\_\+valid\+\_\+r2}}
\index{read\+\_\+valid\+\_\+r2@{read\+\_\+valid\+\_\+r2}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+valid\+\_\+r2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+valid\+\_\+r2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ad4b29815f7f3726785616845720e5746}


Definition at line {\bf 234} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+valid\+\_\+r3@{read\+\_\+valid\+\_\+r3}}
\index{read\+\_\+valid\+\_\+r3@{read\+\_\+valid\+\_\+r3}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+valid\+\_\+r3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+valid\+\_\+r3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a9677ad0e8f4d2861a836943aa8c51fa6}


Definition at line {\bf 235} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!read\+\_\+valid\+\_\+r4@{read\+\_\+valid\+\_\+r4}}
\index{read\+\_\+valid\+\_\+r4@{read\+\_\+valid\+\_\+r4}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{read\+\_\+valid\+\_\+r4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+valid\+\_\+r4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ae3935324ff9b8d0f7e04bb44bd0118cc}


Definition at line {\bf 236} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a65791030eac933af3258762046f4075f}


Definition at line {\bf 237} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rmw\+\_\+address@{rmw\+\_\+address}}
\index{rmw\+\_\+address@{rmw\+\_\+address}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rmw\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rmw\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a473d21b7901d0616a441b38f32d1207d}


Definition at line {\bf 238} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!rmw\+\_\+temp@{rmw\+\_\+temp}}
\index{rmw\+\_\+temp@{rmw\+\_\+temp}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{rmw\+\_\+temp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rmw\+\_\+temp} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_aefe0b500296992f6f3596fa4a0223e53}


Definition at line {\bf 239} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!second\+\_\+half\+\_\+dq@{second\+\_\+half\+\_\+dq}}
\index{second\+\_\+half\+\_\+dq@{second\+\_\+half\+\_\+dq}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{second\+\_\+half\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf second\+\_\+half\+\_\+dq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ac616c2cdf6a5c4691dc77136d9701f8c}


Definition at line {\bf 240} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!tcl@{tcl}}
\index{tcl@{tcl}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{tcl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tcl} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a9aab0283b1908d07b5586a0fcf3a4076}


Definition at line {\bf 241} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!txt\+\_\+code@{txt\+\_\+code}}
\index{txt\+\_\+code@{txt\+\_\+code}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{txt\+\_\+code}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txt\+\_\+code} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ad203778cab9ee38db3182fe64271c1ca}


Definition at line {\bf 242} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!we\+\_\+n@{we\+\_\+n}}
\index{we\+\_\+n@{we\+\_\+n}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf we\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a043dbe83a6446720f206583c80e63174}


Definition at line {\bf 243} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+delayed@{wr\+\_\+addr\+\_\+delayed}}
\index{wr\+\_\+addr\+\_\+delayed@{wr\+\_\+addr\+\_\+delayed}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+delayed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+delayed} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a1e965ca30ff12b22f2e23b0a5339e2e2}


Definition at line {\bf 244} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+delayed\+\_\+r@{wr\+\_\+addr\+\_\+delayed\+\_\+r}}
\index{wr\+\_\+addr\+\_\+delayed\+\_\+r@{wr\+\_\+addr\+\_\+delayed\+\_\+r}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+delayed\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+delayed\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a69575182bc6166a6ec68afb694628dd4}


Definition at line {\bf 245} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+0@{wr\+\_\+addr\+\_\+pipe\+\_\+0}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+0@{wr\+\_\+addr\+\_\+pipe\+\_\+0}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a39f1bdc4d1746d6a25c1d37dc1e29bbf}


Definition at line {\bf 246} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+1@{wr\+\_\+addr\+\_\+pipe\+\_\+1}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+1@{wr\+\_\+addr\+\_\+pipe\+\_\+1}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a9bf2e86b2db608ecfaf0cc971a8d19c1}


Definition at line {\bf 247} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+10@{wr\+\_\+addr\+\_\+pipe\+\_\+10}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+10@{wr\+\_\+addr\+\_\+pipe\+\_\+10}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_aa4cac2c49f8c7c08314b47793cc93e40}


Definition at line {\bf 248} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+11@{wr\+\_\+addr\+\_\+pipe\+\_\+11}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+11@{wr\+\_\+addr\+\_\+pipe\+\_\+11}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+11}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a7570dd1a7b17bf1efc9262bb78e78822}


Definition at line {\bf 249} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+12@{wr\+\_\+addr\+\_\+pipe\+\_\+12}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+12@{wr\+\_\+addr\+\_\+pipe\+\_\+12}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+12}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_aa6d751311e08dc9926706e31384deeed}


Definition at line {\bf 250} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+13@{wr\+\_\+addr\+\_\+pipe\+\_\+13}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+13@{wr\+\_\+addr\+\_\+pipe\+\_\+13}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+13}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a937919678fc5d9526af8a883349af1ec}


Definition at line {\bf 251} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+14@{wr\+\_\+addr\+\_\+pipe\+\_\+14}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+14@{wr\+\_\+addr\+\_\+pipe\+\_\+14}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+14}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5101a34ca96c2d857d43c86ec1e01cfc}


Definition at line {\bf 252} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+15@{wr\+\_\+addr\+\_\+pipe\+\_\+15}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+15@{wr\+\_\+addr\+\_\+pipe\+\_\+15}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+15}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a00ef2080d277bf43b186acf889614c01}


Definition at line {\bf 253} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+16@{wr\+\_\+addr\+\_\+pipe\+\_\+16}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+16@{wr\+\_\+addr\+\_\+pipe\+\_\+16}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a5d988735dd9a802923ec62ed7fcb3d88}


Definition at line {\bf 254} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+17@{wr\+\_\+addr\+\_\+pipe\+\_\+17}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+17@{wr\+\_\+addr\+\_\+pipe\+\_\+17}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+17}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a18acf0dbee8c3961d376bbd6a1c823cc}


Definition at line {\bf 255} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+18@{wr\+\_\+addr\+\_\+pipe\+\_\+18}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+18@{wr\+\_\+addr\+\_\+pipe\+\_\+18}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+18}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+18} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a618c086016d85bbd0b3b382f850108eb}


Definition at line {\bf 256} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+2@{wr\+\_\+addr\+\_\+pipe\+\_\+2}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+2@{wr\+\_\+addr\+\_\+pipe\+\_\+2}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a3063d94c4c31a3fb61a9350eb1464d6c}


Definition at line {\bf 257} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+3@{wr\+\_\+addr\+\_\+pipe\+\_\+3}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+3@{wr\+\_\+addr\+\_\+pipe\+\_\+3}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_ac763415871ba5fbbcf79f8336e42ec35}


Definition at line {\bf 258} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+4@{wr\+\_\+addr\+\_\+pipe\+\_\+4}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+4@{wr\+\_\+addr\+\_\+pipe\+\_\+4}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a4ef92e3496abf8152817a2482ae84ec8}


Definition at line {\bf 259} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+5@{wr\+\_\+addr\+\_\+pipe\+\_\+5}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+5@{wr\+\_\+addr\+\_\+pipe\+\_\+5}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_aec95d89d3e7045a3ec5e8dc1cdfd4f41}


Definition at line {\bf 260} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+6@{wr\+\_\+addr\+\_\+pipe\+\_\+6}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+6@{wr\+\_\+addr\+\_\+pipe\+\_\+6}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_abf28135dc5ba872e30bc2617f21e9668}


Definition at line {\bf 261} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+7@{wr\+\_\+addr\+\_\+pipe\+\_\+7}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+7@{wr\+\_\+addr\+\_\+pipe\+\_\+7}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a36f8c0be7254976cf9284fb00fabcc1c}


Definition at line {\bf 262} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+8@{wr\+\_\+addr\+\_\+pipe\+\_\+8}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+8@{wr\+\_\+addr\+\_\+pipe\+\_\+8}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a8f5fb5b55f52bbdacd6ed08d85df134f}


Definition at line {\bf 263} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+addr\+\_\+pipe\+\_\+9@{wr\+\_\+addr\+\_\+pipe\+\_\+9}}
\index{wr\+\_\+addr\+\_\+pipe\+\_\+9@{wr\+\_\+addr\+\_\+pipe\+\_\+9}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+addr\+\_\+pipe\+\_\+9}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+addr\+\_\+pipe\+\_\+9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_aaba05e02e6973d0decfd3bf24288a9a5}


Definition at line {\bf 264} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+burst\+\_\+counter@{wr\+\_\+burst\+\_\+counter}}
\index{wr\+\_\+burst\+\_\+counter@{wr\+\_\+burst\+\_\+counter}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+burst\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+burst\+\_\+counter} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a3acb89f385e74332885bb1ea5e298894}


Definition at line {\bf 265} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!wr\+\_\+valid\+\_\+pipe@{wr\+\_\+valid\+\_\+pipe}}
\index{wr\+\_\+valid\+\_\+pipe@{wr\+\_\+valid\+\_\+pipe}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{wr\+\_\+valid\+\_\+pipe}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+valid\+\_\+pipe} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a288220de05a31a7dd4d16271f91a8256}


Definition at line {\bf 266} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+burst\+\_\+length\+\_\+pipe@{write\+\_\+burst\+\_\+length\+\_\+pipe}}
\index{write\+\_\+burst\+\_\+length\+\_\+pipe@{write\+\_\+burst\+\_\+length\+\_\+pipe}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+burst\+\_\+length\+\_\+pipe}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+burst\+\_\+length\+\_\+pipe} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{25} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a1f09b99cc244612cc8a3c010154e2b7b}


Definition at line {\bf 267} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+cmd@{write\+\_\+cmd}}
\index{write\+\_\+cmd@{write\+\_\+cmd}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+cmd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+cmd} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a7aaa9e10bc0994624188bdf5b9515cf1}


Definition at line {\bf 268} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+cmd\+\_\+echo@{write\+\_\+cmd\+\_\+echo}}
\index{write\+\_\+cmd\+\_\+echo@{write\+\_\+cmd\+\_\+echo}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+cmd\+\_\+echo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+cmd\+\_\+echo} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a549d372d0f4278c0f6a3de3003555955}


Definition at line {\bf 269} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+latency@{write\+\_\+latency}}
\index{write\+\_\+latency@{write\+\_\+latency}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+latency}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+latency} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a11629316f039f729c3afb1179c92af3a}


Definition at line {\bf 270} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+to\+\_\+ram@{write\+\_\+to\+\_\+ram}}
\index{write\+\_\+to\+\_\+ram@{write\+\_\+to\+\_\+ram}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+to\+\_\+ram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+to\+\_\+ram} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_adfe148ed42525e22e30f30850fae513f}


Definition at line {\bf 271} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+to\+\_\+ram\+\_\+r@{write\+\_\+to\+\_\+ram\+\_\+r}}
\index{write\+\_\+to\+\_\+ram\+\_\+r@{write\+\_\+to\+\_\+ram\+\_\+r}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+to\+\_\+ram\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+to\+\_\+ram\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_aef968d4ca262ef55e25711ed76b1565f}


Definition at line {\bf 272} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+valid@{write\+\_\+valid}}
\index{write\+\_\+valid@{write\+\_\+valid}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a511f6da4a8f34ba085dcec3376ff1639}


Definition at line {\bf 273} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+valid\+\_\+r@{write\+\_\+valid\+\_\+r}}
\index{write\+\_\+valid\+\_\+r@{write\+\_\+valid\+\_\+r}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+valid\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+valid\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a505ff42e6af001242de4abc3fb329b1a}


Definition at line {\bf 274} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+valid\+\_\+r2@{write\+\_\+valid\+\_\+r2}}
\index{write\+\_\+valid\+\_\+r2@{write\+\_\+valid\+\_\+r2}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+valid\+\_\+r2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+valid\+\_\+r2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a29d7dbbedfa0580b8b585a9c71037d6e}


Definition at line {\bf 275} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.

\index{ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}!write\+\_\+valid\+\_\+r3@{write\+\_\+valid\+\_\+r3}}
\index{write\+\_\+valid\+\_\+r3@{write\+\_\+valid\+\_\+r3}!ddr2\+\_\+mem\+\_\+model\+::europa@{ddr2\+\_\+mem\+\_\+model\+::europa}}
\paragraph[{write\+\_\+valid\+\_\+r3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+valid\+\_\+r3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__mem__model_1_1europa_a3371a21102c1da65000238ee3db51dd5}


Definition at line {\bf 276} of file {\bf ddr2\+\_\+mem\+\_\+model.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+mem\+\_\+model.\+vhd}\end{DoxyCompactItemize}
