least-to-most/modules/Vector100r.v:1: error: Variable declaration in unnamed block requires SystemVerilog.
Module file path: least-to-most/modules/Vector100r.v
Testbench file path: hdlbits_testbenches/Vector100r_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'least-to-most/simulations/Vector100r_sim', 'least-to-most/modules/Vector100r.v', 'hdlbits_testbenches/Vector100r_0_tb.v']' returned non-zero exit status 1.
