;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* TIA */
TIA_end_pin__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
TIA_end_pin__0__MASK EQU 0x40
TIA_end_pin__0__PC EQU CYREG_PRT1_PC6
TIA_end_pin__0__PORT EQU 1
TIA_end_pin__0__SHIFT EQU 6
TIA_end_pin__AG EQU CYREG_PRT1_AG
TIA_end_pin__AMUX EQU CYREG_PRT1_AMUX
TIA_end_pin__BIE EQU CYREG_PRT1_BIE
TIA_end_pin__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TIA_end_pin__BYP EQU CYREG_PRT1_BYP
TIA_end_pin__CTL EQU CYREG_PRT1_CTL
TIA_end_pin__DM0 EQU CYREG_PRT1_DM0
TIA_end_pin__DM1 EQU CYREG_PRT1_DM1
TIA_end_pin__DM2 EQU CYREG_PRT1_DM2
TIA_end_pin__DR EQU CYREG_PRT1_DR
TIA_end_pin__INP_DIS EQU CYREG_PRT1_INP_DIS
TIA_end_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TIA_end_pin__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TIA_end_pin__LCD_EN EQU CYREG_PRT1_LCD_EN
TIA_end_pin__MASK EQU 0x40
TIA_end_pin__PORT EQU 1
TIA_end_pin__PRT EQU CYREG_PRT1_PRT
TIA_end_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TIA_end_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TIA_end_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TIA_end_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TIA_end_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TIA_end_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TIA_end_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TIA_end_pin__PS EQU CYREG_PRT1_PS
TIA_end_pin__SHIFT EQU 6
TIA_end_pin__SLW EQU CYREG_PRT1_SLW
TIA_resistor1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
TIA_resistor1__0__MASK EQU 0x80
TIA_resistor1__0__PC EQU CYREG_PRT1_PC7
TIA_resistor1__0__PORT EQU 1
TIA_resistor1__0__SHIFT EQU 7
TIA_resistor1__AG EQU CYREG_PRT1_AG
TIA_resistor1__AMUX EQU CYREG_PRT1_AMUX
TIA_resistor1__BIE EQU CYREG_PRT1_BIE
TIA_resistor1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TIA_resistor1__BYP EQU CYREG_PRT1_BYP
TIA_resistor1__CTL EQU CYREG_PRT1_CTL
TIA_resistor1__DM0 EQU CYREG_PRT1_DM0
TIA_resistor1__DM1 EQU CYREG_PRT1_DM1
TIA_resistor1__DM2 EQU CYREG_PRT1_DM2
TIA_resistor1__DR EQU CYREG_PRT1_DR
TIA_resistor1__INP_DIS EQU CYREG_PRT1_INP_DIS
TIA_resistor1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TIA_resistor1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TIA_resistor1__LCD_EN EQU CYREG_PRT1_LCD_EN
TIA_resistor1__MASK EQU 0x80
TIA_resistor1__PORT EQU 1
TIA_resistor1__PRT EQU CYREG_PRT1_PRT
TIA_resistor1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TIA_resistor1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TIA_resistor1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TIA_resistor1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TIA_resistor1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TIA_resistor1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TIA_resistor1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TIA_resistor1__PS EQU CYREG_PRT1_PS
TIA_resistor1__SHIFT EQU 7
TIA_resistor1__SLW EQU CYREG_PRT1_SLW
TIA_SC__BST EQU CYREG_SC2_BST
TIA_SC__CLK EQU CYREG_SC2_CLK
TIA_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_SC__CMPINV_MASK EQU 0x04
TIA_SC__CPTR EQU CYREG_SC_CPTR
TIA_SC__CPTR_MASK EQU 0x04
TIA_SC__CR0 EQU CYREG_SC2_CR0
TIA_SC__CR1 EQU CYREG_SC2_CR1
TIA_SC__CR2 EQU CYREG_SC2_CR2
TIA_SC__MSK EQU CYREG_SC_MSK
TIA_SC__MSK_MASK EQU 0x04
TIA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_SC__PM_ACT_MSK EQU 0x04
TIA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_SC__PM_STBY_MSK EQU 0x04
TIA_SC__SR EQU CYREG_SC_SR
TIA_SC__SR_MASK EQU 0x04
TIA_SC__SW0 EQU CYREG_SC2_SW0
TIA_SC__SW10 EQU CYREG_SC2_SW10
TIA_SC__SW2 EQU CYREG_SC2_SW2
TIA_SC__SW3 EQU CYREG_SC2_SW3
TIA_SC__SW4 EQU CYREG_SC2_SW4
TIA_SC__SW6 EQU CYREG_SC2_SW6
TIA_SC__SW7 EQU CYREG_SC2_SW7
TIA_SC__SW8 EQU CYREG_SC2_SW8
TIA_SC__WRK1 EQU CYREG_SC_WRK1
TIA_SC__WRK1_MASK EQU 0x04

/* DVDAC */
DVDAC_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DVDAC_DMA__DRQ_NUMBER EQU 0
DVDAC_DMA__NUMBEROF_TDS EQU 0
DVDAC_DMA__PRIORITY EQU 2
DVDAC_DMA__TERMIN_EN EQU 0
DVDAC_DMA__TERMIN_SEL EQU 0
DVDAC_DMA__TERMOUT0_EN EQU 0
DVDAC_DMA__TERMOUT0_SEL EQU 0
DVDAC_DMA__TERMOUT1_EN EQU 0
DVDAC_DMA__TERMOUT1_SEL EQU 0
DVDAC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
DVDAC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
DVDAC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
DVDAC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DVDAC_IntClock__INDEX EQU 0x02
DVDAC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DVDAC_IntClock__PM_ACT_MSK EQU 0x04
DVDAC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DVDAC_IntClock__PM_STBY_MSK EQU 0x04
DVDAC_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
DVDAC_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
DVDAC_VDAC8_viDAC8__D EQU CYREG_DAC1_D
DVDAC_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DVDAC_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
DVDAC_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DVDAC_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
DVDAC_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
DVDAC_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
DVDAC_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
DVDAC_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
DVDAC_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
DVDAC_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
DVDAC_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
DVDAC_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
DVDAC_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
DVDAC_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
DVDAC_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
DVDAC_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
DVDAC_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
DVDAC_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
DVDAC_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST

/* LED_ADC */
LED_ADC__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
LED_ADC__0__MASK EQU 0x10
LED_ADC__0__PC EQU CYREG_PRT1_PC4
LED_ADC__0__PORT EQU 1
LED_ADC__0__SHIFT EQU 4
LED_ADC__AG EQU CYREG_PRT1_AG
LED_ADC__AMUX EQU CYREG_PRT1_AMUX
LED_ADC__BIE EQU CYREG_PRT1_BIE
LED_ADC__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_ADC__BYP EQU CYREG_PRT1_BYP
LED_ADC__CTL EQU CYREG_PRT1_CTL
LED_ADC__DM0 EQU CYREG_PRT1_DM0
LED_ADC__DM1 EQU CYREG_PRT1_DM1
LED_ADC__DM2 EQU CYREG_PRT1_DM2
LED_ADC__DR EQU CYREG_PRT1_DR
LED_ADC__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_ADC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_ADC__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_ADC__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_ADC__MASK EQU 0x10
LED_ADC__PORT EQU 1
LED_ADC__PRT EQU CYREG_PRT1_PRT
LED_ADC__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_ADC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_ADC__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_ADC__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_ADC__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_ADC__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_ADC__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_ADC__PS EQU CYREG_PRT1_PS
LED_ADC__SHIFT EQU 4
LED_ADC__SLW EQU CYREG_PRT1_SLW

/* LED_DAC */
LED_DAC__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_DAC__0__MASK EQU 0x02
LED_DAC__0__PC EQU CYREG_PRT2_PC1
LED_DAC__0__PORT EQU 2
LED_DAC__0__SHIFT EQU 1
LED_DAC__AG EQU CYREG_PRT2_AG
LED_DAC__AMUX EQU CYREG_PRT2_AMUX
LED_DAC__BIE EQU CYREG_PRT2_BIE
LED_DAC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_DAC__BYP EQU CYREG_PRT2_BYP
LED_DAC__CTL EQU CYREG_PRT2_CTL
LED_DAC__DM0 EQU CYREG_PRT2_DM0
LED_DAC__DM1 EQU CYREG_PRT2_DM1
LED_DAC__DM2 EQU CYREG_PRT2_DM2
LED_DAC__DR EQU CYREG_PRT2_DR
LED_DAC__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_DAC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_DAC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_DAC__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_DAC__MASK EQU 0x02
LED_DAC__PORT EQU 2
LED_DAC__PRT EQU CYREG_PRT2_PRT
LED_DAC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_DAC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_DAC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_DAC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_DAC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_DAC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_DAC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_DAC__PS EQU CYREG_PRT2_PS
LED_DAC__SHIFT EQU 1
LED_DAC__SLW EQU CYREG_PRT2_SLW

/* PWM_isr */
PWM_isr_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_isr_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_isr_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_isr_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_isr_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_isr_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_isr_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_isr_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_isr_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_isr_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_isr_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_isr_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_isr_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_isr_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_isr_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_isr_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_isr_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_isr_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_isr_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_isr_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_isr_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_isr_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_isr_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_isr_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_isr_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_isr_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_isr_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_isr_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_isr_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_isr_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_isr_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_isr_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_isr_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_isr_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_isr_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_isr_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_isr_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_isr_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_isr_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_isr_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_isr_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_isr_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_isr_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_isr_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_isr_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_isr_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_isr_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_isr_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_isr_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_isr_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_isr_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_isr_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_isr_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_isr_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_isr_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_isr_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* Rx_PSoC */
Rx_PSoC__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_PSoC__0__MASK EQU 0x40
Rx_PSoC__0__PC EQU CYREG_PRT12_PC6
Rx_PSoC__0__PORT EQU 12
Rx_PSoC__0__SHIFT EQU 6
Rx_PSoC__AG EQU CYREG_PRT12_AG
Rx_PSoC__BIE EQU CYREG_PRT12_BIE
Rx_PSoC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_PSoC__BYP EQU CYREG_PRT12_BYP
Rx_PSoC__DM0 EQU CYREG_PRT12_DM0
Rx_PSoC__DM1 EQU CYREG_PRT12_DM1
Rx_PSoC__DM2 EQU CYREG_PRT12_DM2
Rx_PSoC__DR EQU CYREG_PRT12_DR
Rx_PSoC__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_PSoC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_PSoC__MASK EQU 0x40
Rx_PSoC__PORT EQU 12
Rx_PSoC__PRT EQU CYREG_PRT12_PRT
Rx_PSoC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_PSoC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_PSoC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_PSoC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_PSoC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_PSoC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_PSoC__PS EQU CYREG_PRT12_PS
Rx_PSoC__SHIFT EQU 6
Rx_PSoC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_PSoC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_PSoC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_PSoC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_PSoC__SLW EQU CYREG_PRT12_SLW

/* Tx_PSoC */
Tx_PSoC__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_PSoC__0__MASK EQU 0x80
Tx_PSoC__0__PC EQU CYREG_PRT12_PC7
Tx_PSoC__0__PORT EQU 12
Tx_PSoC__0__SHIFT EQU 7
Tx_PSoC__AG EQU CYREG_PRT12_AG
Tx_PSoC__BIE EQU CYREG_PRT12_BIE
Tx_PSoC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_PSoC__BYP EQU CYREG_PRT12_BYP
Tx_PSoC__DM0 EQU CYREG_PRT12_DM0
Tx_PSoC__DM1 EQU CYREG_PRT12_DM1
Tx_PSoC__DM2 EQU CYREG_PRT12_DM2
Tx_PSoC__DR EQU CYREG_PRT12_DR
Tx_PSoC__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_PSoC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_PSoC__MASK EQU 0x80
Tx_PSoC__PORT EQU 12
Tx_PSoC__PRT EQU CYREG_PRT12_PRT
Tx_PSoC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_PSoC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_PSoC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_PSoC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_PSoC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_PSoC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_PSoC__PS EQU CYREG_PRT12_PS
Tx_PSoC__SHIFT EQU 7
Tx_PSoC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_PSoC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_PSoC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_PSoC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_PSoC__SLW EQU CYREG_PRT12_SLW

/* UART_BT */
UART_BT_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BT_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BT_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BT_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BT_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BT_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_BT_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BT_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_BT_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BT_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_BT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BT_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BT_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BT_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BT_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BT_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BT_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BT_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BT_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BT_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BT_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BT_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BT_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BT_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BT_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BT_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BT_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BT_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BT_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BT_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BT_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BT_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BT_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BT_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BT_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BT_BUART_sRX_RxSts__3__POS EQU 3
UART_BT_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BT_BUART_sRX_RxSts__4__POS EQU 4
UART_BT_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BT_BUART_sRX_RxSts__5__POS EQU 5
UART_BT_BUART_sRX_RxSts__MASK EQU 0x38
UART_BT_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BT_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BT_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
UART_BT_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BT_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BT_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BT_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BT_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BT_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BT_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BT_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BT_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BT_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BT_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BT_BUART_sTX_TxSts__0__POS EQU 0
UART_BT_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BT_BUART_sTX_TxSts__1__POS EQU 1
UART_BT_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BT_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BT_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BT_BUART_sTX_TxSts__2__POS EQU 2
UART_BT_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BT_BUART_sTX_TxSts__3__POS EQU 3
UART_BT_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BT_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BT_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BT_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_BT_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_BT_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_BT_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_BT_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_BT_IntClock__INDEX EQU 0x03
UART_BT_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_BT_IntClock__PM_ACT_MSK EQU 0x08
UART_BT_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_BT_IntClock__PM_STBY_MSK EQU 0x08

/* isr_adc */
isr_adc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_adc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_adc__INTC_MASK EQU 0x02
isr_adc__INTC_NUMBER EQU 1
isr_adc__INTC_PRIOR_NUM EQU 7
isr_adc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_adc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_adc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_dac */
isr_dac__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_dac__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_dac__INTC_MASK EQU 0x08
isr_dac__INTC_NUMBER EQU 3
isr_dac__INTC_PRIOR_NUM EQU 7
isr_dac__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_dac__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_dac__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* VDAC_TIA */
VDAC_TIA_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC_TIA_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC_TIA_viDAC8__D EQU CYREG_DAC0_D
VDAC_TIA_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_TIA_viDAC8__PM_ACT_MSK EQU 0x01
VDAC_TIA_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_TIA_viDAC8__PM_STBY_MSK EQU 0x01
VDAC_TIA_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC_TIA_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC_TIA_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC_TIA_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC_TIA_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC_TIA_viDAC8__TR EQU CYREG_DAC0_TR
VDAC_TIA_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC_TIA_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC_TIA_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC_TIA_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC_TIA_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC_TIA_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC_TIA_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC_TIA_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC_TIA_viDAC8__TST EQU CYREG_DAC0_TST

/* Clock_PWM */
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x00
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x01
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x01

/* Opamp_Aux */
Opamp_Aux_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_Aux_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_Aux_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_Aux_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_Aux_ABuf__PM_ACT_MSK EQU 0x02
Opamp_Aux_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_Aux_ABuf__PM_STBY_MSK EQU 0x02
Opamp_Aux_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_Aux_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_Aux_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_Aux_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* ADC_SigDel */
ADC_SigDel_DEC__COHER EQU CYREG_DEC_COHER
ADC_SigDel_DEC__CR EQU CYREG_DEC_CR
ADC_SigDel_DEC__DR1 EQU CYREG_DEC_DR1
ADC_SigDel_DEC__DR2 EQU CYREG_DEC_DR2
ADC_SigDel_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_SigDel_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_SigDel_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_SigDel_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_SigDel_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_SigDel_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_SigDel_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_SigDel_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_SigDel_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_SigDel_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_SigDel_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_SigDel_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_SigDel_DEC__PM_ACT_MSK EQU 0x01
ADC_SigDel_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_SigDel_DEC__PM_STBY_MSK EQU 0x01
ADC_SigDel_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_SigDel_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_SigDel_DEC__SR EQU CYREG_DEC_SR
ADC_SigDel_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_SigDel_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_SigDel_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_SigDel_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_SigDel_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_SigDel_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_SigDel_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_SigDel_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_SigDel_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_SigDel_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_SigDel_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_SigDel_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_SigDel_DSM__CLK EQU CYREG_DSM0_CLK
ADC_SigDel_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_SigDel_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_SigDel_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_SigDel_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_SigDel_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_SigDel_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_SigDel_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_SigDel_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_SigDel_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_SigDel_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_SigDel_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_SigDel_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_SigDel_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_SigDel_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_SigDel_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_SigDel_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_SigDel_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_SigDel_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_SigDel_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_SigDel_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_SigDel_DSM__MISC EQU CYREG_DSM0_MISC
ADC_SigDel_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_SigDel_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_SigDel_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_SigDel_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_SigDel_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_SigDel_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_SigDel_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_SigDel_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_SigDel_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_SigDel_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_SigDel_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_SigDel_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_SigDel_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_SigDel_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_SigDel_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_SigDel_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SigDel_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SigDel_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SigDel_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SigDel_Ext_CP_Clk__INDEX EQU 0x01
ADC_SigDel_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SigDel_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_SigDel_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SigDel_Ext_CP_Clk__PM_STBY_MSK EQU 0x02
ADC_SigDel_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SigDel_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SigDel_IRQ__INTC_MASK EQU 0x20000000
ADC_SigDel_IRQ__INTC_NUMBER EQU 29
ADC_SigDel_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SigDel_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_SigDel_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SigDel_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SigDel_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SigDel_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SigDel_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SigDel_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SigDel_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SigDel_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SigDel_theACLK__INDEX EQU 0x00
ADC_SigDel_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SigDel_theACLK__PM_ACT_MSK EQU 0x01
ADC_SigDel_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SigDel_theACLK__PM_STBY_MSK EQU 0x01

/* isr_adcAmp */
isr_adcAmp__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_adcAmp__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_adcAmp__INTC_MASK EQU 0x04
isr_adcAmp__INTC_NUMBER EQU 2
isr_adcAmp__INTC_PRIOR_NUM EQU 7
isr_adcAmp__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_adcAmp__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_adcAmp__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* VDAC_source */
VDAC_source_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC_source_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC_source_viDAC8__D EQU CYREG_DAC3_D
VDAC_source_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_source_viDAC8__PM_ACT_MSK EQU 0x08
VDAC_source_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_source_viDAC8__PM_STBY_MSK EQU 0x08
VDAC_source_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC_source_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC_source_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC_source_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC_source_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC_source_viDAC8__TR EQU CYREG_DAC3_TR
VDAC_source_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC_source_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC_source_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC_source_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC_source_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC_source_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC_source_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC_source_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC_source_viDAC8__TST EQU CYREG_DAC3_TST

/* Pin_DVDAC_cap */
Pin_DVDAC_cap__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_DVDAC_cap__0__MASK EQU 0x02
Pin_DVDAC_cap__0__PC EQU CYREG_PRT3_PC1
Pin_DVDAC_cap__0__PORT EQU 3
Pin_DVDAC_cap__0__SHIFT EQU 1
Pin_DVDAC_cap__AG EQU CYREG_PRT3_AG
Pin_DVDAC_cap__AMUX EQU CYREG_PRT3_AMUX
Pin_DVDAC_cap__BIE EQU CYREG_PRT3_BIE
Pin_DVDAC_cap__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_DVDAC_cap__BYP EQU CYREG_PRT3_BYP
Pin_DVDAC_cap__CTL EQU CYREG_PRT3_CTL
Pin_DVDAC_cap__DM0 EQU CYREG_PRT3_DM0
Pin_DVDAC_cap__DM1 EQU CYREG_PRT3_DM1
Pin_DVDAC_cap__DM2 EQU CYREG_PRT3_DM2
Pin_DVDAC_cap__DR EQU CYREG_PRT3_DR
Pin_DVDAC_cap__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_DVDAC_cap__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_DVDAC_cap__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_DVDAC_cap__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_DVDAC_cap__MASK EQU 0x02
Pin_DVDAC_cap__PORT EQU 3
Pin_DVDAC_cap__PRT EQU CYREG_PRT3_PRT
Pin_DVDAC_cap__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_DVDAC_cap__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_DVDAC_cap__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_DVDAC_cap__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_DVDAC_cap__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_DVDAC_cap__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_DVDAC_cap__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_DVDAC_cap__PS EQU CYREG_PRT3_PS
Pin_DVDAC_cap__SHIFT EQU 1
Pin_DVDAC_cap__SLW EQU CYREG_PRT3_SLW

/* IDAC_calibrate */
IDAC_calibrate_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC_calibrate_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC_calibrate_viDAC8__D EQU CYREG_DAC2_D
IDAC_calibrate_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC_calibrate_viDAC8__PM_ACT_MSK EQU 0x04
IDAC_calibrate_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC_calibrate_viDAC8__PM_STBY_MSK EQU 0x04
IDAC_calibrate_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC_calibrate_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC_calibrate_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC_calibrate_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC_calibrate_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC_calibrate_viDAC8__TR EQU CYREG_DAC2_TR
IDAC_calibrate_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC_calibrate_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC_calibrate_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC_calibrate_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC_calibrate_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC_calibrate_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC_calibrate_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC_calibrate_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC_calibrate_viDAC8__TST EQU CYREG_DAC2_TST

/* isr_UART_BT_RX */
isr_UART_BT_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_BT_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_BT_RX__INTC_MASK EQU 0x01
isr_UART_BT_RX__INTC_NUMBER EQU 0
isr_UART_BT_RX__INTC_PRIOR_NUM EQU 7
isr_UART_BT_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_UART_BT_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_BT_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Counter_Electrode */
Counter_Electrode__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Counter_Electrode__0__MASK EQU 0x40
Counter_Electrode__0__PC EQU CYREG_PRT3_PC6
Counter_Electrode__0__PORT EQU 3
Counter_Electrode__0__SHIFT EQU 6
Counter_Electrode__AG EQU CYREG_PRT3_AG
Counter_Electrode__AMUX EQU CYREG_PRT3_AMUX
Counter_Electrode__BIE EQU CYREG_PRT3_BIE
Counter_Electrode__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Counter_Electrode__BYP EQU CYREG_PRT3_BYP
Counter_Electrode__CTL EQU CYREG_PRT3_CTL
Counter_Electrode__DM0 EQU CYREG_PRT3_DM0
Counter_Electrode__DM1 EQU CYREG_PRT3_DM1
Counter_Electrode__DM2 EQU CYREG_PRT3_DM2
Counter_Electrode__DR EQU CYREG_PRT3_DR
Counter_Electrode__INP_DIS EQU CYREG_PRT3_INP_DIS
Counter_Electrode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Counter_Electrode__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Counter_Electrode__LCD_EN EQU CYREG_PRT3_LCD_EN
Counter_Electrode__MASK EQU 0x40
Counter_Electrode__PORT EQU 3
Counter_Electrode__PRT EQU CYREG_PRT3_PRT
Counter_Electrode__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Counter_Electrode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Counter_Electrode__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Counter_Electrode__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Counter_Electrode__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Counter_Electrode__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Counter_Electrode__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Counter_Electrode__PS EQU CYREG_PRT3_PS
Counter_Electrode__SHIFT EQU 6
Counter_Electrode__SLW EQU CYREG_PRT3_SLW

/* Working_Electrode */
Working_Electrode__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Working_Electrode__0__MASK EQU 0x01
Working_Electrode__0__PC EQU CYREG_PRT0_PC0
Working_Electrode__0__PORT EQU 0
Working_Electrode__0__SHIFT EQU 0
Working_Electrode__AG EQU CYREG_PRT0_AG
Working_Electrode__AMUX EQU CYREG_PRT0_AMUX
Working_Electrode__BIE EQU CYREG_PRT0_BIE
Working_Electrode__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Working_Electrode__BYP EQU CYREG_PRT0_BYP
Working_Electrode__CTL EQU CYREG_PRT0_CTL
Working_Electrode__DM0 EQU CYREG_PRT0_DM0
Working_Electrode__DM1 EQU CYREG_PRT0_DM1
Working_Electrode__DM2 EQU CYREG_PRT0_DM2
Working_Electrode__DR EQU CYREG_PRT0_DR
Working_Electrode__INP_DIS EQU CYREG_PRT0_INP_DIS
Working_Electrode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Working_Electrode__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Working_Electrode__LCD_EN EQU CYREG_PRT0_LCD_EN
Working_Electrode__MASK EQU 0x01
Working_Electrode__PORT EQU 0
Working_Electrode__PRT EQU CYREG_PRT0_PRT
Working_Electrode__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Working_Electrode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Working_Electrode__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Working_Electrode__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Working_Electrode__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Working_Electrode__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Working_Electrode__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Working_Electrode__PS EQU CYREG_PRT0_PS
Working_Electrode__SHIFT EQU 0
Working_Electrode__SLW EQU CYREG_PRT0_SLW

/* Reference_Electrode */
Reference_Electrode__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Reference_Electrode__0__MASK EQU 0x10
Reference_Electrode__0__PC EQU CYREG_PRT3_PC4
Reference_Electrode__0__PORT EQU 3
Reference_Electrode__0__SHIFT EQU 4
Reference_Electrode__AG EQU CYREG_PRT3_AG
Reference_Electrode__AMUX EQU CYREG_PRT3_AMUX
Reference_Electrode__BIE EQU CYREG_PRT3_BIE
Reference_Electrode__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Reference_Electrode__BYP EQU CYREG_PRT3_BYP
Reference_Electrode__CTL EQU CYREG_PRT3_CTL
Reference_Electrode__DM0 EQU CYREG_PRT3_DM0
Reference_Electrode__DM1 EQU CYREG_PRT3_DM1
Reference_Electrode__DM2 EQU CYREG_PRT3_DM2
Reference_Electrode__DR EQU CYREG_PRT3_DR
Reference_Electrode__INP_DIS EQU CYREG_PRT3_INP_DIS
Reference_Electrode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Reference_Electrode__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Reference_Electrode__LCD_EN EQU CYREG_PRT3_LCD_EN
Reference_Electrode__MASK EQU 0x10
Reference_Electrode__PORT EQU 3
Reference_Electrode__PRT EQU CYREG_PRT3_PRT
Reference_Electrode__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Reference_Electrode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Reference_Electrode__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Reference_Electrode__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Reference_Electrode__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Reference_Electrode__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Reference_Electrode__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Reference_Electrode__PS EQU CYREG_PRT3_PS
Reference_Electrode__SHIFT EQU 4
Reference_Electrode__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
