// Seed: 2744356046
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    input wand id_5,
    input wor id_6,
    output tri id_7,
    output tri0 id_8
);
  tri1 id_10 = id_1 == 1;
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wire id_6,
    input wire id_7,
    input wand id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_9,
      id_9,
      id_11,
      id_5,
      id_6
  );
  always @(negedge 1);
endmodule
