verilog blk_mem_gen_v8_4_4  \
"../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Sine_ROM/sim/Sine_ROM.v" \

verilog xil_defaultlib "glbl.v"

nosort
