0.7
2020.2
May 22 2024
18:54:44
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/ring_buffer/ring_buffer.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/ring_buffer/ring_buffer.srcs/sim_1/new/ring_buffer_tb.v,1732663900,verilog,,,,ring_buffer_tb,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/ring_buffer/ring_buffer.srcs/sources_1/new/ring_buffer.v,1732664343,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/ring_buffer/ring_buffer.srcs/sim_1/new/ring_buffer_tb.v,,ring_buffer,,,,,,,,
