{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483450233917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483450233928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 21:30:33 2017 " "Processing started: Tue Jan 03 21:30:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483450233928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450233928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AudioPlayer -c AudioPlayer " "Command: quartus_sta AudioPlayer -c AudioPlayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450233928 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450234026 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AudioPlayer.sdc " "Synopsys Design Constraints File file not found: 'AudioPlayer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234321 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.690 -waveform \{0.000 20.345\} -name CLK_24576 CLK_24576 " "create_clock -period 40.690 -waveform \{0.000 20.345\} -name CLK_24576 CLK_24576" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450234324 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 44.288 -waveform \{0.000 22.144\} -name CLK_225792 CLK_225792 " "create_clock -period 44.288 -waveform \{0.000 22.144\} -name CLK_225792 CLK_225792" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450234324 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450234324 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450234324 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450234324 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450234324 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450234324 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450234324 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst7\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1483450234324 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234325 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483450234326 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234326 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234412 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450234416 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450234425 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234454 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234456 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234456 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234457 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234460 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234460 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234461 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234464 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234467 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234469 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234471 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234473 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234474 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234476 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234481 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234483 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234483 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234484 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234485 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234485 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234486 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234486 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234487 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234488 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234489 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234490 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234491 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234493 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483450234495 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.254 " "Worst-case setup slack is -12.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.254            -401.592 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -12.254            -401.592 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.155            -398.028 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.155            -398.028 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.488            -374.016 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -11.488            -374.016 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.036            -357.744 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -11.036            -357.744 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.503            -338.556 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -10.503            -338.556 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.355            -333.228 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.355            -333.228 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.819            -313.932 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.819            -313.932 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.527 " "Worst-case hold slack is -2.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527             -10.108 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.527             -10.108 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.083              -8.332 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.083              -8.332 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.804              -7.216 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.804              -7.216 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.772              -7.088 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.772              -7.088 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438              -5.752 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.438              -5.752 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149              -4.596 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.149              -4.596 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.424 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.106              -0.424 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.896 clock  " "   -3.000             -14.896 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.203               0.000 CLK_24576  " "   20.203               0.000 CLK_24576 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.976               0.000 CLK_225792  " "   21.976               0.000 CLK_225792 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.232               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   40.232               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.789               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   43.789               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.666               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   53.666               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.480               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   58.480               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.679               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   60.679               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.273               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   79.273               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.180               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   88.180               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450234537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234537 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234715 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234718 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234719 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234720 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234723 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234723 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234725 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234726 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234727 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234729 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234730 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234734 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234734 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234736 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450234771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450234808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235106 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235117 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235118 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235118 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235119 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235120 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235120 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235120 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235121 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235121 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235122 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235122 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235124 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235124 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483450235127 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.517 " "Worst-case setup slack is -11.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.517            -378.611 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.517            -378.611 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.422            -375.191 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.422            -375.191 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.701            -349.235 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -10.701            -349.235 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.283            -334.187 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -10.283            -334.187 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.866            -319.175 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -9.866            -319.175 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.677            -312.371 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.677            -312.371 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.183            -294.587 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.183            -294.587 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.390 " "Worst-case hold slack is -2.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390              -9.560 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.390              -9.560 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973              -7.892 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.973              -7.892 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660              -6.640 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.660              -6.640 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.634              -6.536 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.634              -6.536 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470              -5.880 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.470              -5.880 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -4.776 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.194              -4.776 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.408 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.102              -0.408 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.896 clock  " "   -3.000             -14.896 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.200               0.000 CLK_24576  " "   20.200               0.000 CLK_24576 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.979               0.000 CLK_225792  " "   21.979               0.000 CLK_225792 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.894               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   39.894               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.463               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   43.463               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.370               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   53.370               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.173               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   58.173               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.561               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   60.561               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.288               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   79.288               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   87.951               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   87.951               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235161 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235395 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235397 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235397 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235397 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235398 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235399 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235399 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235399 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235399 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235401 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235401 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235402 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235402 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235404 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483450235423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235605 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235606 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235607 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235608 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235608 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235609 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235609 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235610 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235610 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235610 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235612 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235612 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235613 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235614 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483450235616 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.681 " "Worst-case setup slack is -5.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.681            -186.288 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.681            -186.288 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.637            -184.704 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.637            -184.704 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.451            -178.008 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -5.451            -178.008 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.273            -171.600 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -5.273            -171.600 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.890            -157.812 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.890            -157.812 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.870            -157.092 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.870            -157.092 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.660            -149.532 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.660            -149.532 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.199 " "Worst-case hold slack is -1.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199              -4.795 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.199              -4.795 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.036              -4.143 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.036              -4.143 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949              -3.795 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.949              -3.795 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814              -3.255 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.814              -3.255 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.526              -2.103 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.526              -2.103 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432              -1.727 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.432              -1.727 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.371 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.093              -0.371 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.763 clock  " "   -3.000             -14.763 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.768               0.000 CLK_24576  " "   19.768               0.000 CLK_24576 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.583               0.000 CLK_225792  " "   21.583               0.000 CLK_225792 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.143               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   40.143               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.770               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   43.770               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.773               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   53.773               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.588               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   58.588               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.683               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   60.683               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   80.337               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   80.337               0.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.126               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   88.126               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483450235667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235667 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235923 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235924 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235925 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235925 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235926 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235926 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] and destination clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235927 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235927 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235927 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235928 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235929 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235930 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235930 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The launch and latch times for the relationship between source clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450235931 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450236376 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450236377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 103 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "785 " "Peak virtual memory: 785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483450236496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 21:30:36 2017 " "Processing ended: Tue Jan 03 21:30:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483450236496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483450236496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483450236496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483450236496 ""}
