// Seed: 492128070
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    output wand id_3,
    output wire id_4
);
  wire id_6;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd6
) (
    input supply0 id_0,
    input wand _id_1,
    input uwire id_2,
    input wand id_3,
    input tri id_4,
    input wor id_5,
    input wand id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9,
    input uwire id_10,
    output tri id_11
);
  parameter id_13 = 1 > 1;
  logic [1 'h0 : 1 'b0 -  id_1] id_14;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_10,
      id_8,
      id_8
  );
  wire id_15;
  assign id_14 = -1;
endmodule
