ExcitedCPU
==========
Dedicate to President Jiang
Author: Shi Weinan, Gao Yue, Wang Xuan
Detail:
  A five-stage pipeline CPU based on THCO MIPS written by VHDL.
  Support External Interrupt, PS2 keyboard input, VGA output.
