library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;

entity rca is
    generic (width: integer := 4);
    port(
        A, B: in std_logic_vector(width-1 downto 0);
        cin: in std_logic;
        cout: out std_logic;
        O: out std_logic_vector(width-1 downto 0)
    );
end rca;



architecture structural of rca is

component fa
    port(
        a, b: in std_logic;
        cin: in std_logic;
        cout: out std_logic;
        s: out std_logic
    );
end component;

signal carry: std_logic_vector(width downto 0);

begin
    carry(0) <= cin;

    G1: for i in 0 to width-1 generate
        adders: entity work.fa(dataflow) port map(
            a => A(i),
            b => B(i),
            cin => carry(i),
            cout => carry(i+1),
            s => O(i),
        );
    	end generate;

    cout <= carry(width);

end structural;