A SystemVerilog testbanch that verifies a 32-bit calculator's functionality by verifying correct signal behaviour and implementing randomized and directed testing. 
calc_driver.svh, calc_monitor.svh, calc_sb.svh, calc_seq_item.svh, calc_tb_top.sv are included.
