<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): COMMON_CODE/RM4/LCCM280__RM4__MIBSPI_135/rm4_mibspi135__private.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rm4__mibspi135____private_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rm4_mibspi135__private.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rm4__mibspi135____private_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file        rm4_mibspi135__private.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief       Private structures for SPI135</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @author      Lachlan Grogan</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @copyright   This file contains proprietary and confidential information of</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *              SIL3 Pty. Ltd. (ACN 123 529 064). This code may be distributed</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *              under a license from SIL3 Pty. Ltd., and may be used, copied</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *              and/or disclosed only pursuant to the terms of that license agreement.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *              This copyright notice must be retained as part of this file at all times.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @copyright   This file is copyright SIL3 Pty. Ltd. 2003-2016, All Rights Reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * @st_fileID   LCCM280R0.FILE.004</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef _RM4_MIBSPI135_PRIVATE_H_</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define _RM4_MIBSPI135_PRIVATE_H_</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    <span class="comment">/* Mibspi Register Frame Definition */</span><span class="comment"></span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">    /** @struct mibspiBase</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">    * @brief MIBSPI Register Definition</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">    * This structure is used to access the MIBSPI module registers.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">    */</span><span class="comment"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">    /** @typedef mibspiBASE_t</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">    * @brief MIBSPI Register Frame Type Definition</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">    * This type is used to access the MIBSPI Registers.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html">   31</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    {</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ae0b890fd0b19a46f0667349a714a460d">   33</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ae0b890fd0b19a46f0667349a714a460d">GCR0</a>;    <span class="comment">/**&lt; 0x0000: Global Control 0 */</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab2019929a154fe84ad364fbebab59dd4">   34</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab2019929a154fe84ad364fbebab59dd4">GCR1</a>;    <span class="comment">/**&lt; 0x0004: Global Control 1 */</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a5510cbc37b84f1d09883b420001394a0">   35</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a5510cbc37b84f1d09883b420001394a0">INT0</a>;    <span class="comment">/**&lt; 0x0008: Interrupt Register */</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a568a1d158325b92bfe8caa612eb08bc1">   36</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a568a1d158325b92bfe8caa612eb08bc1">LVL</a>;     <span class="comment">/**&lt; 0x000C: Interrupt Level */</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a9c2c08a92a3dc11aee6f526b234cb53c">   37</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a9c2c08a92a3dc11aee6f526b234cb53c">FLG</a>;     <span class="comment">/**&lt; 0x0010: Interrupt flags */</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a307b60144119050063b6ebb7814efb2f">   38</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a307b60144119050063b6ebb7814efb2f">PC0</a>;     <span class="comment">/**&lt; 0x0014: Function Pin Enable */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#afb370ffd86e0e7f85f78cc58811ec4cc">   39</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#afb370ffd86e0e7f85f78cc58811ec4cc">PC1</a>;     <span class="comment">/**&lt; 0x0018: Pin Direction */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ac5ce6672241a1f9adc149cd8b05d88d1">   40</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ac5ce6672241a1f9adc149cd8b05d88d1">PC2</a>;     <span class="comment">/**&lt; 0x001C: Pin Input Latch */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a32e635f8b50263046240d50dd68ead46">   41</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a32e635f8b50263046240d50dd68ead46">PC3</a>;     <span class="comment">/**&lt; 0x0020: Pin Output Latch */</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab26be8824258557d4a0b66919b8d133a">   42</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab26be8824258557d4a0b66919b8d133a">PC4</a>;     <span class="comment">/**&lt; 0x0024: Output Pin Set */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab3d9997f2ca8b86e246e07e8addd86a4">   43</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab3d9997f2ca8b86e246e07e8addd86a4">PC5</a>;     <span class="comment">/**&lt; 0x0028: Output Pin Clr */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ad0516b5a7da47ab5189cef0d528d89da">   44</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ad0516b5a7da47ab5189cef0d528d89da">PC6</a>;     <span class="comment">/**&lt; 0x002C: Open Drain Output Enable */</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7ab3f8cacd4c6c386ce102389f2b72c5">   45</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7ab3f8cacd4c6c386ce102389f2b72c5">PC7</a>;     <span class="comment">/**&lt; 0x0030: Pullup/Pulldown Disable */</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa7bcd5b401dd5c4a134be6feb6da52c1">   46</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa7bcd5b401dd5c4a134be6feb6da52c1">PC8</a>;     <span class="comment">/**&lt; 0x0034: Pullup/Pulldown Selection */</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a82740d08a3d888e325c2dd8b51f4d874">   47</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a82740d08a3d888e325c2dd8b51f4d874">DAT0</a>;    <span class="comment">/**&lt; 0x0038: Transmit Data */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a8a37f48d5144899cce348b44cff49db4">   48</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a8a37f48d5144899cce348b44cff49db4">DAT1</a>;    <span class="comment">/**&lt; 0x003C: Transmit Data with Format and Chip Select */</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa35e94e9fb00f732199de4eb01eb3158">   49</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa35e94e9fb00f732199de4eb01eb3158">BUF</a>;     <span class="comment">/**&lt; 0x0040: Receive Buffer */</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a51b5ef029788ed8264c1465c36c5666f">   50</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a51b5ef029788ed8264c1465c36c5666f">EMU</a>;     <span class="comment">/**&lt; 0x0044: Emulation Receive Buffer */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a89ec3f8bc433e0da0565c39ad11ffbcd">   51</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a89ec3f8bc433e0da0565c39ad11ffbcd">DELAY</a>;   <span class="comment">/**&lt; 0x0048: Delays */</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a3754995007fda01d8274ee79cf8bda8f">   52</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a3754995007fda01d8274ee79cf8bda8f">DEF</a>;     <span class="comment">/**&lt; 0x004C: Default Chip Select */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#abcc90a546215e123896ff79ed9296e2b">   53</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#abcc90a546215e123896ff79ed9296e2b">FMT0</a>;    <span class="comment">/**&lt; 0x0050: Data Format 0 */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#acd46cbad9889fb02a800b722d1878066">   54</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#acd46cbad9889fb02a800b722d1878066">FMT1</a>;    <span class="comment">/**&lt; 0x0054: Data Format 1 */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0d94bd6a48fe1d019f7c72c73ca91bd8">   55</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0d94bd6a48fe1d019f7c72c73ca91bd8">FMT2</a>;    <span class="comment">/**&lt; 0x0058: Data Format 2 */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0bfebe483737845ebb080f2f6959982e">   56</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0bfebe483737845ebb080f2f6959982e">FMT3</a>;    <span class="comment">/**&lt; 0x005C: Data Format 3 */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7f0f27aa83becdc52149e842a5cfe548">   57</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7f0f27aa83becdc52149e842a5cfe548">INTVECT0</a>;    <span class="comment">/**&lt; 0x0060: Interrupt Vector 0 */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a97c202b3a6325e07449d9d168c8922f3">   58</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a97c202b3a6325e07449d9d168c8922f3">INTVECT1</a>;    <span class="comment">/**&lt; 0x0064: Interrupt Vector 1 */</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a21daec2c7cfc46f69c0800294543476e">   59</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a21daec2c7cfc46f69c0800294543476e">SRSEL</a>;   <span class="comment">/**&lt; 0x0068: Slew Rate Select */</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a920b2465bd5cf587516106d096724e88">   60</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a920b2465bd5cf587516106d096724e88">PMCTRL</a>;  <span class="comment">/**&lt; 0x006C: Parallel Mode Control */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a4e12c8408c8fb073dde30fa338a0ee96">   61</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a4e12c8408c8fb073dde30fa338a0ee96">MIBSPIE</a>;     <span class="comment">/**&lt; 0x0070: Multi-buffer Mode Enable */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a3c608bf30c83f951195020bd4aa3cf9c">   62</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a3c608bf30c83f951195020bd4aa3cf9c">TGITENST</a>;    <span class="comment">/**&lt; 0x0074: TG Interrupt Enable Set */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a291e30f623fe79cf9f2ccb4d5f0ff37f">   63</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a291e30f623fe79cf9f2ccb4d5f0ff37f">TGITENCR</a>;    <span class="comment">/**&lt; 0x0078: TG Interrupt Enable Clear */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab5bbf9ddf06cb8e29b02834a03842c06">   64</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab5bbf9ddf06cb8e29b02834a03842c06">TGITLVST</a>;    <span class="comment">/**&lt; 0x007C: Transfer Group Interrupt Level Set */</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab3bb4f0357625d56c5832c43073a257c">   65</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab3bb4f0357625d56c5832c43073a257c">TGITLVCR</a>;    <span class="comment">/**&lt; 0x0080: Transfer Group Interrupt Level Clear */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a40dd8cbcc6b2b6f50315ec21d9f16acd">   66</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a40dd8cbcc6b2b6f50315ec21d9f16acd">TGINTFLG</a>;    <span class="comment">/**&lt; 0x0084: Transfer Group Interrupt Flag */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ae9c54c33885a9cd239ffec27ae8dc1c1">   67</a></span>&#160;        Luint32 rsvd1[2U];   <span class="comment">/**&lt; 0x0088: Reserved */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aeba2cdb8083ce26490fd2f033c41a7a0">   68</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aeba2cdb8083ce26490fd2f033c41a7a0">TICKCNT</a>;     <span class="comment">/**&lt; 0x0090: Tick Counter */</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab2b042a6d566896a0a37d9ac85e98d98">   69</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab2b042a6d566896a0a37d9ac85e98d98">LTGPEND</a>;     <span class="comment">/**&lt; 0x0090: Last TG End Pointer */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a25a4ea71b853798adfa05b196002685f">   70</a></span>&#160;        Luint32 TGCTRL[16U];    <span class="comment">/**&lt; 0x0098 - 0x00D4: Transfer Group Control */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#af73ba2245a2b8826b0b272eb7bbcef7e">   71</a></span>&#160;        Luint32 DMACTRL[8U];    <span class="comment">/**&lt; 0x00D8 - 0x00F4: DMA Control */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a65b20c24268843d952d2747da829087d">   72</a></span>&#160;        Luint32 DMACOUNT[8U]; <span class="comment">/**&lt; 0x00F8 - 0x0114: DMA Count */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa2ec07db58c9654a71fee1b5847f6da0">   73</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa2ec07db58c9654a71fee1b5847f6da0">DMACNTLEN</a>;  <span class="comment">/**&lt; 0x0118 - 0x0114: DMA Control length */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7ad7bf89f6fd2d93b83f9e113c8078a6">   74</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7ad7bf89f6fd2d93b83f9e113c8078a6">rsvd2</a>;   <span class="comment">/**&lt; 0x011C: Reserved */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a63173580901ac7d565613602a741f664">   75</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a63173580901ac7d565613602a741f664">UERRCTRL</a>;    <span class="comment">/**&lt; 0x0120: Multi-buffer RAM Uncorrectable Parity Error Control */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a9e7cee4c4b23b128cace1a71c0d4a657">   76</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a9e7cee4c4b23b128cace1a71c0d4a657">UERRSTAT</a>;    <span class="comment">/**&lt; 0x0124: Multi-buffer RAM Uncorrectable Parity Error Status */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0459f5c6e29a835c3a3a5774a1f0320d">   77</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0459f5c6e29a835c3a3a5774a1f0320d">UERRADDRRX</a>;  <span class="comment">/**&lt; 0x0128: RXRAM Uncorrectable Parity Error Address */</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a6bec789712298734ad9aefaf83ff0560">   78</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a6bec789712298734ad9aefaf83ff0560">UERRADDRTX</a>;  <span class="comment">/**&lt; 0x012C: TXRAM Uncorrectable Parity Error Address */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa5a0b897c40b28200607d8c496a05b13">   79</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa5a0b897c40b28200607d8c496a05b13">RXOVRN_BUF_ADDR</a>; <span class="comment">/**&lt; 0x0130: RXRAM Overrun Buffer Address */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#af78b06813dadbcd85f1f2bd2bc376020">   80</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#af78b06813dadbcd85f1f2bd2bc376020">IOLPKTSTCR</a>;  <span class="comment">/**&lt; 0x0134: IO loopback */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a844302f1b63c649fbdcd030f3f5cb99f">   81</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a844302f1b63c649fbdcd030f3f5cb99f">EXT_PRESCALE1</a>;  <span class="comment">/**&lt; 0x0138: */</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a88bcbb4170d65115fa37a2802ed735ad">   82</a></span>&#160;        Luint32 <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a88bcbb4170d65115fa37a2802ed735ad">EXT_PRESCALE2</a>;  <span class="comment">/**&lt; 0x013C: */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    } <a class="code" href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html">RM4_MIBSPI135__BASE_T</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">    /** @def mibspiREG3</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">    * @brief MIBSPI3 Register Frame Pointer</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">    * This pointer is used by the MIBSPI driver to access the mibspi module registers.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="rm4__mibspi135____private_8h.html#a59785fe30b9ecba3095b820f844910df">   91</a></span>&#160;<span class="preprocessor">    #define mibspiREG1 ((RM4_MIBSPI135__BASE_T *)0xFFF7F400U)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="rm4__mibspi135____private_8h.html#ac68545bfe7877266ef53a0dd49fd8322">   92</a></span>&#160;<span class="preprocessor">    #define mibspiREG3 ((RM4_MIBSPI135__BASE_T *)0xFFF7F800U)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="rm4__mibspi135____private_8h.html#af010584e2232f2dfbf59da41599d0e41">   93</a></span>&#160;<span class="preprocessor">    #define mibspiREG5 ((RM4_MIBSPI135__BASE_T *)0xFFF7FC00U)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">    /** @struct mibspiRamBase</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">    * @brief MIBSPI Buffer RAM Definition</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    * This structure is used to access the MIBSPI buffer memory.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">    */</span><span class="comment"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">    /** @typedef mibspiRAM_t</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">    * @brief MIBSPI RAM Type Definition</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    * This type is used to access the MIBSPI RAM.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structspi3_r.html">  108</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structspi3_r.html">spi3R</a></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        {</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structspi3_r.html#a7c94f5ab2dd3bba7f9dd8b811fffde8c">  112</a></span>&#160;            Luint16 <a class="code" href="structspi3_r.html#a7c94f5ab2dd3bba7f9dd8b811fffde8c">data</a>; <span class="comment">/**&lt; tx buffer data */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structspi3_r.html#ac600b73a7a0b36831e8761153a7cf17f">  113</a></span>&#160;            Luint16 <a class="code" href="structspi3_r.html#ac600b73a7a0b36831e8761153a7cf17f">control</a>; <span class="comment">/**&lt; tx buffer control */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        } <a class="code" href="structspi3_r.html#a49433331fe670d16bfb9c14b64f719cc">tx</a>[128];</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            Luint16 <a class="code" href="structspi3_r.html#a7c94f5ab2dd3bba7f9dd8b811fffde8c">data</a>; <span class="comment">/**&lt; rx buffer data */</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structspi3_r.html#a6022f6efc21896b3ea93eb4e270239fa">  118</a></span>&#160;            Luint16 <a class="code" href="structspi3_r.html#a6022f6efc21896b3ea93eb4e270239fa">flags</a>; <span class="comment">/**&lt; rx buffer flags */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        } <a class="code" href="structspi3_r.html#ad704f49764fe0b72e6687c015f81924b">rx</a>[128];</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    } <a class="code" href="rm4__mibspi135____private_8h.html#a7e16970a6ceb97f4ef3971220b890032">RM4_MIBSPI135__RAM_T</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">    /** @def mibspiRAM3</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    * @brief MIBSPI3 Buffer RAM Pointer</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">    * This pointer is used by the MIBSPI driver to access the mibspi buffer memory.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="rm4__mibspi135____private_8h.html#acfdb98891cb8f8a774443092a2c5a3b6">  129</a></span>&#160;<span class="preprocessor">    #define mibspiRAM1 ((RM4_MIBSPI135__RAM_T *)0xFF0E0000U)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="rm4__mibspi135____private_8h.html#a9eee38fba3e2a26bcfdf5551043332dd">  130</a></span>&#160;<span class="preprocessor">    #define mibspiRAM3 ((RM4_MIBSPI135__RAM_T *)0xFF0C0000U)</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="rm4__mibspi135____private_8h.html#a84328345bb9e66cd65ba71710e3a3d4c">  131</a></span>&#160;<span class="preprocessor">    #define mibspiRAM5 ((RM4_MIBSPI135__RAM_T *)0xFF0A0000U)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    /** @def mibspiPARRAM3</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">    * @brief MIBSPI3 Buffer RAM PARITY Pointer</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">    * This pointer is used by the MIBSPI driver to access the mibspi buffer memory.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="rm4__mibspi135____private_8h.html#a3e70cf83cef67d59bf3c7236dd1e0a19">  138</a></span>&#160;<span class="preprocessor">    #define mibspiPARRAM1 (*(volatile Luint32 *)(0xFF0E0000U + 0x00000400U))</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="rm4__mibspi135____private_8h.html#af440f4d730ee907f7998683662d38a99">  139</a></span>&#160;<span class="preprocessor">    #define mibspiPARRAM3 (*(volatile Luint32 *)(0xFF0C0000U + 0x00000400U))</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="rm4__mibspi135____private_8h.html#a1443f050f83a68a49c7eed4c0084a511">  140</a></span>&#160;<span class="preprocessor">    #define mibspiPARRAM5 (*(volatile Luint32 *)(0xFF0A0000U + 0x00000400U))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#endif //_RM4_SPI3_PRIVATE_H_</span></div><div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a21daec2c7cfc46f69c0800294543476e"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a21daec2c7cfc46f69c0800294543476e">RM4_MIBSPI135__BASE_T::SRSEL</a></div><div class="ttdeci">Luint32 SRSEL</div><div class="ttdoc">0x0068: Slew Rate Select </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:59</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_acd46cbad9889fb02a800b722d1878066"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#acd46cbad9889fb02a800b722d1878066">RM4_MIBSPI135__BASE_T::FMT1</a></div><div class="ttdeci">Luint32 FMT1</div><div class="ttdoc">0x0054: Data Format 1 </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:54</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_ab2b042a6d566896a0a37d9ac85e98d98"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab2b042a6d566896a0a37d9ac85e98d98">RM4_MIBSPI135__BASE_T::LTGPEND</a></div><div class="ttdeci">Luint32 LTGPEND</div><div class="ttdoc">0x0090: Last TG End Pointer </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:69</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_abcc90a546215e123896ff79ed9296e2b"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#abcc90a546215e123896ff79ed9296e2b">RM4_MIBSPI135__BASE_T::FMT0</a></div><div class="ttdeci">Luint32 FMT0</div><div class="ttdoc">0x0050: Data Format 0 </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:53</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a291e30f623fe79cf9f2ccb4d5f0ff37f"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a291e30f623fe79cf9f2ccb4d5f0ff37f">RM4_MIBSPI135__BASE_T::TGITENCR</a></div><div class="ttdeci">Luint32 TGITENCR</div><div class="ttdoc">0x0078: TG Interrupt Enable Clear </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:63</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a7f0f27aa83becdc52149e842a5cfe548"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7f0f27aa83becdc52149e842a5cfe548">RM4_MIBSPI135__BASE_T::INTVECT0</a></div><div class="ttdeci">Luint32 INTVECT0</div><div class="ttdoc">0x0060: Interrupt Vector 0 </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:57</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_ab5bbf9ddf06cb8e29b02834a03842c06"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab5bbf9ddf06cb8e29b02834a03842c06">RM4_MIBSPI135__BASE_T::TGITLVST</a></div><div class="ttdeci">Luint32 TGITLVST</div><div class="ttdoc">0x007C: Transfer Group Interrupt Level Set </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:64</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a89ec3f8bc433e0da0565c39ad11ffbcd"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a89ec3f8bc433e0da0565c39ad11ffbcd">RM4_MIBSPI135__BASE_T::DELAY</a></div><div class="ttdeci">Luint32 DELAY</div><div class="ttdoc">0x0048: Delays </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:51</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a0bfebe483737845ebb080f2f6959982e"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0bfebe483737845ebb080f2f6959982e">RM4_MIBSPI135__BASE_T::FMT3</a></div><div class="ttdeci">Luint32 FMT3</div><div class="ttdoc">0x005C: Data Format 3 </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:56</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html">RM4_MIBSPI135__BASE_T</a></div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:31</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a920b2465bd5cf587516106d096724e88"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a920b2465bd5cf587516106d096724e88">RM4_MIBSPI135__BASE_T::PMCTRL</a></div><div class="ttdeci">Luint32 PMCTRL</div><div class="ttdoc">0x006C: Parallel Mode Control </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:60</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a32e635f8b50263046240d50dd68ead46"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a32e635f8b50263046240d50dd68ead46">RM4_MIBSPI135__BASE_T::PC3</a></div><div class="ttdeci">Luint32 PC3</div><div class="ttdoc">0x0020: Pin Output Latch </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:41</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a40dd8cbcc6b2b6f50315ec21d9f16acd"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a40dd8cbcc6b2b6f50315ec21d9f16acd">RM4_MIBSPI135__BASE_T::TGINTFLG</a></div><div class="ttdeci">Luint32 TGINTFLG</div><div class="ttdoc">0x0084: Transfer Group Interrupt Flag </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:66</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a63173580901ac7d565613602a741f664"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a63173580901ac7d565613602a741f664">RM4_MIBSPI135__BASE_T::UERRCTRL</a></div><div class="ttdeci">Luint32 UERRCTRL</div><div class="ttdoc">0x0120: Multi-buffer RAM Uncorrectable Parity Error Control </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:75</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_aa2ec07db58c9654a71fee1b5847f6da0"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa2ec07db58c9654a71fee1b5847f6da0">RM4_MIBSPI135__BASE_T::DMACNTLEN</a></div><div class="ttdeci">Luint32 DMACNTLEN</div><div class="ttdoc">0x0118 - 0x0114: DMA Control length </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:73</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_ab3d9997f2ca8b86e246e07e8addd86a4"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab3d9997f2ca8b86e246e07e8addd86a4">RM4_MIBSPI135__BASE_T::PC5</a></div><div class="ttdeci">Luint32 PC5</div><div class="ttdoc">0x0028: Output Pin Clr </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:43</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_aa7bcd5b401dd5c4a134be6feb6da52c1"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa7bcd5b401dd5c4a134be6feb6da52c1">RM4_MIBSPI135__BASE_T::PC8</a></div><div class="ttdeci">Luint32 PC8</div><div class="ttdoc">0x0034: Pullup/Pulldown Selection </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:46</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_ac5ce6672241a1f9adc149cd8b05d88d1"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ac5ce6672241a1f9adc149cd8b05d88d1">RM4_MIBSPI135__BASE_T::PC2</a></div><div class="ttdeci">Luint32 PC2</div><div class="ttdoc">0x001C: Pin Input Latch </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:40</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a97c202b3a6325e07449d9d168c8922f3"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a97c202b3a6325e07449d9d168c8922f3">RM4_MIBSPI135__BASE_T::INTVECT1</a></div><div class="ttdeci">Luint32 INTVECT1</div><div class="ttdoc">0x0064: Interrupt Vector 1 </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:58</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a5510cbc37b84f1d09883b420001394a0"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a5510cbc37b84f1d09883b420001394a0">RM4_MIBSPI135__BASE_T::INT0</a></div><div class="ttdeci">Luint32 INT0</div><div class="ttdoc">0x0008: Interrupt Register </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:35</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a7ad7bf89f6fd2d93b83f9e113c8078a6"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7ad7bf89f6fd2d93b83f9e113c8078a6">RM4_MIBSPI135__BASE_T::rsvd2</a></div><div class="ttdeci">Luint32 rsvd2</div><div class="ttdoc">0x011C: Reserved </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:74</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_aa35e94e9fb00f732199de4eb01eb3158"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa35e94e9fb00f732199de4eb01eb3158">RM4_MIBSPI135__BASE_T::BUF</a></div><div class="ttdeci">Luint32 BUF</div><div class="ttdoc">0x0040: Receive Buffer </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:49</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_ab26be8824258557d4a0b66919b8d133a"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab26be8824258557d4a0b66919b8d133a">RM4_MIBSPI135__BASE_T::PC4</a></div><div class="ttdeci">Luint32 PC4</div><div class="ttdoc">0x0024: Output Pin Set </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:42</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a88bcbb4170d65115fa37a2802ed735ad"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a88bcbb4170d65115fa37a2802ed735ad">RM4_MIBSPI135__BASE_T::EXT_PRESCALE2</a></div><div class="ttdeci">Luint32 EXT_PRESCALE2</div><div class="ttdoc">0x013C: </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:82</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a82740d08a3d888e325c2dd8b51f4d874"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a82740d08a3d888e325c2dd8b51f4d874">RM4_MIBSPI135__BASE_T::DAT0</a></div><div class="ttdeci">Luint32 DAT0</div><div class="ttdoc">0x0038: Transmit Data </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:47</div></div>
<div class="ttc" id="rm4__mibspi135____private_8h_html_a7e16970a6ceb97f4ef3971220b890032"><div class="ttname"><a href="rm4__mibspi135____private_8h.html#a7e16970a6ceb97f4ef3971220b890032">RM4_MIBSPI135__RAM_T</a></div><div class="ttdeci">volatile struct spi3R RM4_MIBSPI135__RAM_T</div></div>
<div class="ttc" id="structspi3_r_html_a7c94f5ab2dd3bba7f9dd8b811fffde8c"><div class="ttname"><a href="structspi3_r.html#a7c94f5ab2dd3bba7f9dd8b811fffde8c">spi3R::data</a></div><div class="ttdeci">Luint16 data</div><div class="ttdoc">tx buffer data </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:112</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a568a1d158325b92bfe8caa612eb08bc1"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a568a1d158325b92bfe8caa612eb08bc1">RM4_MIBSPI135__BASE_T::LVL</a></div><div class="ttdeci">Luint32 LVL</div><div class="ttdoc">0x000C: Interrupt Level </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:36</div></div>
<div class="ttc" id="structspi3_r_html_a6022f6efc21896b3ea93eb4e270239fa"><div class="ttname"><a href="structspi3_r.html#a6022f6efc21896b3ea93eb4e270239fa">spi3R::flags</a></div><div class="ttdeci">Luint16 flags</div><div class="ttdoc">rx buffer flags </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:118</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a8a37f48d5144899cce348b44cff49db4"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a8a37f48d5144899cce348b44cff49db4">RM4_MIBSPI135__BASE_T::DAT1</a></div><div class="ttdeci">Luint32 DAT1</div><div class="ttdoc">0x003C: Transmit Data with Format and Chip Select </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:48</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_ae0b890fd0b19a46f0667349a714a460d"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ae0b890fd0b19a46f0667349a714a460d">RM4_MIBSPI135__BASE_T::GCR0</a></div><div class="ttdeci">Luint32 GCR0</div><div class="ttdoc">0x0000: Global Control 0 </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:33</div></div>
<div class="ttc" id="structspi3_r_html_a49433331fe670d16bfb9c14b64f719cc"><div class="ttname"><a href="structspi3_r.html#a49433331fe670d16bfb9c14b64f719cc">spi3R::tx</a></div><div class="ttdeci">struct spi3R::@63 tx[128]</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a844302f1b63c649fbdcd030f3f5cb99f"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a844302f1b63c649fbdcd030f3f5cb99f">RM4_MIBSPI135__BASE_T::EXT_PRESCALE1</a></div><div class="ttdeci">Luint32 EXT_PRESCALE1</div><div class="ttdoc">0x0138: </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:81</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_ab2019929a154fe84ad364fbebab59dd4"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab2019929a154fe84ad364fbebab59dd4">RM4_MIBSPI135__BASE_T::GCR1</a></div><div class="ttdeci">Luint32 GCR1</div><div class="ttdoc">0x0004: Global Control 1 </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:34</div></div>
<div class="ttc" id="structspi3_r_html_ac600b73a7a0b36831e8761153a7cf17f"><div class="ttname"><a href="structspi3_r.html#ac600b73a7a0b36831e8761153a7cf17f">spi3R::control</a></div><div class="ttdeci">Luint16 control</div><div class="ttdoc">tx buffer control </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:113</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_aa5a0b897c40b28200607d8c496a05b13"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aa5a0b897c40b28200607d8c496a05b13">RM4_MIBSPI135__BASE_T::RXOVRN_BUF_ADDR</a></div><div class="ttdeci">Luint32 RXOVRN_BUF_ADDR</div><div class="ttdoc">0x0130: RXRAM Overrun Buffer Address </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:79</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a0459f5c6e29a835c3a3a5774a1f0320d"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0459f5c6e29a835c3a3a5774a1f0320d">RM4_MIBSPI135__BASE_T::UERRADDRRX</a></div><div class="ttdeci">Luint32 UERRADDRRX</div><div class="ttdoc">0x0128: RXRAM Uncorrectable Parity Error Address </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:77</div></div>
<div class="ttc" id="structspi3_r_html_ad704f49764fe0b72e6687c015f81924b"><div class="ttname"><a href="structspi3_r.html#ad704f49764fe0b72e6687c015f81924b">spi3R::rx</a></div><div class="ttdeci">struct spi3R::@64 rx[128]</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_ab3bb4f0357625d56c5832c43073a257c"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ab3bb4f0357625d56c5832c43073a257c">RM4_MIBSPI135__BASE_T::TGITLVCR</a></div><div class="ttdeci">Luint32 TGITLVCR</div><div class="ttdoc">0x0080: Transfer Group Interrupt Level Clear </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:65</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a3754995007fda01d8274ee79cf8bda8f"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a3754995007fda01d8274ee79cf8bda8f">RM4_MIBSPI135__BASE_T::DEF</a></div><div class="ttdeci">Luint32 DEF</div><div class="ttdoc">0x004C: Default Chip Select </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:52</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a0d94bd6a48fe1d019f7c72c73ca91bd8"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a0d94bd6a48fe1d019f7c72c73ca91bd8">RM4_MIBSPI135__BASE_T::FMT2</a></div><div class="ttdeci">Luint32 FMT2</div><div class="ttdoc">0x0058: Data Format 2 </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:55</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_ad0516b5a7da47ab5189cef0d528d89da"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#ad0516b5a7da47ab5189cef0d528d89da">RM4_MIBSPI135__BASE_T::PC6</a></div><div class="ttdeci">Luint32 PC6</div><div class="ttdoc">0x002C: Open Drain Output Enable </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:44</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_afb370ffd86e0e7f85f78cc58811ec4cc"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#afb370ffd86e0e7f85f78cc58811ec4cc">RM4_MIBSPI135__BASE_T::PC1</a></div><div class="ttdeci">Luint32 PC1</div><div class="ttdoc">0x0018: Pin Direction </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:39</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a9e7cee4c4b23b128cace1a71c0d4a657"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a9e7cee4c4b23b128cace1a71c0d4a657">RM4_MIBSPI135__BASE_T::UERRSTAT</a></div><div class="ttdeci">Luint32 UERRSTAT</div><div class="ttdoc">0x0124: Multi-buffer RAM Uncorrectable Parity Error Status </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:76</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a3c608bf30c83f951195020bd4aa3cf9c"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a3c608bf30c83f951195020bd4aa3cf9c">RM4_MIBSPI135__BASE_T::TGITENST</a></div><div class="ttdeci">Luint32 TGITENST</div><div class="ttdoc">0x0074: TG Interrupt Enable Set </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:62</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a6bec789712298734ad9aefaf83ff0560"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a6bec789712298734ad9aefaf83ff0560">RM4_MIBSPI135__BASE_T::UERRADDRTX</a></div><div class="ttdeci">Luint32 UERRADDRTX</div><div class="ttdoc">0x012C: TXRAM Uncorrectable Parity Error Address </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:78</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a7ab3f8cacd4c6c386ce102389f2b72c5"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a7ab3f8cacd4c6c386ce102389f2b72c5">RM4_MIBSPI135__BASE_T::PC7</a></div><div class="ttdeci">Luint32 PC7</div><div class="ttdoc">0x0030: Pullup/Pulldown Disable </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:45</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a9c2c08a92a3dc11aee6f526b234cb53c"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a9c2c08a92a3dc11aee6f526b234cb53c">RM4_MIBSPI135__BASE_T::FLG</a></div><div class="ttdeci">Luint32 FLG</div><div class="ttdoc">0x0010: Interrupt flags </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:37</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a51b5ef029788ed8264c1465c36c5666f"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a51b5ef029788ed8264c1465c36c5666f">RM4_MIBSPI135__BASE_T::EMU</a></div><div class="ttdeci">Luint32 EMU</div><div class="ttdoc">0x0044: Emulation Receive Buffer </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:50</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_af78b06813dadbcd85f1f2bd2bc376020"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#af78b06813dadbcd85f1f2bd2bc376020">RM4_MIBSPI135__BASE_T::IOLPKTSTCR</a></div><div class="ttdeci">Luint32 IOLPKTSTCR</div><div class="ttdoc">0x0134: IO loopback </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:80</div></div>
<div class="ttc" id="structspi3_r_html"><div class="ttname"><a href="structspi3_r.html">spi3R</a></div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:108</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a4e12c8408c8fb073dde30fa338a0ee96"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a4e12c8408c8fb073dde30fa338a0ee96">RM4_MIBSPI135__BASE_T::MIBSPIE</a></div><div class="ttdeci">Luint32 MIBSPIE</div><div class="ttdoc">0x0070: Multi-buffer Mode Enable </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:61</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_a307b60144119050063b6ebb7814efb2f"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#a307b60144119050063b6ebb7814efb2f">RM4_MIBSPI135__BASE_T::PC0</a></div><div class="ttdeci">Luint32 PC0</div><div class="ttdoc">0x0014: Function Pin Enable </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:38</div></div>
<div class="ttc" id="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t_html_aeba2cdb8083ce26490fd2f033c41a7a0"><div class="ttname"><a href="struct_r_m4___m_i_b_s_p_i135_____b_a_s_e___t.html#aeba2cdb8083ce26490fd2f033c41a7a0">RM4_MIBSPI135__BASE_T::TICKCNT</a></div><div class="ttdeci">Luint32 TICKCNT</div><div class="ttdoc">0x0090: Tick Counter </div><div class="ttdef"><b>Definition:</b> rm4_mibspi135__private.h:68</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2816495b1f5d63754796a37cec6ece7c.html">COMMON_CODE</a></li><li class="navelem"><a class="el" href="dir_07710f0e203861a2cde128d568f0b75e.html">RM4</a></li><li class="navelem"><a class="el" href="dir_518b999a789ec15bb4017b883391f82c.html">LCCM280__RM4__MIBSPI_135</a></li><li class="navelem"><a class="el" href="rm4__mibspi135____private_8h.html">rm4_mibspi135__private.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
