Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/damic/HDD/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMetalSequencer_tb_behav xil_defaultlib.topMetalSequencer_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.clock_sequencer [clock_sequencer_default]
Compiling architecture recieve of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.DAC_SPI [dac_spi_default]
Compiling architecture behavioral of entity xil_defaultlib.tmSe_leader [tmse_leader_default]
Compiling module xil_defaultlib.shift_register(REG_DEPTH=100)
Compiling architecture behavior of entity xil_defaultlib.topmetalsequencer_tb
Built simulation snapshot topMetalSequencer_tb_behav
