<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: PortGroup Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">PortGroup Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___p_o_r_t.html">Port Module</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="PortGroup" -->
<p><a class="el" href="struct_port_group.html" title="PortGroup hardware registers.">PortGroup</a> hardware registers.  
 <a href="struct_port_group.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="comp__port_8h_source.html">comp_port.h</a>&gt;</code></p>

<p><a href="struct_port_group-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a533ab975abaff02b836eb54561ed0a13"></a><!-- doxytag: member="PortGroup::DIR" ref="a533ab975abaff02b836eb54561ed0a13" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r___type.html">PORT_DIR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a533ab975abaff02b836eb54561ed0a13">DIR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Data Direction. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a105f4e4b1a80ff2b68d19f98c58e2c65"></a><!-- doxytag: member="PortGroup::DIRCLR" ref="a105f4e4b1a80ff2b68d19f98c58e2c65" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_c_l_r___type.html">PORT_DIRCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a105f4e4b1a80ff2b68d19f98c58e2c65">DIRCLR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) Data Direction Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33408604fc6e045323d25d605a895b15"></a><!-- doxytag: member="PortGroup::DIRSET" ref="a33408604fc6e045323d25d605a895b15" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_s_e_t___type.html">PORT_DIRSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a33408604fc6e045323d25d605a895b15">DIRSET</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) Data Direction Set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7bc02326500d6fff2db47cbd0568130"></a><!-- doxytag: member="PortGroup::DIRTGL" ref="af7bc02326500d6fff2db47cbd0568130" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___d_i_r_t_g_l___type.html">PORT_DIRTGL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#af7bc02326500d6fff2db47cbd0568130">DIRTGL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 32) Data Direction Toggle. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a865fdbe2a7cb1339868e58d9a244031c"></a><!-- doxytag: member="PortGroup::OUT" ref="a865fdbe2a7cb1339868e58d9a244031c" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t___type.html">PORT_OUT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a865fdbe2a7cb1339868e58d9a244031c">OUT</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Data Output Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a817b54b38d64825d862ae2a5fc6386aa"></a><!-- doxytag: member="PortGroup::OUTCLR" ref="a817b54b38d64825d862ae2a5fc6386aa" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_c_l_r___type.html">PORT_OUTCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a817b54b38d64825d862ae2a5fc6386aa">OUTCLR</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Data Output Value Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97265e4a39bd1fc6b0f28db7cb9fa4ae"></a><!-- doxytag: member="PortGroup::OUTSET" ref="a97265e4a39bd1fc6b0f28db7cb9fa4ae" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_s_e_t___type.html">PORT_OUTSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a97265e4a39bd1fc6b0f28db7cb9fa4ae">OUTSET</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) Data Output Value Set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5367798690cf523de14f6a7b16dd6765"></a><!-- doxytag: member="PortGroup::OUTTGL" ref="a5367798690cf523de14f6a7b16dd6765" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___o_u_t_t_g_l___type.html">PORT_OUTTGL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a5367798690cf523de14f6a7b16dd6765">OUTTGL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 32) Data Output Value Toggle. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98613cc1bfe5fdc666400f0cb4dd9f2e"></a><!-- doxytag: member="PortGroup::IN" ref="a98613cc1bfe5fdc666400f0cb4dd9f2e" args="" -->
<a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_o_r_t___i_n___type.html">PORT_IN_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a98613cc1bfe5fdc666400f0cb4dd9f2e">IN</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/ 32) Data Input Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a3e80749252d99d74d682c1df280d2c"></a><!-- doxytag: member="PortGroup::CTRL" ref="a1a3e80749252d99d74d682c1df280d2c" args="" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___c_t_r_l___type.html">PORT_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a1a3e80749252d99d74d682c1df280d2c">CTRL</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 32) Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2db67b1c96ebd644f590b0b0e02b20c5"></a><!-- doxytag: member="PortGroup::WRCONFIG" ref="a2db67b1c96ebd644f590b0b0e02b20c5" args="" -->
<a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html">PORT_WRCONFIG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a2db67b1c96ebd644f590b0b0e02b20c5">WRCONFIG</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 ( /W 32) Write Configuration. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65131bdfa98d6b12ee2a696e8e09b293"></a><!-- doxytag: member="PortGroup::Reserved1" ref="a65131bdfa98d6b12ee2a696e8e09b293" args="[0x4]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [0x4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4414227adc97a6b8d01648749157e9f"></a><!-- doxytag: member="PortGroup::PMUX" ref="af4414227adc97a6b8d01648749157e9f" args="[16]" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_m_u_x___type.html">PORT_PMUX_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#af4414227adc97a6b8d01648749157e9f">PMUX</a> [16]</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x30 (R/W 8) Peripheral Multiplexing n. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ec7cfd4ffda5e527b61492f2ea10514"></a><!-- doxytag: member="PortGroup::PINCFG" ref="a8ec7cfd4ffda5e527b61492f2ea10514" args="[32]" -->
<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_o_r_t___p_i_n_c_f_g___type.html">PORT_PINCFG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_port_group.html#a8ec7cfd4ffda5e527b61492f2ea10514">PINCFG</a> [32]</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 8) Pin Configuration n. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2421ca8230ebb1ac90f2af6dda04377"></a><!-- doxytag: member="PortGroup::Reserved2" ref="ae2421ca8230ebb1ac90f2af6dda04377" args="[0x20]" -->
<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [0x20]</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_port_group.html" title="PortGroup hardware registers.">PortGroup</a> hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__port_8h_source.html">comp_port.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:17 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
