
# relu report

## Baseline Tests

| TEST | CSIM | SYNTH | SIM | IMPL |
|:----:|:----:|:-----:|:---:|:----:|
| 3 | True | True | True | True | 
| 7 | True | True | True | True | 
| 1 | True | True | True | True | 
| 0 | True | True | True | True | 
| 9 | True | True | True | True | 
| 6 | True | True | True | True | 
| 5 | True | True | True | True | 
| 2 | True | True | True | True | 
| 4 | True | True | True | True | 
| 8 | True | True | True | True | 


## Latency Results

| TEST | MODEL | SYNTH | SIM |
|:----:|:-----:|:-----:|:---:|
| 3 | 6272 | 6273 | 6274 | 
| 7 | 784 | 785 | 786 | 
| 1 | 784 | 785 | 786 | 
| 0 | 50176 | 50177 | 50178 | 
| 9 | 25088 | 25089 | 25090 | 
| 6 | 1568 | 1569 | 1570 | 
| 5 | 50176 | 50177 | 50178 | 
| 2 | 12544 | 12545 | 12546 | 
| 4 | 3136 | 3137 | 3138 | 
| 8 | 401408 | 401409 | 401410 | 


## Resource Results

| TEST | LUT | FF | DSP | BRAM || LUT (model) | FF (model) | DSP (model) | BRAM (model) |
|:----:|:---:|:--:|:---:|:----:||:---:|:--:|:---:|:----:|
| 3 | 68 | 118 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 7 | 68 | 112 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 1 | 68 | 112 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 0 | 74 | 124 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 9 | 72 | 122 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 6 | 69 | 114 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 5 | 74 | 124 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 2 | 69 | 120 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 4 | 65 | 116 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 8 | 79 | 130 | 0 | 0 || 0 | 0 | 0 | 0 | 


## Timing Results

| TEST | CLK |
|:----:|:---:|
| 3 | 4.004 | 
| 7 | 4.034 | 
| 1 | 4.034 | 
| 0 | 4.464 | 
| 9 | 4.415 | 
| 6 | 4.251 | 
| 5 | 4.464 | 
| 2 | 4.363 | 
| 4 | 4.122 | 
| 8 | 4.026 | 

