

================================================================
== Vivado HLS Report for 'exec'
================================================================
* Date:           Mon Jan 31 15:13:26 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_fir_128_mdc
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.365 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 3.000 ns | 3.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%y_in_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y_in_V_read)"   --->   Operation 3 'read' 'y_in_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%h_V_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %h_V_read)"   --->   Operation 4 'read' 'h_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_in_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_in_V_read)"   --->   Operation 5 'read' 'x_in_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%systolic_y1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_y1_V_read)"   --->   Operation 6 'read' 'systolic_y1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%systolic_y0_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_y0_V_read)"   --->   Operation 7 'read' 'systolic_y0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%systolic_x1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_x1_V_read)"   --->   Operation 8 'read' 'systolic_x1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%systolic_x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %systolic_ap_int_32_ap_int_32_ap_int_32_x_V_read)"   --->   Operation 9 'read' 'systolic_x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h_V_read_cast = zext i5 %h_V_read_1 to i32"   --->   Operation 10 'zext' 'h_V_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.01ns)   --->   "%add_ln68 = add i32 %systolic_y0_V_read, %y_in_V_read_1" [src/fir.h:56]   --->   Operation 11 'add' 'add_ln68' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [2/2] (2.36ns)   --->   "%mul_ln68 = mul i32 %h_V_read_cast, %systolic_x1_V_read" [src/fir.h:57]   --->   Operation 12 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.36> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 13 [1/2] (2.36ns)   --->   "%mul_ln68 = mul i32 %h_V_read_cast, %systolic_x1_V_read" [src/fir.h:57]   --->   Operation 13 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.36> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32 } undef, i32 %systolic_x1_V_read, 0" [src/fir.h:58]   --->   Operation 14 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %systolic_y1_V_read, 1" [src/fir.h:58]   --->   Operation 15 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %x_in_V_read_1, 2" [src/fir.h:58]   --->   Operation 16 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %systolic_x_V_read, 3" [src/fir.h:58]   --->   Operation 17 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %mul_ln68, 4" [src/fir.h:58]   --->   Operation 18 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %add_ln68, 5" [src/fir.h:58]   --->   Operation 19 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32 } %mrv_5" [src/fir.h:58]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	wire read on port 'h_V_read' [9]  (0 ns)
	'mul' operation ('systolic<ap_int<32>, ap_int<32>, ap_int<32> >.y0.V', src/fir.h:57) [17]  (2.37 ns)

 <State 2>: 2.37ns
The critical path consists of the following:
	'mul' operation ('systolic<ap_int<32>, ap_int<32>, ap_int<32> >.y0.V', src/fir.h:57) [17]  (2.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
