$date
	Sun Nov 24 17:47:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module pnd_tb $end
$var wire 1 ! P $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var integer 32 % input_comb [31:0] $end
$scope module my_pnd $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! p $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#50
b1 %
1"
#100
1!
b10 %
0"
1#
#150
b11 %
1"
#200
0!
b100 %
0"
0#
1$
#250
1!
b101 %
1"
#300
0!
b110 %
0"
1#
#350
1!
b111 %
1"
#400
