#:C9     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\BlifParser3\xdlFileCreated
#Date/Time:
#:T   Mon Jul 28 23:38:06 2014
#------------------------------
	#Reading C:\BlifParser3\xdlFileCreated\helloWorld.ncd...
	#Loading device for application Rf_Device from file '6slx45.nph' in environment F:\Xilinix\14.7\ISE_DS\ISE\.
	#   "helloWorld" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
	#Design creation date: 2014.07.28.19.07.49
	#Building chip graphics...
	#Loading speed info...
	#1
select -k comp 'out1_A_SLICEL'
	#2
unselect -all
	#3
select comp 'out1_A_SLICEL'
	#comp "out1_A_SLICEL",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#4
unselect -all
	#5
select comp 'out1_A_SLICEL'
	#comp "out1_A_SLICEL",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#6
post block
	#7
unselect comp 'out1_A_SLICEL'
	#8
select -k comp 'out2_FINAL_OUTPUT'
	#9
unselect comp 'out2_FINAL_OUTPUT'
	#10
select -k comp 'out3_B_SLICEL'
	#11
unselect -all
	#12
select net 'in4.I->out3_B_SLICEL.B4'
	#net "in4.I->out3_B_SLICEL.B4"
	#13
post block
	#ERROR:FPGAEditor:79 - The "post block" command without any other arguments cannot
	#be performed unless the selection contains only a single site
	#or single component.  Change the selection and try again.
	#14
unselect -all
	#15
select comp 'out3_B_SLICEL'
	#comp "out3_B_SLICEL",  site "SLICE_X10Y7",  type = SLICEL  (RPM grid X33Y28)
	#16
unselect -all
	#17
select comp 'out3_B_SLICEL'
	#comp "out3_B_SLICEL",  site "SLICE_X10Y7",  type = SLICEL  (RPM grid X33Y28)
	#18
post block
	#19
post open
