<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/muheet/Frame-Buffer/Frame-Buffer/impl/gwsynthesis/Frame-Buffer.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/muheet/Frame-Buffer/constraint/VGA_Display.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 21 15:36:35 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>254</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>122</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.071(MHz)</td>
<td>94.280(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>29.279</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_1_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.563</td>
</tr>
<tr>
<td>2</td>
<td>29.279</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_2_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.563</td>
</tr>
<tr>
<td>3</td>
<td>29.279</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_3_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.563</td>
</tr>
<tr>
<td>4</td>
<td>29.279</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_4_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.563</td>
</tr>
<tr>
<td>5</td>
<td>29.279</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_5_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.563</td>
</tr>
<tr>
<td>6</td>
<td>29.656</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_6_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.187</td>
</tr>
<tr>
<td>7</td>
<td>29.656</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_7_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.187</td>
</tr>
<tr>
<td>8</td>
<td>29.656</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_8_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.187</td>
</tr>
<tr>
<td>9</td>
<td>29.656</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_9_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>10.187</td>
</tr>
<tr>
<td>10</td>
<td>30.059</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_0_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.427</td>
</tr>
<tr>
<td>11</td>
<td>30.073</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_1_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.770</td>
</tr>
<tr>
<td>12</td>
<td>30.073</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_2_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.770</td>
</tr>
<tr>
<td>13</td>
<td>30.073</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_3_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.770</td>
</tr>
<tr>
<td>14</td>
<td>30.073</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_4_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.770</td>
</tr>
<tr>
<td>15</td>
<td>30.073</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_5_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.770</td>
</tr>
<tr>
<td>16</td>
<td>30.078</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_6_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.765</td>
</tr>
<tr>
<td>17</td>
<td>30.078</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_7_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.765</td>
</tr>
<tr>
<td>18</td>
<td>30.078</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_8_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.765</td>
</tr>
<tr>
<td>19</td>
<td>30.078</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_9_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.765</td>
</tr>
<tr>
<td>20</td>
<td>30.115</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_0_s1/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.727</td>
</tr>
<tr>
<td>21</td>
<td>30.115</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_0_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.727</td>
</tr>
<tr>
<td>22</td>
<td>30.231</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_1_s0/CE</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.611</td>
</tr>
<tr>
<td>23</td>
<td>30.231</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_2_s0/CE</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.611</td>
</tr>
<tr>
<td>24</td>
<td>30.231</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_3_s0/CE</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.611</td>
</tr>
<tr>
<td>25</td>
<td>30.231</td>
<td>top/u_display_cnt/counter_x_3_s0/Q</td>
<td>top/u_display_cnt/pos_y_4_s0/CE</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.611</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>top/u_display_cnt/pos_y_0_s1/Q</td>
<td>top/u_display_cnt/pos_y_0_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>top/u_display_cnt/counter_x_0_s0/Q</td>
<td>top/u_display_cnt/counter_x_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.730</td>
<td>top/u_display_cnt/counter_y_2_s0/Q</td>
<td>top/u_display_cnt/counter_y_2_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>4</td>
<td>0.730</td>
<td>top/u_display_cnt/counter_y_6_s0/Q</td>
<td>top/u_display_cnt/counter_y_6_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>5</td>
<td>0.730</td>
<td>top/u_display_cnt/counter_y_8_s0/Q</td>
<td>top/u_display_cnt/counter_y_8_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>top/u_display_cnt/pos_x_6_s0/Q</td>
<td>top/u_display_cnt/pos_x_6_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>top/u_display_cnt/pos_x_8_s0/Q</td>
<td>top/u_display_cnt/pos_x_8_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>top/u_display_cnt/counter_x_2_s0/Q</td>
<td>top/u_display_cnt/counter_x_2_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.731</td>
<td>top/u_display_cnt/pos_y_2_s0/Q</td>
<td>top/u_display_cnt/pos_y_2_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>10</td>
<td>0.731</td>
<td>top/u_display_cnt/pos_y_8_s0/Q</td>
<td>top/u_display_cnt/pos_y_8_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>11</td>
<td>0.731</td>
<td>top/u_display_cnt/pos_x_2_s0/Q</td>
<td>top/u_display_cnt/pos_x_2_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>12</td>
<td>0.732</td>
<td>top/u_display_cnt/pos_y_6_s0/Q</td>
<td>top/u_display_cnt/pos_y_6_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>13</td>
<td>0.732</td>
<td>top/u_display_cnt/counter_x_6_s0/Q</td>
<td>top/u_display_cnt/counter_x_6_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>14</td>
<td>0.732</td>
<td>top/u_display_cnt/counter_x_8_s0/Q</td>
<td>top/u_display_cnt/counter_x_8_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>15</td>
<td>0.853</td>
<td>top/u_display_cnt/pos_y_1_s0/Q</td>
<td>top/u_display_cnt/pos_y_1_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>16</td>
<td>0.853</td>
<td>top/u_display_cnt/counter_y_1_s0/Q</td>
<td>top/u_display_cnt/counter_y_1_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>17</td>
<td>0.853</td>
<td>top/u_display_cnt/pos_x_1_s0/Q</td>
<td>top/u_display_cnt/pos_x_1_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>18</td>
<td>0.854</td>
<td>top/u_display_cnt/counter_x_1_s0/Q</td>
<td>top/u_display_cnt/counter_x_1_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>19</td>
<td>0.892</td>
<td>top/u_display_cnt/pos_x_0_s0/Q</td>
<td>top/u_display_cnt/pos_x_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>20</td>
<td>0.893</td>
<td>top/u_display_cnt/counter_y_0_s0/Q</td>
<td>top/u_display_cnt/counter_y_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>21</td>
<td>0.962</td>
<td>top/u_display_cnt/pos_x_5_s0/Q</td>
<td>top/u_display_cnt/pos_x_5_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>22</td>
<td>0.965</td>
<td>top/u_display_cnt/pos_y_9_s0/Q</td>
<td>top/u_display_cnt/pos_y_9_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>23</td>
<td>0.965</td>
<td>top/u_display_cnt/counter_y_3_s0/Q</td>
<td>top/u_display_cnt/counter_y_3_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>24</td>
<td>0.965</td>
<td>top/u_display_cnt/counter_y_4_s0/Q</td>
<td>top/u_display_cnt/counter_y_4_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>25</td>
<td>0.965</td>
<td>top/u_display_cnt/pos_x_9_s0/Q</td>
<td>top/u_display_cnt/pos_x_9_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/counter_x_8_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/counter_x_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/counter_x_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/pos_x_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/pos_y_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/pos_y_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/pos_x_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/counter_y_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/counter_y_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>11.135</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>top/u_display_cnt/counter_y_1_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>top/u_display_cnt/counter_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 35.784%; route: 6.325, 59.877%; tC2Q: 0.458, 4.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>11.135</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>top/u_display_cnt/counter_y_2_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>top/u_display_cnt/counter_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 35.784%; route: 6.325, 59.877%; tC2Q: 0.458, 4.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>11.135</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>top/u_display_cnt/counter_y_3_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>top/u_display_cnt/counter_y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 35.784%; route: 6.325, 59.877%; tC2Q: 0.458, 4.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>11.135</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td>top/u_display_cnt/counter_y_4_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[2][A]</td>
<td>top/u_display_cnt/counter_y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 35.784%; route: 6.325, 59.877%; tC2Q: 0.458, 4.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>11.135</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[2][B]</td>
<td>top/u_display_cnt/counter_y_5_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C26[2][B]</td>
<td>top/u_display_cnt/counter_y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 35.784%; route: 6.325, 59.877%; tC2Q: 0.458, 4.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>10.759</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>top/u_display_cnt/counter_y_6_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>top/u_display_cnt/counter_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 37.108%; route: 5.948, 58.393%; tC2Q: 0.458, 4.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>10.759</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>top/u_display_cnt/counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>top/u_display_cnt/counter_y_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 37.108%; route: 5.948, 58.393%; tC2Q: 0.458, 4.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>10.759</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>top/u_display_cnt/counter_y_8_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>top/u_display_cnt/counter_y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 37.108%; route: 5.948, 58.393%; tC2Q: 0.458, 4.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>10.759</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>top/u_display_cnt/counter_y_9_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>top/u_display_cnt/counter_y_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 37.108%; route: 5.948, 58.393%; tC2Q: 0.458, 4.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>top/u_display_cnt/n115_s3/I2</td>
</tr>
<tr>
<td>9.999</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n115_s3/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>top/u_display_cnt/pos_y_0_s1/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>top/u_display_cnt/pos_y_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 40.501%; route: 5.151, 54.637%; tC2Q: 0.458, 4.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>top/u_display_cnt/pos_y_1_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>top/u_display_cnt/pos_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.691%; route: 5.531, 56.617%; tC2Q: 0.458, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>top/u_display_cnt/pos_y_2_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>top/u_display_cnt/pos_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.691%; route: 5.531, 56.617%; tC2Q: 0.458, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>top/u_display_cnt/pos_y_3_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>top/u_display_cnt/pos_y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.691%; route: 5.531, 56.617%; tC2Q: 0.458, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>top/u_display_cnt/pos_y_4_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>top/u_display_cnt/pos_y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.691%; route: 5.531, 56.617%; tC2Q: 0.458, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.342</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td>top/u_display_cnt/pos_y_5_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[2][B]</td>
<td>top/u_display_cnt/pos_y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.691%; route: 5.531, 56.617%; tC2Q: 0.458, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.337</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>top/u_display_cnt/pos_y_6_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>top/u_display_cnt/pos_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.710%; route: 5.527, 56.597%; tC2Q: 0.458, 4.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.337</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>top/u_display_cnt/pos_y_7_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>top/u_display_cnt/pos_y_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.710%; route: 5.527, 56.597%; tC2Q: 0.458, 4.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.337</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>top/u_display_cnt/pos_y_8_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>top/u_display_cnt/pos_y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.710%; route: 5.527, 56.597%; tC2Q: 0.458, 4.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.337</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>top/u_display_cnt/pos_y_9_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>top/u_display_cnt/pos_y_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.710%; route: 5.527, 56.597%; tC2Q: 0.458, 4.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>top/u_display_cnt/n116_s1/I1</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n116_s1/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>top/u_display_cnt/pos_y_0_s1/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>top/u_display_cnt/pos_y_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.860%; route: 5.489, 56.428%; tC2Q: 0.458, 4.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.900</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][A]</td>
<td>top/u_display_cnt/n126_s1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C30[3][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n126_s1/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>top/u_display_cnt/counter_y_0_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>top/u_display_cnt/counter_y_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 38.860%; route: 5.489, 56.428%; tC2Q: 0.458, 4.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.402</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>top/u_display_cnt/n253_s5/I1</td>
</tr>
<tr>
<td>9.463</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n253_s5/F</td>
</tr>
<tr>
<td>10.183</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>top/u_display_cnt/pos_y_1_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>top/u_display_cnt/pos_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 39.329%; route: 5.373, 55.902%; tC2Q: 0.458, 4.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.402</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>top/u_display_cnt/n253_s5/I1</td>
</tr>
<tr>
<td>9.463</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n253_s5/F</td>
</tr>
<tr>
<td>10.183</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>top/u_display_cnt/pos_y_2_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>top/u_display_cnt/pos_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 39.329%; route: 5.373, 55.902%; tC2Q: 0.458, 4.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.402</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>top/u_display_cnt/n253_s5/I1</td>
</tr>
<tr>
<td>9.463</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n253_s5/F</td>
</tr>
<tr>
<td>10.183</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>top/u_display_cnt/pos_y_3_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[1][B]</td>
<td>top/u_display_cnt/pos_y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 39.329%; route: 5.373, 55.902%; tC2Q: 0.458, 4.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_3_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td>top/u_display_cnt/n89_s11/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s11/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][B]</td>
<td>top/u_display_cnt/n89_s9/I0</td>
</tr>
<tr>
<td>4.834</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C22[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s9/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][B]</td>
<td>top/u_display_cnt/n89_s7/I3</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R22C25[3][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n89_s7/F</td>
</tr>
<tr>
<td>8.402</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>top/u_display_cnt/n253_s5/I1</td>
</tr>
<tr>
<td>9.463</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n253_s5/F</td>
</tr>
<tr>
<td>10.183</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>top/u_display_cnt/pos_y_4_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>top/u_display_cnt/pos_y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.780, 39.329%; route: 5.373, 55.902%; tC2Q: 0.458, 4.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_y_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>top/u_display_cnt/pos_y_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_0_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>top/u_display_cnt/n115_s3/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n115_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>top/u_display_cnt/pos_y_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>top/u_display_cnt/pos_y_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>top/u_display_cnt/counter_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>top/u_display_cnt/n16_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n16_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>top/u_display_cnt/counter_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>top/u_display_cnt/counter_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>top/u_display_cnt/counter_y_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C26[1][A]</td>
<td>top/u_display_cnt/n99_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n99_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>top/u_display_cnt/counter_y_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>top/u_display_cnt/counter_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_y_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>top/u_display_cnt/counter_y_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[0][A]</td>
<td>top/u_display_cnt/n95_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n95_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>top/u_display_cnt/counter_y_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>top/u_display_cnt/counter_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_y_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>top/u_display_cnt/counter_y_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>top/u_display_cnt/n93_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n93_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>top/u_display_cnt/counter_y_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>top/u_display_cnt/counter_y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>top/u_display_cnt/pos_x_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td>top/u_display_cnt/n24_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n24_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>top/u_display_cnt/pos_x_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>top/u_display_cnt/pos_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td>top/u_display_cnt/pos_x_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C25[1][A]</td>
<td>top/u_display_cnt/n22_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n22_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td>top/u_display_cnt/pos_x_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[1][A]</td>
<td>top/u_display_cnt/pos_x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>top/u_display_cnt/counter_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>top/u_display_cnt/n14_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n14_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>top/u_display_cnt/counter_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>top/u_display_cnt/counter_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>top/u_display_cnt/pos_y_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_2_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>top/u_display_cnt/n113_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n113_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>top/u_display_cnt/pos_y_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>top/u_display_cnt/pos_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_y_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>top/u_display_cnt/pos_y_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_8_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>top/u_display_cnt/n107_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n107_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>top/u_display_cnt/pos_y_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>top/u_display_cnt/pos_y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>top/u_display_cnt/pos_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_2_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td>top/u_display_cnt/n28_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n28_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>top/u_display_cnt/pos_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>top/u_display_cnt/pos_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_y_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>top/u_display_cnt/pos_y_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_6_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>top/u_display_cnt/n109_s/I1</td>
</tr>
<tr>
<td>1.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n109_s/SUM</td>
</tr>
<tr>
<td>1.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>top/u_display_cnt/pos_y_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>top/u_display_cnt/pos_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>top/u_display_cnt/counter_x_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_6_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>top/u_display_cnt/n10_s/I1</td>
</tr>
<tr>
<td>1.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n10_s/SUM</td>
</tr>
<tr>
<td>1.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>top/u_display_cnt/counter_x_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>top/u_display_cnt/counter_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>top/u_display_cnt/counter_x_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_8_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td>top/u_display_cnt/n8_s/I1</td>
</tr>
<tr>
<td>1.245</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n8_s/SUM</td>
</tr>
<tr>
<td>1.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>top/u_display_cnt/counter_x_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>top/u_display_cnt/counter_x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>top/u_display_cnt/pos_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>top/u_display_cnt/n114_s/I0</td>
</tr>
<tr>
<td>1.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n114_s/SUM</td>
</tr>
<tr>
<td>1.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>top/u_display_cnt/pos_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>top/u_display_cnt/pos_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>top/u_display_cnt/counter_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C26[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C26[0][B]</td>
<td>top/u_display_cnt/n100_s/I0</td>
</tr>
<tr>
<td>1.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n100_s/SUM</td>
</tr>
<tr>
<td>1.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>top/u_display_cnt/counter_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C26[0][B]</td>
<td>top/u_display_cnt/counter_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_x_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_x_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>top/u_display_cnt/pos_x_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[0][B]</td>
<td>top/u_display_cnt/n29_s/I0</td>
</tr>
<tr>
<td>1.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n29_s/SUM</td>
</tr>
<tr>
<td>1.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>top/u_display_cnt/pos_x_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>top/u_display_cnt/pos_x_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_x_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_x_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>top/u_display_cnt/counter_x_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C22[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>top/u_display_cnt/n15_s/I0</td>
</tr>
<tr>
<td>1.367</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n15_s/SUM</td>
</tr>
<tr>
<td>1.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_x_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>top/u_display_cnt/counter_x_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[0][B]</td>
<td>top/u_display_cnt/counter_x_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>top/u_display_cnt/pos_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>top/u_display_cnt/n30_s2/I0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n30_s2/F</td>
</tr>
<tr>
<td>1.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>top/u_display_cnt/pos_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>top/u_display_cnt/pos_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_y_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>top/u_display_cnt/counter_y_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>top/u_display_cnt/n101_s2/I0</td>
</tr>
<tr>
<td>1.406</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n101_s2/F</td>
</tr>
<tr>
<td>1.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>top/u_display_cnt/counter_y_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[2][A]</td>
<td>top/u_display_cnt/counter_y_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_x_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td>top/u_display_cnt/pos_x_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_5_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C24[2][B]</td>
<td>top/u_display_cnt/n25_s/I1</td>
</tr>
<tr>
<td>1.475</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n25_s/SUM</td>
</tr>
<tr>
<td>1.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][B]</td>
<td>top/u_display_cnt/pos_x_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[2][B]</td>
<td>top/u_display_cnt/pos_x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_y_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_y_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>top/u_display_cnt/pos_y_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C29[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_9_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>top/u_display_cnt/n106_s/I1</td>
</tr>
<tr>
<td>1.478</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n106_s/SUM</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_y_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>top/u_display_cnt/pos_y_9_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>top/u_display_cnt/pos_y_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_y_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>top/u_display_cnt/counter_y_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C26[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_3_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C26[1][B]</td>
<td>top/u_display_cnt/n98_s/I1</td>
</tr>
<tr>
<td>1.478</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n98_s/SUM</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>top/u_display_cnt/counter_y_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C26[1][B]</td>
<td>top/u_display_cnt/counter_y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/counter_y_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/counter_y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td>top/u_display_cnt/counter_y_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C26[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_4_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C26[2][A]</td>
<td>top/u_display_cnt/n97_s/I1</td>
</tr>
<tr>
<td>1.478</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n97_s/SUM</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td style=" font-weight:bold;">top/u_display_cnt/counter_y_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C26[2][A]</td>
<td>top/u_display_cnt/counter_y_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C26[2][A]</td>
<td>top/u_display_cnt/counter_y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/u_display_cnt/pos_x_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/u_display_cnt/pos_x_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td>top/u_display_cnt/pos_x_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_9_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C25[1][B]</td>
<td>top/u_display_cnt/n21_s/I1</td>
</tr>
<tr>
<td>1.478</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" background: #97FFFF;">top/u_display_cnt/n21_s/SUM</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td style=" font-weight:bold;">top/u_display_cnt/pos_x_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[1][B]</td>
<td>top/u_display_cnt/pos_x_9_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[1][B]</td>
<td>top/u_display_cnt/pos_x_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/counter_x_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/counter_x_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/counter_x_8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/counter_x_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/counter_x_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/counter_x_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/counter_x_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/counter_x_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/counter_x_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/pos_x_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/pos_x_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/pos_x_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/pos_y_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/pos_y_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/pos_y_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/pos_y_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/pos_y_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/pos_y_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/pos_x_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/pos_x_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/pos_x_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/counter_y_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/counter_y_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/counter_y_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/counter_y_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/counter_y_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/counter_y_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/u_display_cnt/counter_x_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>top/u_display_cnt/counter_x_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>43</td>
<td>clk25MHz</td>
<td>29.279</td>
<td>0.257</td>
</tr>
<tr>
<td>14</td>
<td>n89_10</td>
<td>29.279</td>
<td>1.801</td>
</tr>
<tr>
<td>11</td>
<td>n42_4</td>
<td>31.405</td>
<td>1.481</td>
</tr>
<tr>
<td>10</td>
<td>n31_4</td>
<td>31.405</td>
<td>0.499</td>
</tr>
<tr>
<td>10</td>
<td>n126_4</td>
<td>29.279</td>
<td>1.313</td>
</tr>
<tr>
<td>10</td>
<td>n116_4</td>
<td>30.073</td>
<td>0.505</td>
</tr>
<tr>
<td>10</td>
<td>n5_56</td>
<td>32.596</td>
<td>0.846</td>
</tr>
<tr>
<td>9</td>
<td>n253_10</td>
<td>30.231</td>
<td>0.846</td>
</tr>
<tr>
<td>8</td>
<td>pos_y_Z[6]</td>
<td>32.071</td>
<td>1.817</td>
</tr>
<tr>
<td>8</td>
<td>pos_y_Z[3]</td>
<td>32.823</td>
<td>1.165</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C25</td>
<td>73.61%</td>
</tr>
<tr>
<td>R22C22</td>
<td>70.83%</td>
</tr>
<tr>
<td>R22C24</td>
<td>70.83%</td>
</tr>
<tr>
<td>R22C28</td>
<td>69.44%</td>
</tr>
<tr>
<td>R22C26</td>
<td>68.06%</td>
</tr>
<tr>
<td>R22C29</td>
<td>63.89%</td>
</tr>
<tr>
<td>R22C23</td>
<td>62.50%</td>
</tr>
<tr>
<td>R22C27</td>
<td>61.11%</td>
</tr>
<tr>
<td>R22C21</td>
<td>50.00%</td>
</tr>
<tr>
<td>R22C30</td>
<td>44.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
