#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000fc2ce0 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v00000000010975a0_0 .net "bsy", 0 0, v0000000000fea520_0;  1 drivers
v0000000001097e60_0 .var "ctrl", 1 0;
v0000000001098b80_0 .net "dout", 31 0, v0000000000feb380_0;  1 drivers
v00000000010976e0_0 .var "g_hclk_es1", 0 0;
v0000000001097dc0_0 .var "haddr_reg", 31 0;
v0000000001098cc0_0 .var "hreset_n", 0 0;
v0000000001098c20_0 .var "n", 31 0;
v0000000001097780_0 .var "pdm_clk", 0 0;
v00000000010989a0 .array "pdm_data", 1536000 0, 0 0;
v0000000001097b40_0 .var "pdm_signal", 0 0;
S_0000000000fc2e70 .scope begin, "clk_100MHz" "clk_100MHz" 2 28, 2 28 0, S_0000000000fc2ce0;
 .timescale -9 -12;
S_0000000000fc3000 .scope begin, "clk_1_5MHz" "clk_1_5MHz" 2 44, 2 44 0, S_0000000000fc2ce0;
 .timescale -9 -12;
S_0000000001002820 .scope module, "pdm" "pdm_m" 2 17, 3 2 0, S_0000000000fc2ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "AHBclk";
    .port_info 1 /INPUT 1 "PDMclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 1 "pdm_signal";
    .port_info 6 /OUTPUT 32 "dout";
    .port_info 7 /OUTPUT 1 "bsy";
v0000000001099120_0 .net "AHBclk", 0 0, v00000000010976e0_0;  1 drivers
v0000000001099260_0 .net "PDMclk", 0 0, v0000000001097780_0;  1 drivers
v0000000001098040_0 .net "RW", 0 0, v0000000000feb2e0_0;  1 drivers
v00000000010980e0_0 .net *"_ivl_3", 15 0, L_0000000001097c80;  1 drivers
v0000000001099300_0 .net "addr", 31 0, v0000000001097dc0_0;  1 drivers
v0000000001098860_0 .net "bsy", 0 0, v0000000000fea520_0;  alias, 1 drivers
v0000000001097640_0 .net "ctrl", 1 0, v0000000001097e60_0;  1 drivers
v0000000001097460_0 .net "dout", 31 0, v0000000000feb380_0;  alias, 1 drivers
v0000000001098ea0_0 .net "memory_idx", 15 0, v0000000000fea840_0;  1 drivers
v00000000010978c0_0 .net "pdm_array", 31 0, v0000000001097aa0_0;  1 drivers
v0000000001098540_0 .net "pdm_signal", 0 0, v0000000001097b40_0;  1 drivers
v0000000001097500_0 .net "rst", 0 0, v0000000001098cc0_0;  1 drivers
L_0000000001097960 .functor MUXZ 1, v00000000010976e0_0, v0000000001097780_0, v0000000000fea520_0, C4<>;
L_0000000001097c80 .part v0000000001097dc0_0, 2, 16;
L_0000000001099080 .functor MUXZ 16, L_0000000001097c80, v0000000000fea840_0, v0000000000fea520_0, C4<>;
S_00000000010029b0 .scope module, "buff_m" "dbuf" 3 33, 4 1 0, S_0000000001002820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 16 "didx";
    .port_info 3 /INPUT 1 "RW";
    .port_info 4 /OUTPUT 32 "di";
P_0000000000fedd10 .param/l "Idle" 0 5 1, +C4<00000000000000000000000000000000>;
P_0000000000fedd48 .param/l "Shift" 0 5 2, +C4<00000000000000000000000000000001>;
P_0000000000fedd80 .param/l "bound" 0 5 5, +C4<00000000000000001011101101111111>;
v0000000000fead40_0 .array/port v0000000000fead40, 0;
L_0000000001003510 .functor BUFZ 32, v0000000000fead40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000fead40_1 .array/port v0000000000fead40, 1;
L_0000000001003580 .functor BUFZ 32, v0000000000fead40_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000feb240_0 .net "RW", 0 0, v0000000000feb2e0_0;  alias, 1 drivers
v0000000000fea8e0_0 .net "clk", 0 0, L_0000000001097960;  1 drivers
v0000000000feb380_0 .var "di", 31 0;
v0000000000feb060_0 .net "didx", 15 0, L_0000000001099080;  1 drivers
v0000000000fea980_0 .net "din", 31 0, v0000000001097aa0_0;  alias, 1 drivers
v0000000000fead40 .array "mem", 47999 0, 31 0;
v0000000000feade0_0 .net "mem0", 31 0, L_0000000001003510;  1 drivers
v0000000000fea660_0 .net "mem1", 31 0, L_0000000001003580;  1 drivers
E_0000000000fe8880 .event posedge, v0000000000fea8e0_0;
S_0000000001002b40 .scope module, "ctrl_m" "sysctrl" 3 21, 6 1 0, S_0000000001002820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ahb_clk";
    .port_info 1 /INPUT 1 "pdm_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /INPUT 1 "pdm_signal";
    .port_info 5 /OUTPUT 32 "pdm";
    .port_info 6 /OUTPUT 1 "RW";
    .port_info 7 /OUTPUT 16 "didx";
    .port_info 8 /OUTPUT 1 "bsy";
P_0000000000fff1b0 .param/l "Idle" 0 5 1, +C4<00000000000000000000000000000000>;
P_0000000000fff1e8 .param/l "Shift" 0 5 2, +C4<00000000000000000000000000000001>;
P_0000000000fff220 .param/l "bound" 0 5 5, +C4<00000000000000001011101101111111>;
v0000000000feae80_0 .var "CS", 0 0;
v0000000000feafc0_0 .var "NS", 0 0;
v0000000000feb2e0_0 .var "RW", 0 0;
v0000000000feb420_0 .net "ahb_clk", 0 0, v00000000010976e0_0;  alias, 1 drivers
v0000000000fea520_0 .var "bsy", 0 0;
v0000000000feaa20_0 .var "cnt_en", 0 0;
v0000000000fea7a0_0 .var "counter", 5 0;
v0000000000feaac0_0 .net "ctrl", 1 0, v0000000001097e60_0;  alias, 1 drivers
v0000000000fea840_0 .var "didx", 15 0;
v0000000001097aa0_0 .var "pdm", 31 0;
v0000000001098400_0 .net "pdm_clk", 0 0, v0000000001097780_0;  alias, 1 drivers
v0000000001098900_0 .net "pdm_signal", 0 0, v0000000001097b40_0;  alias, 1 drivers
v0000000001097a00_0 .net "rst", 0 0, v0000000001098cc0_0;  alias, 1 drivers
E_0000000000fe8c80/0 .event negedge, v0000000001097a00_0;
E_0000000000fe8c80/1 .event posedge, v0000000001098400_0;
E_0000000000fe8c80 .event/or E_0000000000fe8c80/0, E_0000000000fe8c80/1;
E_0000000000fe8d00 .event edge, v0000000000feae80_0;
E_0000000000fe9200 .event edge, v0000000000feae80_0, v0000000000fea840_0;
E_0000000000fe91c0/0 .event negedge, v0000000001097a00_0;
E_0000000000fe91c0/1 .event posedge, v0000000000feb420_0;
E_0000000000fe91c0 .event/or E_0000000000fe91c0/0, E_0000000000fe91c0/1;
    .scope S_0000000001002b40;
T_0 ;
    %wait E_0000000000fe91c0;
    %load/vec4 v0000000001097a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000feae80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000feafc0_0;
    %assign/vec4 v0000000000feae80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001002b40;
T_1 ;
    %wait E_0000000000fe9200;
    %load/vec4 v0000000000feae80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000feafc0_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000feafc0_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0000000000fea840_0;
    %pad/u 32;
    %cmpi/e 47999, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000feafc0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000feafc0_0, 0, 1;
T_1.5 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001002b40;
T_2 ;
    %wait E_0000000000fe8c80;
    %load/vec4 v0000000001097a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001097aa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000fea7a0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000feaac0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001097aa0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000feaa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000000001097aa0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0000000001098900_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001097aa0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001002b40;
T_3 ;
    %wait E_0000000000fe8d00;
    %load/vec4 v0000000000feae80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000feb2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000feaa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fea520_0, 0, 1;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000feb2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000feaa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fea520_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000feb2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000feaa20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fea520_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000001002b40;
T_4 ;
    %wait E_0000000000fe8c80;
    %load/vec4 v0000000001097a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000000fea7a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000fea7a0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000feaac0_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000000fea7a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000feaa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000000000fea7a0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0000000000fea7a0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001002b40;
T_5 ;
    %wait E_0000000000fe8c80;
    %load/vec4 v0000000001097a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fea840_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000feaac0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000fea840_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000fea7a0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0000000000fea840_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000000fea840_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000010029b0;
T_6 ;
    %wait E_0000000000fe8880;
    %load/vec4 v0000000000feb240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000000fea980_0;
    %load/vec4 v0000000000feb060_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000fead40, 0, 4;
T_6.0 ;
    %load/vec4 v0000000000feb240_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0000000000fea980_0;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0000000000feb060_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000000fead40, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %assign/vec4 v0000000000feb380_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000fc2ce0;
T_7 ;
    %fork t_1, S_0000000000fc2e70;
    %jmp t_0;
    .scope S_0000000000fc2e70;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010976e0_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v00000000010976e0_0;
    %inv;
    %assign/vec4 v00000000010976e0_0, 0;
    %jmp T_7.0;
    %end;
    .scope S_0000000000fc2ce0;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0000000000fc2ce0;
T_8 ;
    %delay 1332000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001098c20_0, 0, 32;
T_8.0 ;
    %delay 666000, 0;
    %load/vec4 v0000000001098c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001098c20_0, 0, 32;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000000000fc2ce0;
T_9 ;
    %fork t_3, S_0000000000fc3000;
    %jmp t_2;
    .scope S_0000000000fc3000;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001097780_0, 0, 1;
    %delay 1332000, 0;
T_9.0 ;
    %delay 333000, 0;
    %load/vec4 v0000000001097780_0;
    %inv;
    %assign/vec4 v0000000001097780_0, 0;
    %ix/getv 4, v0000000001098c20_0;
    %load/vec4a v00000000010989a0, 4;
    %assign/vec4 v0000000001097b40_0, 0;
    %load/vec4 v0000000001098c20_0;
    %cmpi/e 500, 0, 32;
    %jmp/0xz  T_9.1, 4;
    %vpi_call 2 54 "$finish" {0 0 0};
T_9.1 ;
    %jmp T_9.0;
    %end;
    .scope S_0000000000fc2ce0;
t_2 %join;
    %end;
    .thread T_9;
    .scope S_0000000000fc2ce0;
T_10 ;
    %vpi_call 2 61 "$readmemb", "pdm.txt", v00000000010989a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001098cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001097780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010976e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001097e60_0, 0, 2;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000000001097dc0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001098cc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001098cc0_0, 0, 1;
    %delay 666000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000001097e60_0, 0, 2;
    %delay 666000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001097e60_0, 0, 2;
    %delay 666000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001097e60_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0000000000fc2ce0;
T_11 ;
    %vpi_call 2 87 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb.v";
    "pdm.v";
    "dbuf.v";
    "./Param.v";
    "sysctrl.v";
