
---------- Begin Simulation Statistics ----------
final_tick                                  979086680                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134981                       # Simulator instruction rate (inst/s)
host_mem_usage                               33896228                       # Number of bytes of host memory used
host_op_rate                                   237551                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.34                       # Real time elapsed on the host
host_tick_rate                               56467203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2340426                       # Number of instructions simulated
sim_ops                                       4118905                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000979                       # Number of seconds simulated
sim_ticks                                   979086680                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               485419                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29357                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            807461                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             326824                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          485419                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           158595                       # Number of indirect misses.
system.cpu.branchPred.lookups                  880719                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       328279                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        45784                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          255                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           76                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        58961                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1         5049                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         5965                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3         3472                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        10553                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5         5614                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         5054                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         5329                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         9057                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         7076                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10        13586                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11        62353                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         2221                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         1748                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         1011                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       176711                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1506                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        31444                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        14536                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        17781                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         5328                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5         9546                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         5402                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         7581                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         5551                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         8610                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         5114                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         7789                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12        73387                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       180639                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          619                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         8198                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   28974                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15384                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2978420                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2367124                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             29360                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     401484                       # Number of branches committed
system.cpu.commit.bw_lim_events                238853                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3397053                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2340426                       # Number of instructions committed
system.cpu.commit.committedOps                4118905                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2946516                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.397890                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.436133                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1889859     64.14%     64.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       258822      8.78%     72.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       112242      3.81%     76.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       258313      8.77%     85.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        48019      1.63%     87.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       101670      3.45%     90.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        21756      0.74%     91.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16982      0.58%     91.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       238853      8.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2946516                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      92461                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13712                       # Number of function calls committed.
system.cpu.commit.int_insts                   4047991                       # Number of committed integer instructions.
system.cpu.commit.loads                        554392                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22495      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3231420     78.45%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4368      0.11%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37703      0.92%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3657      0.09%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.15%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14325      0.35%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           15282      0.37%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          13478      0.33%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          533080     12.94%     94.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200522      4.87%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21312      0.52%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12623      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4118905                       # Class of committed instruction
system.cpu.commit.refs                         767537                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2340426                       # Number of Instructions Simulated
system.cpu.committedOps                       4118905                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.462717                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.462717                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1659364                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                7887859                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   295457                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1135987                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  29461                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                219944                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                151247                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      812051                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          6309                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      289647                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1181                       # TLB misses on write requests
system.cpu.fetch.Branches                      880719                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1411205                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3092618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2285                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4795528                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           64                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1014                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   58922                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.257266                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             148343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             355798                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.400816                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3271516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.658948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.056181                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1498233     45.80%     45.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   225905      6.91%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   121151      3.70%     56.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   300979      9.20%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   166909      5.10%     70.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   170031      5.20%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   171567      5.24%     81.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   153473      4.69%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   463268     14.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3271516                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    212188                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   123608                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::(0)        228517146                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)        220627550                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)         18344040                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(1)         18344898                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(2)         18343754                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(3)         18342324                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(4)         18342324                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(5)         18339464                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(6)         18344040                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(7)         18343468                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(8)         18342038                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(9)         18345184                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(10)        18341466                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(11)        18339464                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)         18341466                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)          6523374                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(1)          6525662                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(2)          6527950                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(3)          6525090                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(4)          6526234                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(5)          6527378                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(6)          6522516                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(7)          6525376                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(8)          6522802                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(9)          6526234                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(10)         6524232                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(11)         6523374                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)        216930142                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)        215867080                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(1)        215547618                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(2)        215703202                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)          6525376                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1636472266                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          151865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                56669                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   508072                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.676936                       # Inst execution rate
system.cpu.iew.exec_refs                      1105210                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     289482                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  897326                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                909775                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1177                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             34669                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               326858                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6640396                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                815728                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26568                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5740791                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3747                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 23719                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  29461                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 34332                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            99175                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          839                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       355380                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       113709                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            255                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46986                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9683                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7926524                       # num instructions consuming a value
system.cpu.iew.wb_count                       5691536                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563476                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4466403                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.662548                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5714285                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8442274                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4845902                       # number of integer regfile writes
system.cpu.ipc                               0.683659                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.683659                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             45428      0.79%      0.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4454737     77.24%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4691      0.08%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42188      0.73%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8527      0.15%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1216      0.02%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8843      0.15%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27094      0.47%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   13      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                25274      0.44%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               15521      0.27%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3485      0.06%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               787140     13.65%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              276542      4.79%     98.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           46615      0.81%     99.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          20053      0.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5767367                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  176985                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              339780                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       152370                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             397909                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      116016                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020116                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   99116     85.43%     85.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    389      0.34%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     123      0.11%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4193      3.61%     89.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   530      0.46%     89.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     14      0.01%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1714      1.48%     91.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   8753      7.54%     98.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1151      0.99%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   33      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5660970                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           14600661                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5539166                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           8764190                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6638612                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5767367                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1784                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2521458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18183                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1042                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3479466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3271516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.762903                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.421666                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1828986     55.91%     55.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173364      5.30%     61.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              251824      7.70%     68.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              248847      7.61%     76.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              196959      6.02%     82.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              178349      5.45%     87.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              188816      5.77%     93.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              103631      3.17%     96.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              100740      3.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3271516                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.684699                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1411298                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           348                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             50193                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28014                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               909775                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              326858                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2249971                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.mmucache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.mmucache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.mmucache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.mmucache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.mmucache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu.numCycles                          3423381                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                 1316087                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5529470                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents            63703                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 119398                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   401517                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                 19510                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19939475                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                7746818                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10047225                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1170258                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  83075                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  29461                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                312804                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4517656                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            501107                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         11885094                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          41389                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                947                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    653179                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            931                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     10223621                       # The number of ROB reads
system.cpu.rob.rob_writes                    15360314                       # The number of ROB writes
system.cpu.timesIdled                             935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        20738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           42                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          42496                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               42                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests          296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests          12290                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l3cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10465                       # Transaction distribution
system.membus.trans_dist::CleanEvict              247                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1520                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1520                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10465                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_cntrls1.port        24217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        24217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_cntrls1.port       767040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       767040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  767040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11985                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3498352                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9487574                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.l2bus.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               19415                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          3738                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             17302                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2345                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2345                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          19415                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6559                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        57696                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   64255                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       150784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1477952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1628736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               307                       # Total snoops (count)
system.l2bus.snoopTraffic                        3136                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              22066                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002810                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.052934                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    22004     99.72%     99.72% # Request fanout histogram
system.l2bus.snoop_fanout::1                       62      0.28%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                22066                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             13209482                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            11098230                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1349061                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           286                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_cntrls1.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.mem_cntrls1.bytes_read::.cpu.inst       131648                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.cpu.data       635392                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::total           767040                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_inst_read::.cpu.inst       131648                       # Number of instructions bytes read from this memory
system.mem_cntrls1.bytes_inst_read::total       131648                       # Number of instructions bytes read from this memory
system.mem_cntrls1.num_reads::.cpu.inst          2057                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.cpu.data          9928                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::total             11985                       # Number of read requests responded to by this memory
system.mem_cntrls1.bw_read::.cpu.inst       134460005                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.cpu.data       648963992                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::total           783423997                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_inst_read::.cpu.inst    134460005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_inst_read::total      134460005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu.inst      134460005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu.data      648963992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::total          783423997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.avgPriority_.cpu.inst::samples      2057.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.cpu.data::samples      9928.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_cntrls1.priorityMaxLatency    0.000000802236                       # per QoS priority maximum request to response latency (s)
system.mem_cntrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_cntrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_cntrls1.numStayReadState             24074                       # Number of times bus staying in READ state
system.mem_cntrls1.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_cntrls1.readReqs                     11985                       # Number of read requests accepted
system.mem_cntrls1.writeReqs                        0                       # Number of write requests accepted
system.mem_cntrls1.readBursts                   11985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrls1.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrls1.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrls1.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrls1.perBankRdBursts::0             419                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::1             418                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::2             503                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::3             593                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::4             404                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::5             342                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::6             281                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::7             433                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::8             419                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::9             396                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::10            368                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::11            356                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::12            384                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::13            507                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::14            469                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::15            470                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::16            400                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::17            332                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::18            375                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::19            323                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::20            197                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::21            300                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::22            325                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::23            243                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::24            350                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::25            408                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::26            403                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::27            290                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::28            230                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::29            377                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::30            295                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::31            375                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::16              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::17              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::18              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::19              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::20              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::21              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::22              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::23              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::24              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::25              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::26              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::27              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::28              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::29              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::30              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::31              0                       # Per bank write bursts
system.mem_cntrls1.avgRdQLen                     1.29                       # Average read queue length when enqueuing
system.mem_cntrls1.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_cntrls1.totQLat                  117087862                       # Total ticks spent queuing
system.mem_cntrls1.totBusLat                 39934020                       # Total ticks spent in databus transfers
system.mem_cntrls1.totMemAccLat             326729482                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrls1.avgQLat                    9769.53                       # Average queueing delay per DRAM burst
system.mem_cntrls1.avgBusLat                  3332.00                       # Average bus latency per DRAM burst
system.mem_cntrls1.avgMemAccLat              27261.53                       # Average memory access latency per DRAM burst
system.mem_cntrls1.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_cntrls1.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_cntrls1.readRowHits                   9201                       # Number of row buffer hits during reads
system.mem_cntrls1.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_cntrls1.readRowHitRate               76.77                       # Row buffer hit rate for reads
system.mem_cntrls1.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_cntrls1.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::6               11985                       # Read request sizes (log2)
system.mem_cntrls1.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_cntrls1.rdQLenPdf::0                  8551                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::1                  2329                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::2                   705                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::3                   343                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::4                    42                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::5                    10                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::6                     3                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::64                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::65                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::66                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::67                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::68                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::69                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::70                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::71                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::72                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::73                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::74                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::75                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::76                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::77                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::78                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::79                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::80                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::81                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::82                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::83                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::84                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::85                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::86                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::87                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::88                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::89                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::90                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::91                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::92                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::93                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::94                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::95                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::96                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::97                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::98                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::99                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::100                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::101                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::102                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::103                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::104                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::105                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::106                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::107                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::108                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::109                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::110                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::111                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::112                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::113                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::114                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::115                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::116                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::117                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::118                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::119                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::120                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::121                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::122                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::123                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::124                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::125                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::126                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::127                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.bytesPerActivate::samples         2768                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::mean   276.184971                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::gmean   169.560587                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::stdev   303.091047                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::0-127          960     34.68%     34.68% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::128-255          888     32.08%     66.76% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::256-383          274      9.90%     76.66% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::384-511          136      4.91%     81.58% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::512-639           88      3.18%     84.75% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::640-767           76      2.75%     87.50% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::768-895           49      1.77%     89.27% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::896-1023           34      1.23%     90.50% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::1024-1151          263      9.50%    100.00% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::total         2768                       # Bytes accessed per row activation
system.mem_cntrls1.bytesReadDRAM               767040                       # Total number of bytes read from DRAM
system.mem_cntrls1.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_cntrls1.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_cntrls1.bytesReadSys                767040                       # Total read bytes from the system interface side
system.mem_cntrls1.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_cntrls1.avgRdBW                     783.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrls1.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrls1.avgRdBWSys                  783.42                       # Average system read bandwidth in MiByte/s
system.mem_cntrls1.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_cntrls1.peakBW                    19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrls1.busUtil                       4.08                       # Data bus utilization in percentage
system.mem_cntrls1.busUtilRead                   4.08                       # Data bus utilization in percentage for reads
system.mem_cntrls1.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_cntrls1.totGap                   979017754                       # Total gap between requests
system.mem_cntrls1.avgGap                    81686.92                       # Average gap between requests
system.mem_cntrls1.masterReadBytes::.cpu.inst       131648                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.cpu.data       635392                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadRate::.cpu.inst 134460005.114153951406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.cpu.data 648963991.625338077545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadAccesses::.cpu.inst         2057                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.cpu.data         9928                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadTotalLat::.cpu.inst     51933098                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.cpu.data    274796384                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadAvgLat::.cpu.inst     25247.01                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.cpu.data     27678.93                       # Per-master read average memory access latency
system.mem_cntrls1.pageHitRate                  76.77                       # Row buffer hit rate, read and write combined
system.mem_cntrls1.rank1.actEnergy       4497240.384000                       # Energy for activate commands per rank (pJ)
system.mem_cntrls1.rank1.preEnergy       5945852.707200                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls1.rank1.readEnergy      21969592.646400                       # Energy for read commands per rank (pJ)
system.mem_cntrls1.rank1.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls1.rank1.refreshEnergy   173172203.400001                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls1.rank1.actBackEnergy   761385795.811201                       # Energy for active background per rank (pJ)
system.mem_cntrls1.rank1.preBackEnergy   54128643.878400                       # Energy for precharge background per rank (pJ)
system.mem_cntrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls1.rank1.totalEnergy     1021099328.827200                       # Total energy per rank (pJ)
system.mem_cntrls1.rank1.averagePower     1042.910040                       # Core power per rank (mW)
system.mem_cntrls1.rank1.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls1.rank1.memoryStateTime::IDLE     79420522                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::REF     43750000                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::ACT    855916158                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls1.rank0.actEnergy       4185365.184000                       # Energy for activate commands per rank (pJ)
system.mem_cntrls1.rank0.preEnergy       5531218.627200                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls1.rank0.readEnergy      28443114.201600                       # Energy for read commands per rank (pJ)
system.mem_cntrls1.rank0.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls1.rank0.refreshEnergy   173172203.400001                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls1.rank0.actBackEnergy   784369606.608001                       # Energy for active background per rank (pJ)
system.mem_cntrls1.rank0.preBackEnergy   36468766.656000                       # Energy for precharge background per rank (pJ)
system.mem_cntrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls1.rank0.totalEnergy     1032170274.676800                       # Total energy per rank (pJ)
system.mem_cntrls1.rank0.averagePower     1054.217462                       # Core power per rank (mW)
system.mem_cntrls1.rank0.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls1.rank0.memoryStateTime::IDLE     52239808                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::REF     43750000                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::ACT    883096872                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls0.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.mem_cntrls0.priorityMinLatency    0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_cntrls0.priorityMaxLatency    0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_cntrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_cntrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_cntrls0.numStayReadState               250                       # Number of times bus staying in READ state
system.mem_cntrls0.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_cntrls0.readReqs                         0                       # Number of read requests accepted
system.mem_cntrls0.writeReqs                        0                       # Number of write requests accepted
system.mem_cntrls0.readBursts                       0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrls0.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrls0.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrls0.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrls0.perBankRdBursts::0               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::1               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::2               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::16              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::17              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::18              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::19              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::20              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::21              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::22              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::23              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::24              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::25              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::26              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::27              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::28              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::29              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::30              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::31              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::16              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::17              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::18              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::19              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::20              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::21              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::22              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::23              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::24              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::25              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::26              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::27              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::28              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::29              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::30              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::31              0                       # Per bank write bursts
system.mem_cntrls0.avgRdQLen                     0.00                       # Average read queue length when enqueuing
system.mem_cntrls0.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_cntrls0.totQLat                          0                       # Total ticks spent queuing
system.mem_cntrls0.totBusLat                        0                       # Total ticks spent in databus transfers
system.mem_cntrls0.totMemAccLat                     0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrls0.avgQLat                        nan                       # Average queueing delay per DRAM burst
system.mem_cntrls0.avgBusLat                      nan                       # Average bus latency per DRAM burst
system.mem_cntrls0.avgMemAccLat                   nan                       # Average memory access latency per DRAM burst
system.mem_cntrls0.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_cntrls0.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_cntrls0.readRowHits                      0                       # Number of row buffer hits during reads
system.mem_cntrls0.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_cntrls0.readRowHitRate                 nan                       # Row buffer hit rate for reads
system.mem_cntrls0.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_cntrls0.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::6                   0                       # Read request sizes (log2)
system.mem_cntrls0.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_cntrls0.rdQLenPdf::0                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::1                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::64                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::65                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::66                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::67                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::68                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::69                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::70                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::71                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::72                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::73                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::74                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::75                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::76                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::77                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::78                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::79                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::80                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::81                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::82                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::83                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::84                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::85                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::86                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::87                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::88                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::89                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::90                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::91                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::92                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::93                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::94                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::95                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::96                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::97                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::98                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::99                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::100                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::101                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::102                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::103                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::104                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::105                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::106                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::107                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::108                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::109                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::110                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::111                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::112                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::113                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::114                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::115                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::116                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::117                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::118                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::119                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::120                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::121                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::122                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::123                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::124                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::125                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::126                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::127                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.bytesReadDRAM                    0                       # Total number of bytes read from DRAM
system.mem_cntrls0.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_cntrls0.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_cntrls0.bytesReadSys                     0                       # Total read bytes from the system interface side
system.mem_cntrls0.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_cntrls0.avgRdBW                       0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrls0.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrls0.avgRdBWSys                    0.00                       # Average system read bandwidth in MiByte/s
system.mem_cntrls0.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_cntrls0.peakBW                    19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrls0.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_cntrls0.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_cntrls0.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_cntrls0.totGap                           0                       # Total gap between requests
system.mem_cntrls0.avgGap                         nan                       # Average gap between requests
system.mem_cntrls0.pageHitRate                    nan                       # Row buffer hit rate, read and write combined
system.mem_cntrls0.rank1.actEnergy                  0                       # Energy for activate commands per rank (pJ)
system.mem_cntrls0.rank1.preEnergy                  0                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls0.rank1.readEnergy                 0                       # Energy for read commands per rank (pJ)
system.mem_cntrls0.rank1.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls0.rank1.refreshEnergy   173172203.400001                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls0.rank1.actBackEnergy   35739698.400000                       # Energy for active background per rank (pJ)
system.mem_cntrls0.rank1.preBackEnergy   611687227.200000                       # Energy for precharge background per rank (pJ)
system.mem_cntrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls0.rank1.totalEnergy     820599128.999999                       # Total energy per rank (pJ)
system.mem_cntrls0.rank1.averagePower      838.127150                       # Core power per rank (mW)
system.mem_cntrls0.rank1.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls0.rank1.memoryStateTime::IDLE    935336680                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::REF     43750000                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls0.rank0.actEnergy                  0                       # Energy for activate commands per rank (pJ)
system.mem_cntrls0.rank0.preEnergy                  0                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls0.rank0.readEnergy                 0                       # Energy for read commands per rank (pJ)
system.mem_cntrls0.rank0.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls0.rank0.refreshEnergy   173172203.400001                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls0.rank0.actBackEnergy   35739698.400000                       # Energy for active background per rank (pJ)
system.mem_cntrls0.rank0.preBackEnergy   611687227.200000                       # Energy for precharge background per rank (pJ)
system.mem_cntrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls0.rank0.totalEnergy     820599128.999999                       # Total energy per rank (pJ)
system.mem_cntrls0.rank0.averagePower      838.127150                       # Core power per rank (mW)
system.mem_cntrls0.rank0.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls0.rank0.memoryStateTime::IDLE    935336680                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::REF     43750000                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l3cache.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.l3cache.demand_hits::.cpu.data              10                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                  10                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.data             10                       # number of overall hits
system.l3cache.overall_hits::total                 10                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst          2057                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          9928                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             11985                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         2057                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         9928                       # number of overall misses
system.l3cache.overall_misses::total            11985                       # number of overall misses
system.l3cache.demand_miss_latency::.cpu.inst    127084958                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    637356148                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    764441106                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    127084958                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    637356148                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    764441106                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst         2057                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         9938                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           11995                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         2057                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         9938                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          11995                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.998994                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.999166                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.998994                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.999166                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.cpu.inst 61781.700535                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 64197.839243                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 63783.154443                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 61781.700535                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 64197.839243                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 63783.154443                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.cpu.inst         2057                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         9928                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        11985                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         2057                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         9928                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        11985                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.cpu.inst    126496656                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    634516740                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    761013396                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    126496656                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    634516740                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    761013396                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.998994                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.999166                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.998994                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.999166                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 61495.700535                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 63911.839243                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 63497.154443                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 61495.700535                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 63911.839243                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 63497.154443                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks           47                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total           47                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks           47                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total           47                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.CleanEvict_mshr_misses::.writebacks          248                       # number of CleanEvict MSHR misses
system.l3cache.CleanEvict_mshr_misses::total          248                       # number of CleanEvict MSHR misses
system.l3cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu.data         1520                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1520                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     93890940                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     93890940                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data         1521                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1521                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.999343                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.999343                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 61770.355263                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 61770.355263                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1520                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1520                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     93456220                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     93456220                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999343                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.999343                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61484.355263                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 61484.355263                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total            9                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst         2057                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         8408                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        10465                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    127084958                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    543465208                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    670550166                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst         2057                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         8417                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        10474                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.998931                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.999141                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 61781.700535                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 64636.680304                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 64075.505590                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         2057                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         8408                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        10465                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    126496656                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    541060520                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    667557176                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.998931                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999141                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61495.700535                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64350.680304                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 63789.505590                       # average ReadSharedReq mshr miss latency
system.l3cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                5.848557                       # Cycle average of tags in use
system.l3cache.tags.total_refs                     20                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                   10                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        2                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle            549533842                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks     5.848557                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.000178                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.000178                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.001129                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               196687                       # Number of tag accesses
system.l3cache.tags.data_accesses              196687                       # Number of data accesses
system.l3bus.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp               10474                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty            47                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               248                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1521                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1521                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          10474                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        24285                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       770688                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              11995                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    11995    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                11995                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              3528382                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6861140                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l2cache.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             299                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            9464                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                9763                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            299                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           9464                       # number of overall hits
system.l2cache.overall_hits::total               9763                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2057                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          9938                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             11995                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2057                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         9938                       # number of overall misses
system.l2cache.overall_misses::total            11995                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137086092                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    685806836                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    822892928                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137086092                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    685806836                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    822892928                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2356                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        19402                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           21758                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2356                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        19402                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          21758                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.873090                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.512215                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.551291                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.873090                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.512215                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.551291                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66643.700535                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69008.536526                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68602.995248                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66643.700535                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69008.536526                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68602.995248                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             47                       # number of writebacks
system.l2cache.writebacks::total                   47                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2057                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         9938                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        11995                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2057                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         9938                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        11995                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    136497790                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    682964568                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    819462358                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    136497790                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    682964568                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    819462358                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.873090                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.512215                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.551291                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.873090                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.512215                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.551291                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 66357.700535                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 68722.536526                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 68316.995248                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 66357.700535                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 68722.536526                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 68316.995248                       # average overall mshr miss latency
system.l2cache.replacements                       305                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3691                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3691                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3691                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3691                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           32                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           32                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          824                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              824                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1521                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1521                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    101299198                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    101299198                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2345                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2345                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.648614                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.648614                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66600.393162                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66600.393162                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1521                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1521                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    100864192                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    100864192                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648614                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648614                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66314.393162                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66314.393162                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          299                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8640                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8939                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2057                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8417                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10474                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137086092                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    584507638                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    721593730                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2356                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        17057                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        19413                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.873090                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.493463                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.539535                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66643.700535                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69443.701794                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68893.806569                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2057                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8417                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10474                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    136497790                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    582100376                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    718598166                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.873090                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.493463                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.539535                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 66357.700535                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69157.701794                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68607.806569                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             6745.314360                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    615                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  305                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.016393                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                72930                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.170613                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   984.881207                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  5760.262540                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.060112                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.351579                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.411701                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        11691                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          831                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2        10806                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.713562                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               691644                       # Number of tag accesses
system.l2cache.tags.data_accesses              691644                       # Number of data accesses
system.cpu.pwrStateResidencyTicks::ON       979086680                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1407677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1407677                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1407677                       # number of overall hits
system.cpu.icache.overall_hits::total         1407677                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3528                       # number of overall misses
system.cpu.icache.overall_misses::total          3528                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    188465134                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    188465134                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    188465134                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    188465134                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1411205                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1411205                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1411205                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1411205                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002500                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002500                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53419.822562                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53419.822562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53419.822562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53419.822562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst         1170                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1170                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1170                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1170                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2358                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2358                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    139723012                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139723012                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    139723012                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139723012                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001671                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001671                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001671                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001671                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59254.882103                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59254.882103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59254.882103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59254.882103                       # average overall mshr miss latency
system.cpu.icache.replacements                   1845                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1407677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1407677                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3528                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    188465134                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    188465134                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1411205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1411205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53419.822562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53419.822562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    139723012                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139723012                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59254.882103                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59254.882103                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.319794                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              493231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            267.189057                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             73502                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.319794                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.973281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22581638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22581638                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4576                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.prefetcher.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       849317                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           849317                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       849317                       # number of overall hits
system.cpu.dcache.overall_hits::total          849317                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70613                       # number of overall misses
system.cpu.dcache.overall_misses::total         70613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3306980534                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3306980534                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3306980534                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3306980534                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       919930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       919930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       919930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       919930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076759                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076759                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46832.460510                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46832.460510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46832.460510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46832.460510                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       209731                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1174                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   178.646508                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3691                       # number of writebacks
system.cpu.dcache.writebacks::total              3691                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51210                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51210                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        19403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        19403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19403                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    737767030                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    737767030                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    737767030                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    737767030                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38023.348451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38023.348451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38023.348451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38023.348451                       # average overall mshr miss latency
system.cpu.dcache.replacements                  18890                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       638415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          638415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        68254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         68254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3199487720                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3199487720                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       706669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       706669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.096586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.096586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46876.193630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46876.193630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    631570654                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    631570654                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37027.065369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37027.065369                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       210902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         210902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2359                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2359                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107492814                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107492814                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45567.110640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45567.110640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    106196376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    106196376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45266.997442                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45266.997442                       # average WriteReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    979086680                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           497.668192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              727728                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18890                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.524510                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            152152                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   497.668192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14738282                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14738282                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1048852948                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1675988                       # Simulator instruction rate (inst/s)
host_mem_usage                               33897252                       # Number of bytes of host memory used
host_op_rate                                  2870250                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.64                       # Real time elapsed on the host
host_tick_rate                               42490953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2751702                       # Number of instructions simulated
sim_ops                                       4712651                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000070                       # Number of seconds simulated
sim_ticks                                    69766268                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                75087                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3240                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            101961                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              71431                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           75087                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3656                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104575                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        50819                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        14884                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           11                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         5280                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1          364                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          691                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3         2030                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         5546                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5         7643                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         9382                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         6514                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         2979                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         2439                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         1521                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         2416                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          357                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         1142                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          186                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        18860                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong           26                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1         3612                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          869                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3         1278                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         2199                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5         4945                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         6453                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         7288                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         4259                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         3328                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         2632                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         4845                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         5097                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        43596                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          127                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         2666                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     718                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          341                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    396857                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   291118                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3240                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      65753                       # Number of branches committed
system.cpu.commit.bw_lim_events                 46078                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          274414                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               411276                       # Number of instructions committed
system.cpu.commit.committedOps                 593746                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       216157                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.746828                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.081147                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        74324     34.38%     34.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        42101     19.48%     53.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3376      1.56%     55.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        39284     18.17%     73.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3228      1.49%     75.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3897      1.80%     76.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1063      0.49%     77.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2806      1.30%     78.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        46078     21.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       216157                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    593269                       # Number of committed integer instructions.
system.cpu.commit.loads                         65549                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          316      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           494202     83.23%     83.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.01%     83.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.01%     83.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           65427     11.02%     94.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33336      5.61%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            593746                       # Class of committed instruction
system.cpu.commit.refs                          98957                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      411276                       # Number of Instructions Simulated
system.cpu.committedOps                        593746                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.593125                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.593125                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 22622                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 908419                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    30019                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    179735                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3241                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 27350                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5126                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       80153                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            40                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       43175                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      104575                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    206894                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        234150                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    13                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         649389                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    6482                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.428695                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               3352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              72149                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.662107                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             240743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.948900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.220360                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    34168     14.19%     14.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      282      0.12%     14.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      944      0.39%     14.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    72899     30.28%     44.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24582     10.21%     55.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75595     31.40%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1205      0.50%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2274      0.94%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    28794     11.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               240743                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1493                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      896                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::(0)         29958214                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)         29936192                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)          1800084                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(1)          1800370                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(2)          1800084                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(3)          1800084                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(4)          1800370                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(5)          1800656                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(6)          1800370                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(7)          1800084                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(8)          1800370                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(9)          1800084                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(10)         1800370                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(11)         1800370                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)          1800084                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)           982124                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(1)           982410                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(2)           982696                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(3)           982982                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(4)           983268                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(5)           982982                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(6)           982982                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(7)           982696                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(8)           982696                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(9)           982696                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(10)          982696                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(11)          982410                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)         29929328                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)         29921892                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(1)         29916458                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(2)         29909594                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)           982696                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      215750392                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6003                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    80065                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.081742                       # Inst execution rate
system.cpu.iew.exec_refs                       123320                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      43175                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   21572                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 83417                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20537                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                46792                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              770733                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 80145                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3185                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                751754                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3241                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    11                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            20495                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        17868                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        13383                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4308                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1695                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    794087                       # num instructions consuming a value
system.cpu.iew.wb_count                        750209                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.670646                       # average fanout of values written-back
system.cpu.iew.wb_producers                    532551                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.075409                       # insts written-back per cycle
system.cpu.iew.wb_sent                         751657                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1108384                       # number of integer regfile reads
system.cpu.int_regfile_writes                  627119                       # number of integer regfile writes
system.cpu.ipc                               1.685986                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.685986                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               567      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                627153     83.07%     83.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    2      0.00%     83.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.01%     83.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  89      0.01%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   69      0.01%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  142      0.02%     83.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  187      0.02%     83.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  66      0.01%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 77      0.01%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                81442     10.79%     94.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               44514      5.90%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             389      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            154      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 754939                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1352                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2610                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1134                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3142                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8062                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010679                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7939     98.47%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.02%     98.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       1      0.01%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    53      0.66%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    14      0.17%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.05%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     48      0.60%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 761082                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1756914                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       749075                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            944569                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     770712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    754939                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          176976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               841                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        79378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        240743                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.135871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.348566                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               71361     29.64%     29.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 885      0.37%     30.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2859      1.19%     31.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               42291     17.57%     48.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52657     21.87%     70.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               37265     15.48%     86.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16170      6.72%     92.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10550      4.38%     97.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6705      2.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          240743                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.094799                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      206894                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              5953                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3352                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                83417                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               46792                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  287263                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.mmucache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.mmucache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.mmucache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.mmucache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.mmucache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu.numCycles                           243938                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   21905                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                725778                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     97                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    38319                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2168666                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 896548                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1087301                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    176549                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                   3241                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   151                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   361498                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3870                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1332097                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            578                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       513                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1038239                       # The number of ROB reads
system.cpu.rob.rob_writes                     1760961                       # The number of ROB writes
system.cpu.timesIdled                              11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            130                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests             21                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l3cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            22                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 17                       # Transaction distribution
system.membus.trans_dist::CleanEvict                5                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             17                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_cntrls1.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_cntrls1.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                17                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      17    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  17                       # Request fanout histogram
system.membus.reqLayer2.occupancy                6292                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              13364                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.l2bus.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  65                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            29                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                41                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             65                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     195                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 5                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 70                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014286                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119523                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       69     98.57%     98.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      1.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   70                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy                45474                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy               22880                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               14300                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           286                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_cntrls1.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.mem_cntrls1.bytes_read::.cpu.inst          896                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.cpu.data          192                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::total             1088                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_inst_read::.cpu.inst          896                       # Number of instructions bytes read from this memory
system.mem_cntrls1.bytes_inst_read::total          896                       # Number of instructions bytes read from this memory
system.mem_cntrls1.num_reads::.cpu.inst            14                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.cpu.data             3                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::total                17                       # Number of read requests responded to by this memory
system.mem_cntrls1.bw_read::.cpu.inst        12842883                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.cpu.data         2752046                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::total            15594929                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_inst_read::.cpu.inst     12842883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_inst_read::total       12842883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu.inst       12842883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu.data        2752046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::total           15594929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.avgPriority_.cpu.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.cpu.data::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_cntrls1.priorityMaxLatency    0.000000750428                       # per QoS priority maximum request to response latency (s)
system.mem_cntrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_cntrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_cntrls1.numStayReadState                52                       # Number of times bus staying in READ state
system.mem_cntrls1.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_cntrls1.readReqs                        17                       # Number of read requests accepted
system.mem_cntrls1.writeReqs                        0                       # Number of write requests accepted
system.mem_cntrls1.readBursts                      17                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrls1.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrls1.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrls1.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrls1.perBankRdBursts::0               9                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::1               1                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::2               0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::12              1                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::13              2                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::16              2                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::17              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::18              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::19              1                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::20              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::21              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::22              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::23              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::24              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::25              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::26              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::27              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::28              1                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::29              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::30              0                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::31              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::16              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::17              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::18              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::19              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::20              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::21              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::22              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::23              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::24              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::25              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::26              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::27              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::28              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::29              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::30              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::31              0                       # Per bank write bursts
system.mem_cntrls1.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_cntrls1.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_cntrls1.totQLat                     529308                       # Total ticks spent queuing
system.mem_cntrls1.totBusLat                    56644                       # Total ticks spent in databus transfers
system.mem_cntrls1.totMemAccLat                826672                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrls1.avgQLat                   31135.76                       # Average queueing delay per DRAM burst
system.mem_cntrls1.avgBusLat                  3332.00                       # Average bus latency per DRAM burst
system.mem_cntrls1.avgMemAccLat              48627.76                       # Average memory access latency per DRAM burst
system.mem_cntrls1.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_cntrls1.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_cntrls1.readRowHits                      8                       # Number of row buffer hits during reads
system.mem_cntrls1.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_cntrls1.readRowHitRate               47.06                       # Row buffer hit rate for reads
system.mem_cntrls1.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_cntrls1.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::6                  17                       # Read request sizes (log2)
system.mem_cntrls1.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_cntrls1.rdQLenPdf::0                    15                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::1                     2                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::64                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::65                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::66                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::67                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::68                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::69                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::70                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::71                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::72                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::73                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::74                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::75                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::76                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::77                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::78                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::79                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::80                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::81                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::82                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::83                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::84                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::85                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::86                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::87                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::88                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::89                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::90                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::91                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::92                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::93                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::94                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::95                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::96                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::97                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::98                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::99                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::100                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::101                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::102                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::103                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::104                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::105                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::106                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::107                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::108                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::109                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::110                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::111                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::112                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::113                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::114                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::115                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::116                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::117                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::118                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::119                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::120                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::121                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::122                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::123                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::124                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::125                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::126                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::127                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.bytesPerActivate::samples           25                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::mean   145.920000                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::gmean   110.016865                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::stdev   128.691466                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::64-95           14     56.00%     56.00% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::128-159            4     16.00%     72.00% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::192-223            3     12.00%     84.00% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::384-415            2      8.00%     92.00% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::448-479            2      8.00%    100.00% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::total           25                       # Bytes accessed per row activation
system.mem_cntrls1.bytesReadDRAM                 1088                       # Total number of bytes read from DRAM
system.mem_cntrls1.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_cntrls1.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_cntrls1.bytesReadSys                  1088                       # Total read bytes from the system interface side
system.mem_cntrls1.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_cntrls1.avgRdBW                      15.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrls1.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrls1.avgRdBWSys                   15.59                       # Average system read bandwidth in MiByte/s
system.mem_cntrls1.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_cntrls1.peakBW                    19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrls1.busUtil                       0.08                       # Data bus utilization in percentage
system.mem_cntrls1.busUtilRead                   0.08                       # Data bus utilization in percentage for reads
system.mem_cntrls1.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_cntrls1.totGap                     2622334                       # Total gap between requests
system.mem_cntrls1.avgGap                   154254.94                       # Average gap between requests
system.mem_cntrls1.masterReadBytes::.cpu.inst          896                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.cpu.data          192                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadRate::.cpu.inst 12842882.752449939027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.cpu.data 2752046.304096415173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadAccesses::.cpu.inst           14                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.cpu.data            3                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadTotalLat::.cpu.inst       717556                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.cpu.data       109116                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadAvgLat::.cpu.inst     51254.00                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.cpu.data     36372.00                       # Per-master read average memory access latency
system.mem_cntrls1.pageHitRate                  47.06                       # Row buffer hit rate, read and write combined
system.mem_cntrls1.rank1.actEnergy       12475.008000                       # Energy for activate commands per rank (pJ)
system.mem_cntrls1.rank1.preEnergy       49756.089600                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls1.rank1.readEnergy      16825.267200                       # Energy for read commands per rank (pJ)
system.mem_cntrls1.rank1.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls1.rank1.refreshEnergy   12468398.644800                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls1.rank1.actBackEnergy   4212330.393600                       # Energy for active background per rank (pJ)
system.mem_cntrls1.rank1.preBackEnergy   42306814.502400                       # Energy for precharge background per rank (pJ)
system.mem_cntrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls1.rank1.totalEnergy     59066599.905600                       # Total energy per rank (pJ)
system.mem_cntrls1.rank1.averagePower      846.635510                       # Core power per rank (mW)
system.mem_cntrls1.rank1.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls1.rank1.memoryStateTime::IDLE     64672948                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::REF      3150000                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::ACT      1943320                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls1.rank0.actEnergy       15593.760000                       # Energy for activate commands per rank (pJ)
system.mem_cntrls1.rank0.preEnergy       53902.430400                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls1.rank0.readEnergy      54682.118400                       # Energy for read commands per rank (pJ)
system.mem_cntrls1.rank0.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls1.rank0.refreshEnergy   12468398.644800                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls1.rank0.actBackEnergy   10517379.364800                       # Energy for active background per rank (pJ)
system.mem_cntrls1.rank0.preBackEnergy   37462257.100800                       # Energy for precharge background per rank (pJ)
system.mem_cntrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls1.rank0.totalEnergy     60572213.419200                       # Total energy per rank (pJ)
system.mem_cntrls1.rank0.averagePower      868.216334                       # Core power per rank (mW)
system.mem_cntrls1.rank0.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls1.rank0.memoryStateTime::IDLE     57237108                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::REF      3150000                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::ACT      9379160                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls0.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.mem_cntrls0.priorityMinLatency    0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_cntrls0.priorityMaxLatency    0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_cntrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_cntrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_cntrls0.numStayReadState                18                       # Number of times bus staying in READ state
system.mem_cntrls0.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_cntrls0.readReqs                         0                       # Number of read requests accepted
system.mem_cntrls0.writeReqs                        0                       # Number of write requests accepted
system.mem_cntrls0.readBursts                       0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrls0.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrls0.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrls0.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrls0.perBankRdBursts::0               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::1               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::2               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::16              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::17              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::18              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::19              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::20              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::21              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::22              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::23              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::24              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::25              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::26              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::27              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::28              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::29              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::30              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::31              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::16              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::17              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::18              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::19              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::20              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::21              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::22              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::23              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::24              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::25              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::26              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::27              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::28              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::29              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::30              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::31              0                       # Per bank write bursts
system.mem_cntrls0.avgRdQLen                     0.00                       # Average read queue length when enqueuing
system.mem_cntrls0.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_cntrls0.totQLat                          0                       # Total ticks spent queuing
system.mem_cntrls0.totBusLat                        0                       # Total ticks spent in databus transfers
system.mem_cntrls0.totMemAccLat                     0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrls0.avgQLat                        nan                       # Average queueing delay per DRAM burst
system.mem_cntrls0.avgBusLat                      nan                       # Average bus latency per DRAM burst
system.mem_cntrls0.avgMemAccLat                   nan                       # Average memory access latency per DRAM burst
system.mem_cntrls0.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_cntrls0.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_cntrls0.readRowHits                      0                       # Number of row buffer hits during reads
system.mem_cntrls0.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_cntrls0.readRowHitRate                 nan                       # Row buffer hit rate for reads
system.mem_cntrls0.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_cntrls0.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::6                   0                       # Read request sizes (log2)
system.mem_cntrls0.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_cntrls0.rdQLenPdf::0                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::1                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::64                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::65                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::66                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::67                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::68                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::69                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::70                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::71                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::72                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::73                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::74                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::75                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::76                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::77                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::78                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::79                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::80                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::81                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::82                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::83                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::84                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::85                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::86                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::87                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::88                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::89                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::90                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::91                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::92                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::93                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::94                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::95                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::96                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::97                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::98                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::99                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::100                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::101                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::102                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::103                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::104                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::105                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::106                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::107                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::108                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::109                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::110                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::111                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::112                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::113                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::114                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::115                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::116                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::117                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::118                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::119                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::120                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::121                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::122                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::123                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::124                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::125                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::126                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::127                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.bytesReadDRAM                    0                       # Total number of bytes read from DRAM
system.mem_cntrls0.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_cntrls0.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_cntrls0.bytesReadSys                     0                       # Total read bytes from the system interface side
system.mem_cntrls0.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_cntrls0.avgRdBW                       0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrls0.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrls0.avgRdBWSys                    0.00                       # Average system read bandwidth in MiByte/s
system.mem_cntrls0.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_cntrls0.peakBW                    19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrls0.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_cntrls0.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_cntrls0.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_cntrls0.totGap                           0                       # Total gap between requests
system.mem_cntrls0.avgGap                         nan                       # Average gap between requests
system.mem_cntrls0.pageHitRate                    nan                       # Row buffer hit rate, read and write combined
system.mem_cntrls0.rank1.actEnergy                  0                       # Energy for activate commands per rank (pJ)
system.mem_cntrls0.rank1.preEnergy                  0                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls0.rank1.readEnergy                 0                       # Energy for read commands per rank (pJ)
system.mem_cntrls0.rank1.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls0.rank1.refreshEnergy   12468398.644800                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls0.rank1.actBackEnergy   2573258.284800                       # Energy for active background per rank (pJ)
system.mem_cntrls0.rank1.preBackEnergy   43566214.540800                       # Energy for precharge background per rank (pJ)
system.mem_cntrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls0.rank1.totalEnergy     58607871.470400                       # Total energy per rank (pJ)
system.mem_cntrls0.rank1.averagePower      840.060292                       # Core power per rank (mW)
system.mem_cntrls0.rank1.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls0.rank1.memoryStateTime::IDLE     66616268                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::REF      3150000                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls0.rank0.actEnergy                  0                       # Energy for activate commands per rank (pJ)
system.mem_cntrls0.rank0.preEnergy                  0                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls0.rank0.readEnergy                 0                       # Energy for read commands per rank (pJ)
system.mem_cntrls0.rank0.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls0.rank0.refreshEnergy   12468398.644800                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls0.rank0.actBackEnergy   2573258.284800                       # Energy for active background per rank (pJ)
system.mem_cntrls0.rank0.preBackEnergy   43566214.540800                       # Energy for precharge background per rank (pJ)
system.mem_cntrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls0.rank0.totalEnergy     58607871.470400                       # Total energy per rank (pJ)
system.mem_cntrls0.rank0.averagePower      840.060292                       # Core power per rank (mW)
system.mem_cntrls0.rank0.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls0.rank0.memoryStateTime::IDLE     66616268                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::REF      3150000                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l3cache.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.l3cache.demand_misses::.cpu.inst            14                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             3                       # number of demand (read+write) misses
system.l3cache.demand_misses::total                17                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst           14                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            3                       # number of overall misses
system.l3cache.overall_misses::total               17                       # number of overall misses
system.l3cache.demand_miss_latency::.cpu.inst      1228942                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data       218504                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total      1447446                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst      1228942                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data       218504                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total      1447446                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total              17                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total             17                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.cpu.inst 87781.571429                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 72834.666667                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 85143.882353                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 87781.571429                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 72834.666667                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 85143.882353                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.cpu.inst           14                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data            3                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst           14                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data            3                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.cpu.inst      1224938                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data       217646                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total      1442584                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst      1224938                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data       217646                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total      1442584                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 87495.571429                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 72548.666667                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 84857.882353                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 87495.571429                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 72548.666667                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 84857.882353                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l3cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l3cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3cache.ReadSharedReq_misses::.cpu.inst           14                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total           17                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst      1228942                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data       218504                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total      1447446                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total           17                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 87781.571429                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 72834.666667                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 85143.882353                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst           14                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data            3                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total           17                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1224938                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data       217646                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total      1442584                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 87495.571429                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72548.666667                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 84857.882353                       # average ReadSharedReq mshr miss latency
system.l3cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                      37                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks           37                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.001129                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.001129                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.001129                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                  336                       # Number of tag accesses
system.l3cache.tags.data_accesses                 336                       # Number of data accesses
system.l3bus.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                  17                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq             17                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                 17                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                       17    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                   17                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy                 6006                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy                9724                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2cache.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              37                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  48                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             37                       # number of overall hits
system.l2cache.overall_hits::total                 48                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data             3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                17                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.data            3                       # number of overall misses
system.l2cache.overall_misses::total               17                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1297010                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       233090                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1530100                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1297010                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       233090                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1530100                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              65                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             65                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.560000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.075000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.261538                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.560000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.075000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.261538                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 92643.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 77696.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 90005.882353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 92643.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 77696.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 90005.882353                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data            3                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1293006                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       232232                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1525238                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1293006                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       232232                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1525238                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.560000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.075000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.261538                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.560000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.075000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.261538                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 92357.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 77410.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89719.882353                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 92357.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 77410.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89719.882353                       # average overall mshr miss latency
system.l2cache.replacements                         5                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           29                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           29                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           29                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           29                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           37                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           48                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1297010                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       233090                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1530100                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.560000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.075000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.261538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 92643.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 77696.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90005.882353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data            3                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1293006                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       232232                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1525238                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.560000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.075000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.261538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 92357.571429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77410.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89719.882353                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            11702.720294                       # Cycle average of tags in use
system.l2cache.tags.total_refs                      9                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                    5                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.800000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks            1                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1979.666276                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  9722.054018                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000061                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.120829                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.593387                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.714277                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        11703                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2        10644                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          941                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714294                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2097                       # Number of tag accesses
system.l2cache.tags.data_accesses                2097                       # Number of data accesses
system.cpu.pwrStateResidencyTicks::ON        69766268                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       206869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           206869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       206869                       # number of overall hits
system.cpu.icache.overall_hits::total          206869                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           25                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           25                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1365650                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1365650                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1365650                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1365650                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       206894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       206894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       206894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       206894                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000121                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000121                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        54626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        54626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        54626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        54626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1358500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1358500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1358500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1358500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        54340                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        54340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        54340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        54340                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       206869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          206869                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           25                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1365650                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1365650                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       206894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       206894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        54626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        54626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1358500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1358500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        54340                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        54340                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7992                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            319.680000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3310329                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3310329                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4576                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.prefetcher.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        92940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            92940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        92940                       # number of overall hits
system.cpu.dcache.overall_hits::total           92940                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           93                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             93                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           93                       # number of overall misses
system.cpu.dcache.overall_misses::total            93                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1561846                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1561846                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1561846                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1561846                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        93033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        93033                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        93033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        93033                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16794.043011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16794.043011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16794.043011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16794.043011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.dcache.writebacks::total                29                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           40                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           40                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       415272                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       415272                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       415272                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       415272                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10381.800000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10381.800000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10381.800000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10381.800000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     40                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        59532                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           59532                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1561846                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1561846                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        59625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        59625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16794.043011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16794.043011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           40                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       415272                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       415272                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 10381.800000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10381.800000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        33408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          33408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        33408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        33408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     69766268                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1204                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.100000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1488568                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1488568                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1115190362                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1691724                       # Simulator instruction rate (inst/s)
host_mem_usage                               33903396                       # Number of bytes of host memory used
host_op_rate                                  2933176                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.81                       # Real time elapsed on the host
host_tick_rate                               36678160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3059585                       # Number of instructions simulated
sim_ops                                       5305006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000066                       # Number of seconds simulated
sim_ticks                                    66337414                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                46167                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2125                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             77024                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           46167                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14876                       # Number of indirect misses.
system.cpu.branchPred.lookups                   91279                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        49460                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong         4394                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           77                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           15                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        13043                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1         1078                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1750                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3          333                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          799                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5          319                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          951                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          139                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          414                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          463                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          797                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          300                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect           73                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           19                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          286                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        31684                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          224                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1         6964                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         3310                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3         4552                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         1091                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5          370                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          556                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         1200                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          201                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          253                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          582                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          539                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          768                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        19955                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           37                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           72                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    6540                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1340                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    361822                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   214447                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2128                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      63001                       # Number of branches committed
system.cpu.commit.bw_lim_events                 47425                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          182274                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               307883                       # Number of instructions committed
system.cpu.commit.committedOps                 592355                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       193841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.055881                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.216438                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        60511     31.22%     31.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        32981     17.01%     48.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        20337     10.49%     58.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14603      7.53%     66.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6584      3.40%     69.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4509      2.33%     71.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1627      0.84%     72.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5264      2.72%     75.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        47425     24.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       193841                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21457                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4574                       # Number of function calls committed.
system.cpu.commit.int_insts                    575250                       # Number of committed integer instructions.
system.cpu.commit.loads                         72205                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2383      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           452801     76.44%     76.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3107      0.52%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              234      0.04%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            916      0.15%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.04%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.02%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3279      0.55%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3360      0.57%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7148      1.21%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.02%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69322     11.70%     91.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45406      7.67%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2883      0.49%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1068      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            592355                       # Class of committed instruction
system.cpu.commit.refs                         118679                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      307883                       # Number of Instructions Simulated
system.cpu.committedOps                        592355                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.753367                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.753367                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 40689                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 800913                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    32624                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    123543                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2134                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 15317                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12319                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       84716                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           353                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       52120                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            14                       # TLB misses on write requests
system.cpu.fetch.Branches                       91279                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    140241                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        192463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   362                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         431029                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           107                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.393530                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              16578                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              37831                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.858292                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             211309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.994827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.988506                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    49284     23.32%     23.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16451      7.79%     31.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    10507      4.97%     36.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    14116      6.68%     42.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15275      7.23%     49.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    25653     12.14%     62.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    22499     10.65%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    20221      9.57%     82.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    37303     17.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               211309                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     38889                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21078                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::(0)         25889864                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)         26313716                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)          1891604                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(1)          1891604                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(2)          1891032                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(3)          1891890                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(4)          1893034                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(5)          1892176                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(6)          1892176                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(7)          1891604                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(8)          1891604                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(9)          1892176                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(10)         1892176                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(11)         1889888                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)          1892748                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)          1158300                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(1)          1158300                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(2)          1158014                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(3)          1157442                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(4)          1157442                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(5)          1158872                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(6)          1158872                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(7)          1158300                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(8)          1158872                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(9)          1158014                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(10)         1157728                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(11)         1157442                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)         25336454                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)         24979812                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(1)         24910028                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(2)         25026144                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::(0)          1158872                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      192106200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           20640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4572                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    69943                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.904065                       # Inst execution rate
system.cpu.iew.exec_refs                       136653                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      51961                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15527                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 90376                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                378                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4535                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55005                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              710739                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 84692                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2142                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                673595                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2134                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2501                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            17977                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          387                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        18174                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8536                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4276                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            296                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    842605                       # num instructions consuming a value
system.cpu.iew.wb_count                        671078                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580890                       # average fanout of values written-back
system.cpu.iew.wb_producers                    489461                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.893214                       # insts written-back per cycle
system.cpu.iew.wb_sent                         672656                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   997001                       # number of integer regfile reads
system.cpu.int_regfile_writes                  529978                       # number of integer regfile writes
system.cpu.ipc                               1.327374                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.327374                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4037      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                512515     75.85%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3140      0.46%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   282      0.04%     76.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1320      0.20%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 224      0.03%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  190      0.03%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3860      0.57%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    4      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3701      0.55%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7481      1.11%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                340      0.05%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                81711     12.09%     91.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               51139      7.57%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            4280      0.63%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1505      0.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 675729                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   30703                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               56193                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        24502                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              36425                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       21154                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031305                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15650     73.98%     73.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    239      1.13%     75.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       8      0.04%     75.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1981      9.36%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    98      0.46%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    575      2.72%     87.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1152      5.45%     93.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1447      6.84%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 662143                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1529157                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       646576                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            792755                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     709913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    675729                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 826                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          118427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1421                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            696                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       131767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        211309                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.197824                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.676828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               62081     29.38%     29.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               10968      5.19%     34.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18122      8.58%     43.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21992     10.41%     53.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               21667     10.25%     63.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               23797     11.26%     75.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               24431     11.56%     86.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               15706      7.43%     94.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12545      5.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          211309                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.913265                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      140249                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            41                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              6948                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3379                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                90376                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55005                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  282127                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.mmucache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.mmucache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.mmucache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.mmucache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.mmucache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu.numCycles                           231949                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   26796                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                682535                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              175                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                   5258                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    39555                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                  1657                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1999720                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 792193                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              899138                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    127465                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                   2134                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 10751                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   216727                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             53256                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1177896                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4608                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                169                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     45649                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            170                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       921045                       # The number of ROB reads
system.cpu.rob.rob_writes                     1566903                       # The number of ROB writes
system.cpu.timesIdled                             123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1847                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests           46                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests            380                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l3cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l3cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l3cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           41                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                295                       # Transaction distribution
system.membus.trans_dist::CleanEvict               41                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            295                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_cntrls1.port          705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total          705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_cntrls1.port        21248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        21248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   21248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               332                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     332    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 332                       # Request fanout histogram
system.membus.reqLayer2.occupancy              106678                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             262452                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.l2bus.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 822                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           279                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               687                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                100                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               100                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            823                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1377                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1393                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2770                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        47168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    76480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                45                       # Total snoops (count)
system.l2bus.snoopTraffic                         384                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                969                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015480                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.123515                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      954     98.45%     98.45% # Request fanout histogram
system.l2bus.snoop_fanout::1                       15      1.55%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  969                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               606606                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              265408                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              262833                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           286                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_cntrls1.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.mem_cntrls1.bytes_read::.cpu.inst        15040                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.cpu.data         6208                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::total            21248                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_inst_read::.cpu.inst        15040                       # Number of instructions bytes read from this memory
system.mem_cntrls1.bytes_inst_read::total        15040                       # Number of instructions bytes read from this memory
system.mem_cntrls1.num_reads::.cpu.inst           235                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.cpu.data            97                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::total               332                       # Number of read requests responded to by this memory
system.mem_cntrls1.bw_read::.cpu.inst       226719721                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.cpu.data        93582183                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::total           320301904                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_inst_read::.cpu.inst    226719721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_inst_read::total      226719721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu.inst      226719721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu.data       93582183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::total          320301904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.avgPriority_.cpu.inst::samples       235.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.cpu.data::samples        97.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_cntrls1.priorityMaxLatency    0.000000663304                       # per QoS priority maximum request to response latency (s)
system.mem_cntrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_cntrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_cntrls1.numStayReadState               679                       # Number of times bus staying in READ state
system.mem_cntrls1.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_cntrls1.readReqs                       332                       # Number of read requests accepted
system.mem_cntrls1.writeReqs                        0                       # Number of write requests accepted
system.mem_cntrls1.readBursts                     332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrls1.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrls1.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrls1.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrls1.perBankRdBursts::0               7                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::1               6                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::2              18                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::3               7                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::4              16                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::5               5                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::6               3                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::7               1                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::8               1                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::9               1                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::10              2                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::11             29                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::12             11                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::13             20                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::14             30                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::15              5                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::16              5                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::17             16                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::18             11                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::19              1                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::20             17                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::21              4                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::22             29                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::23              1                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::24              3                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::25              3                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::26             17                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::27              8                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::28             38                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::29              4                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::30             11                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::31              2                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::16              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::17              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::18              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::19              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::20              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::21              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::22              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::23              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::24              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::25              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::26              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::27              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::28              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::29              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::30              0                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::31              0                       # Per bank write bursts
system.mem_cntrls1.avgRdQLen                     1.11                       # Average read queue length when enqueuing
system.mem_cntrls1.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_cntrls1.totQLat                    2934404                       # Total ticks spent queuing
system.mem_cntrls1.totBusLat                  1106224                       # Total ticks spent in databus transfers
system.mem_cntrls1.totMemAccLat               8741748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrls1.avgQLat                    8838.57                       # Average queueing delay per DRAM burst
system.mem_cntrls1.avgBusLat                  3332.00                       # Average bus latency per DRAM burst
system.mem_cntrls1.avgMemAccLat              26330.57                       # Average memory access latency per DRAM burst
system.mem_cntrls1.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_cntrls1.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_cntrls1.readRowHits                    230                       # Number of row buffer hits during reads
system.mem_cntrls1.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_cntrls1.readRowHitRate               69.28                       # Row buffer hit rate for reads
system.mem_cntrls1.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_cntrls1.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::6                 332                       # Read request sizes (log2)
system.mem_cntrls1.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_cntrls1.rdQLenPdf::0                   255                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::1                    64                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::2                    10                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::3                     2                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::64                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::65                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::66                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::67                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::68                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::69                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::70                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::71                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::72                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::73                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::74                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::75                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::76                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::77                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::78                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::79                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::80                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::81                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::82                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::83                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::84                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::85                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::86                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::87                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::88                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::89                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::90                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::91                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::92                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::93                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::94                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::95                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::96                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::97                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::98                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::99                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::100                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::101                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::102                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::103                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::104                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::105                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::106                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::107                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::108                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::109                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::110                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::111                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::112                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::113                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::114                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::115                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::116                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::117                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::118                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::119                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::120                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::121                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::122                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::123                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::124                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::125                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::126                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::127                   0                       # What write queue length does an incoming req see
system.mem_cntrls1.bytesPerActivate::samples           97                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::mean   205.855670                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::gmean   136.313189                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::stdev   230.427184                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::0-127           42     43.30%     43.30% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::128-255           32     32.99%     76.29% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::256-383            6      6.19%     82.47% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::384-511            7      7.22%     89.69% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::512-639            4      4.12%     93.81% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::640-767            1      1.03%     94.85% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::768-895            1      1.03%     95.88% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::1024-1151            4      4.12%    100.00% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::total           97                       # Bytes accessed per row activation
system.mem_cntrls1.bytesReadDRAM                21248                       # Total number of bytes read from DRAM
system.mem_cntrls1.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_cntrls1.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_cntrls1.bytesReadSys                 21248                       # Total read bytes from the system interface side
system.mem_cntrls1.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_cntrls1.avgRdBW                     320.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrls1.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrls1.avgRdBWSys                  320.30                       # Average system read bandwidth in MiByte/s
system.mem_cntrls1.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_cntrls1.peakBW                    19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrls1.busUtil                       1.67                       # Data bus utilization in percentage
system.mem_cntrls1.busUtilRead                   1.67                       # Data bus utilization in percentage for reads
system.mem_cntrls1.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_cntrls1.totGap                   133462186                       # Total gap between requests
system.mem_cntrls1.avgGap                   401994.54                       # Average gap between requests
system.mem_cntrls1.masterReadBytes::.cpu.inst        15040                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.cpu.data         6208                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadRate::.cpu.inst 226719721.091328650713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.cpu.data 93582182.748335659504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadAccesses::.cpu.inst          235                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.cpu.data           97                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadTotalLat::.cpu.inst      5591196                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.cpu.data      3150552                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadAvgLat::.cpu.inst     23792.32                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.cpu.data     32479.92                       # Per-master read average memory access latency
system.mem_cntrls1.pageHitRate                  69.28                       # Row buffer hit rate, read and write combined
system.mem_cntrls1.rank1.actEnergy       149700.096000                       # Energy for activate commands per rank (pJ)
system.mem_cntrls1.rank1.preEnergy       186585.336000                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls1.rank1.readEnergy      715073.856000                       # Energy for read commands per rank (pJ)
system.mem_cntrls1.rank1.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls1.rank1.refreshEnergy   12468398.644800                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls1.rank1.actBackEnergy   24666761.347200                       # Energy for active background per rank (pJ)
system.mem_cntrls1.rank1.preBackEnergy   24351663.436800                       # Energy for precharge background per rank (pJ)
system.mem_cntrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls1.rank1.totalEnergy     62538182.716800                       # Total energy per rank (pJ)
system.mem_cntrls1.rank1.averagePower      942.728680                       # Core power per rank (mW)
system.mem_cntrls1.rank1.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls1.rank1.memoryStateTime::IDLE     37097814                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::REF      3150000                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::ACT     26089600                       # Time in different power states
system.mem_cntrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls1.rank0.actEnergy       168412.608000                       # Energy for activate commands per rank (pJ)
system.mem_cntrls1.rank0.preEnergy       215609.721600                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls1.rank0.readEnergy      681423.321600                       # Energy for read commands per rank (pJ)
system.mem_cntrls1.rank0.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls1.rank0.refreshEnergy   12468398.644800                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls1.rank0.actBackEnergy   33467927.472000                       # Energy for active background per rank (pJ)
system.mem_cntrls1.rank0.preBackEnergy   17589185.510400                       # Energy for precharge background per rank (pJ)
system.mem_cntrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls1.rank0.totalEnergy     64590957.278400                       # Total energy per rank (pJ)
system.mem_cntrls1.rank0.averagePower      973.673126                       # Core power per rank (mW)
system.mem_cntrls1.rank0.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls1.rank0.memoryStateTime::IDLE     26738652                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::REF      3150000                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::ACT     36448762                       # Time in different power states
system.mem_cntrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls0.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.mem_cntrls0.priorityMinLatency    0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_cntrls0.priorityMaxLatency    0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_cntrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_cntrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_cntrls0.numStayReadState                18                       # Number of times bus staying in READ state
system.mem_cntrls0.numStayWriteState                0                       # Number of times bus staying in WRITE state
system.mem_cntrls0.readReqs                         0                       # Number of read requests accepted
system.mem_cntrls0.writeReqs                        0                       # Number of write requests accepted
system.mem_cntrls0.readBursts                       0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrls0.writeBursts                      0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrls0.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrls0.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrls0.perBankRdBursts::0               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::1               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::2               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::3               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::4               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::5               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::6               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::7               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::8               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::9               0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::10              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::11              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::12              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::13              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::14              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::15              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::16              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::17              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::18              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::19              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::20              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::21              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::22              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::23              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::24              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::25              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::26              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::27              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::28              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::29              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::30              0                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::31              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::0               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::1               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::2               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::3               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::4               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::5               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::6               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::7               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::8               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::9               0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::10              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::11              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::12              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::13              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::14              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::15              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::16              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::17              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::18              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::19              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::20              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::21              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::22              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::23              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::24              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::25              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::26              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::27              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::28              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::29              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::30              0                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::31              0                       # Per bank write bursts
system.mem_cntrls0.avgRdQLen                     0.00                       # Average read queue length when enqueuing
system.mem_cntrls0.avgWrQLen                     0.00                       # Average write queue length when enqueuing
system.mem_cntrls0.totQLat                          0                       # Total ticks spent queuing
system.mem_cntrls0.totBusLat                        0                       # Total ticks spent in databus transfers
system.mem_cntrls0.totMemAccLat                     0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrls0.avgQLat                        nan                       # Average queueing delay per DRAM burst
system.mem_cntrls0.avgBusLat                      nan                       # Average bus latency per DRAM burst
system.mem_cntrls0.avgMemAccLat                   nan                       # Average memory access latency per DRAM burst
system.mem_cntrls0.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_cntrls0.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_cntrls0.readRowHits                      0                       # Number of row buffer hits during reads
system.mem_cntrls0.writeRowHits                     0                       # Number of row buffer hits during writes
system.mem_cntrls0.readRowHitRate                 nan                       # Row buffer hit rate for reads
system.mem_cntrls0.writeRowHitRate                nan                       # Row buffer hit rate for writes
system.mem_cntrls0.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::6                   0                       # Read request sizes (log2)
system.mem_cntrls0.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::6                  0                       # Write request sizes (log2)
system.mem_cntrls0.rdQLenPdf::0                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::1                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::2                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::3                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::15                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::16                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::17                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::18                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::19                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::20                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::21                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::22                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::23                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::24                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::25                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::26                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::27                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::28                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::29                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::30                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::31                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::32                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::64                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::65                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::66                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::67                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::68                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::69                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::70                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::71                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::72                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::73                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::74                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::75                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::76                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::77                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::78                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::79                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::80                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::81                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::82                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::83                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::84                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::85                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::86                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::87                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::88                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::89                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::90                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::91                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::92                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::93                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::94                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::95                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::96                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::97                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::98                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::99                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::100                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::101                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::102                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::103                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::104                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::105                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::106                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::107                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::108                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::109                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::110                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::111                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::112                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::113                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::114                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::115                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::116                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::117                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::118                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::119                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::120                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::121                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::122                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::123                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::124                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::125                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::126                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::127                   0                       # What write queue length does an incoming req see
system.mem_cntrls0.bytesReadDRAM                    0                       # Total number of bytes read from DRAM
system.mem_cntrls0.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_cntrls0.bytesWritten                     0                       # Total number of bytes written to DRAM
system.mem_cntrls0.bytesReadSys                     0                       # Total read bytes from the system interface side
system.mem_cntrls0.bytesWrittenSys                  0                       # Total written bytes from the system interface side
system.mem_cntrls0.avgRdBW                       0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrls0.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrls0.avgRdBWSys                    0.00                       # Average system read bandwidth in MiByte/s
system.mem_cntrls0.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_cntrls0.peakBW                    19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrls0.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_cntrls0.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_cntrls0.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_cntrls0.totGap                           0                       # Total gap between requests
system.mem_cntrls0.avgGap                         nan                       # Average gap between requests
system.mem_cntrls0.pageHitRate                    nan                       # Row buffer hit rate, read and write combined
system.mem_cntrls0.rank1.actEnergy                  0                       # Energy for activate commands per rank (pJ)
system.mem_cntrls0.rank1.preEnergy                  0                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls0.rank1.readEnergy                 0                       # Energy for read commands per rank (pJ)
system.mem_cntrls0.rank1.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls0.rank1.refreshEnergy   12468398.644800                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls0.rank1.actBackEnergy   2573258.284800                       # Energy for active background per rank (pJ)
system.mem_cntrls0.rank1.preBackEnergy   41327462.400000                       # Energy for precharge background per rank (pJ)
system.mem_cntrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls0.rank1.totalEnergy     56369119.329600                       # Total energy per rank (pJ)
system.mem_cntrls0.rank1.averagePower      849.733445                       # Core power per rank (mW)
system.mem_cntrls0.rank1.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls0.rank1.memoryStateTime::IDLE     63187414                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::REF      3150000                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_cntrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls0.rank0.actEnergy                  0                       # Energy for activate commands per rank (pJ)
system.mem_cntrls0.rank0.preEnergy                  0                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls0.rank0.readEnergy                 0                       # Energy for read commands per rank (pJ)
system.mem_cntrls0.rank0.writeEnergy                0                       # Energy for write commands per rank (pJ)
system.mem_cntrls0.rank0.refreshEnergy   12468398.644800                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls0.rank0.actBackEnergy   2573258.284800                       # Energy for active background per rank (pJ)
system.mem_cntrls0.rank0.preBackEnergy   41327462.400000                       # Energy for precharge background per rank (pJ)
system.mem_cntrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls0.rank0.totalEnergy     56369119.329600                       # Total energy per rank (pJ)
system.mem_cntrls0.rank0.averagePower      849.733445                       # Core power per rank (mW)
system.mem_cntrls0.rank0.totalIdleTime              0                       # Total Idle time Per DRAM Rank
system.mem_cntrls0.rank0.memoryStateTime::IDLE     63187414                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::REF      3150000                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_cntrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l3cache.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.l3cache.demand_hits::.cpu.data               1                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                   1                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.data              1                       # number of overall hits
system.l3cache.overall_hits::total                  1                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst           236                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data            97                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               333                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          236                       # number of overall misses
system.l3cache.overall_misses::.cpu.data           97                       # number of overall misses
system.l3cache.overall_misses::total              333                       # number of overall misses
system.l3cache.demand_miss_latency::.cpu.inst     14175018                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data      6691542                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     20866560                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     14175018                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data      6691542                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     20866560                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst          236                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data           98                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             334                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          236                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data           98                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            334                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.989796                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.997006                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.989796                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.997006                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.cpu.inst 60063.635593                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68984.969072                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 62662.342342                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 60063.635593                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68984.969072                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 62662.342342                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data           97                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          333                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data           97                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          333                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.cpu.inst     14107808                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data      6663800                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     20771608                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     14107808                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data      6663800                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     20771608                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.989796                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.997006                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.989796                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.997006                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 59778.847458                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 68698.969072                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 62377.201201                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 59778.847458                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 68698.969072                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 62377.201201                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks            5                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total            5                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.CleanEvict_mshr_misses::.writebacks           41                       # number of CleanEvict MSHR misses
system.l3cache.CleanEvict_mshr_misses::total           41                       # number of CleanEvict MSHR misses
system.l3cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3cache.ReadExReq_misses::.cpu.data           37                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total             37                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.cpu.data      2162446                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      2162446                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data           37                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total           37                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 58444.486486                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 58444.486486                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.cpu.data           37                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total           37                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      2151864                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      2151864                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58158.486486                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 58158.486486                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst          236                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data           60                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          296                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     14175018                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      4529096                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     18704114                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst          236                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data           61                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          297                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.983607                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.996633                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 60063.635593                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 75484.933333                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 63189.574324                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          236                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data           60                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          296                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14107808                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4511936                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     18619744                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.983607                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.996633                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59778.847458                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75198.933333                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 62904.540541                       # average ReadSharedReq mshr miss latency
system.l3cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse               39.009459                       # Cycle average of tags in use
system.l3cache.tags.total_refs                     43                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                   42                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.023810                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks    39.009459                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.001190                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.001190                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.001251                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                 6085                       # Number of tag accesses
system.l3cache.tags.data_accesses                6085                       # Number of data accesses
system.l3bus.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 296                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty             5                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                41                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                 37                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp                37                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            297                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side          713                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        21632                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                334                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      334    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  334                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               110110                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              190476                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2cache.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             222                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             365                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 587                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            222                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            365                       # number of overall hits
system.l2cache.overall_hits::total                587                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           237                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            98                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               335                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          237                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           98                       # number of overall misses
system.l2cache.overall_misses::total              335                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15369640                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7181174                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     22550814                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15369640                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7181174                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     22550814                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          459                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          463                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             922                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          459                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          463                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            922                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.516340                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.211663                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.363341                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.516340                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.211663                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.363341                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64850.801688                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 73277.285714                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67315.862687                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64850.801688                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 73277.285714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67315.862687                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           98                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          334                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           98                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          334                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15250378                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7153146                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22403524                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15250378                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7153146                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22403524                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.514161                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.211663                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.362256                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.514161                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.211663                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.362256                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 64620.245763                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 72991.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 67076.419162                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 64620.245763                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 72991.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 67076.419162                       # average overall mshr miss latency
system.l2cache.replacements                        44                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          274                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          274                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          274                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          274                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           63                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               63                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           37                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             37                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2342340                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2342340                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          100                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.370000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.370000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63306.486486                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63306.486486                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           37                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           37                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2331758                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2331758                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.370000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.370000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63020.486486                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63020.486486                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          222                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          302                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          524                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          237                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           61                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          298                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15369640                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4838834                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     20208474                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          459                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          363                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          822                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.516340                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.168044                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.362530                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64850.801688                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 79325.147541                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67813.671141                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          236                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           61                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          297                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15250378                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4821388                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     20071766                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.514161                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.168044                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.361314                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 64620.245763                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79039.147541                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67581.703704                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            11827.233071                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  43790                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                12036                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.638252                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks            1                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  2067.940364                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  9758.292707                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000061                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.126217                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.595599                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.721877                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        11992                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         9273                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2386                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731934                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                29805                       # Number of tag accesses
system.l2cache.tags.data_accesses               29805                       # Number of data accesses
system.cpu.pwrStateResidencyTicks::ON        66337414                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       139630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           139630                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       139630                       # number of overall hits
system.cpu.icache.overall_hits::total          139630                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          611                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            611                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          611                       # number of overall misses
system.cpu.icache.overall_misses::total           611                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22779328                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22779328                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22779328                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22779328                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       140241                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       140241                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       140241                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       140241                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004357                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004357                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004357                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004357                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37282.042553                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37282.042553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37282.042553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37282.042553                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          151                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          151                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16586570                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16586570                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16586570                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16586570                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003280                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003280                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003280                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003280                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36057.760870                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36057.760870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36057.760870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36057.760870                       # average overall mshr miss latency
system.cpu.icache.replacements                    459                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       139630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          139630                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          611                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           611                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22779328                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22779328                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       140241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       140241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37282.042553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37282.042553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          151                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16586570                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16586570                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36057.760870                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36057.760870                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.970795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1255795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               971                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1293.300721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.970795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2244315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2244315                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4576                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.prefetcher.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       111824                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           111824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       111824                       # number of overall hits
system.cpu.dcache.overall_hits::total          111824                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          823                       # number of overall misses
system.cpu.dcache.overall_misses::total           823                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25320724                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25320724                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25320724                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25320724                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       112647                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       112647                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       112647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       112647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30766.371810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30766.371810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30766.371810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30766.371810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          533                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   133.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          274                       # number of writebacks
system.cpu.dcache.writebacks::total               274                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          358                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          358                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          465                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9034740                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9034740                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9034740                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9034740                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004128                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19429.548387                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19429.548387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19429.548387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19429.548387                       # average overall mshr miss latency
system.cpu.dcache.replacements                    463                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          720                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           720                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22606298                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22606298                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        66052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        66052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31397.636111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31397.636111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          357                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          357                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6354634                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6354634                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17505.878788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17505.878788                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2714426                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2714426                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26353.650485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26353.650485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2680106                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2680106                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26275.549020                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26275.549020                       # average WriteReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     66337414                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              345057                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            353.904615                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1802815                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1802815                       # Number of data accesses

---------- End Simulation Statistics   ----------
