// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module adjustLocalExtrema (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dog_pyr_0_val_V_address0,
        dog_pyr_0_val_V_ce0,
        dog_pyr_0_val_V_q0,
        dog_pyr_0_val_V_address1,
        dog_pyr_0_val_V_ce1,
        dog_pyr_0_val_V_q1,
        dog_pyr_1_val_V_address0,
        dog_pyr_1_val_V_ce0,
        dog_pyr_1_val_V_q0,
        dog_pyr_1_val_V_address1,
        dog_pyr_1_val_V_ce1,
        dog_pyr_1_val_V_q1,
        dog_pyr_2_val_V_address0,
        dog_pyr_2_val_V_ce0,
        dog_pyr_2_val_V_q0,
        dog_pyr_2_val_V_address1,
        dog_pyr_2_val_V_ce1,
        dog_pyr_2_val_V_q1,
        dog_pyr_3_val_V_address0,
        dog_pyr_3_val_V_ce0,
        dog_pyr_3_val_V_q0,
        dog_pyr_3_val_V_address1,
        dog_pyr_3_val_V_ce1,
        dog_pyr_3_val_V_q1,
        dog_pyr_4_val_V_address0,
        dog_pyr_4_val_V_ce0,
        dog_pyr_4_val_V_q0,
        dog_pyr_4_val_V_address1,
        dog_pyr_4_val_V_ce1,
        dog_pyr_4_val_V_q1,
        dog_pyr_0_rows_read,
        dog_pyr_0_cols_read,
        octave,
        layer_read,
        r_read,
        c_read,
        kpt_pt_x_read,
        kpt_pt_y_read,
        kpt_sigma_V_read,
        kpt_response_V_read,
        kpt_octave_read,
        kpt_layer_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9
);

parameter    ap_ST_fsm_state1 = 52'd1;
parameter    ap_ST_fsm_state2 = 52'd2;
parameter    ap_ST_fsm_state3 = 52'd4;
parameter    ap_ST_fsm_state4 = 52'd8;
parameter    ap_ST_fsm_state5 = 52'd16;
parameter    ap_ST_fsm_state6 = 52'd32;
parameter    ap_ST_fsm_state7 = 52'd64;
parameter    ap_ST_fsm_state8 = 52'd128;
parameter    ap_ST_fsm_state9 = 52'd256;
parameter    ap_ST_fsm_state10 = 52'd512;
parameter    ap_ST_fsm_state11 = 52'd1024;
parameter    ap_ST_fsm_state12 = 52'd2048;
parameter    ap_ST_fsm_state13 = 52'd4096;
parameter    ap_ST_fsm_state14 = 52'd8192;
parameter    ap_ST_fsm_state15 = 52'd16384;
parameter    ap_ST_fsm_state16 = 52'd32768;
parameter    ap_ST_fsm_state17 = 52'd65536;
parameter    ap_ST_fsm_state18 = 52'd131072;
parameter    ap_ST_fsm_state19 = 52'd262144;
parameter    ap_ST_fsm_state20 = 52'd524288;
parameter    ap_ST_fsm_state21 = 52'd1048576;
parameter    ap_ST_fsm_state22 = 52'd2097152;
parameter    ap_ST_fsm_state23 = 52'd4194304;
parameter    ap_ST_fsm_state24 = 52'd8388608;
parameter    ap_ST_fsm_state25 = 52'd16777216;
parameter    ap_ST_fsm_state26 = 52'd33554432;
parameter    ap_ST_fsm_state27 = 52'd67108864;
parameter    ap_ST_fsm_state28 = 52'd134217728;
parameter    ap_ST_fsm_state29 = 52'd268435456;
parameter    ap_ST_fsm_state30 = 52'd536870912;
parameter    ap_ST_fsm_state31 = 52'd1073741824;
parameter    ap_ST_fsm_state32 = 52'd2147483648;
parameter    ap_ST_fsm_state33 = 52'd4294967296;
parameter    ap_ST_fsm_state34 = 52'd8589934592;
parameter    ap_ST_fsm_state35 = 52'd17179869184;
parameter    ap_ST_fsm_state36 = 52'd34359738368;
parameter    ap_ST_fsm_state37 = 52'd68719476736;
parameter    ap_ST_fsm_state38 = 52'd137438953472;
parameter    ap_ST_fsm_state39 = 52'd274877906944;
parameter    ap_ST_fsm_state40 = 52'd549755813888;
parameter    ap_ST_fsm_state41 = 52'd1099511627776;
parameter    ap_ST_fsm_state42 = 52'd2199023255552;
parameter    ap_ST_fsm_state43 = 52'd4398046511104;
parameter    ap_ST_fsm_state44 = 52'd8796093022208;
parameter    ap_ST_fsm_state45 = 52'd17592186044416;
parameter    ap_ST_fsm_state46 = 52'd35184372088832;
parameter    ap_ST_fsm_state47 = 52'd70368744177664;
parameter    ap_ST_fsm_state48 = 52'd140737488355328;
parameter    ap_ST_fsm_state49 = 52'd281474976710656;
parameter    ap_ST_fsm_state50 = 52'd562949953421312;
parameter    ap_ST_fsm_state51 = 52'd1125899906842624;
parameter    ap_ST_fsm_state52 = 52'd2251799813685248;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'd18446744073709551615;


input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] dog_pyr_0_val_V_address0;
output   dog_pyr_0_val_V_ce0;
input  [31:0] dog_pyr_0_val_V_q0;
output  [15:0] dog_pyr_0_val_V_address1;
output   dog_pyr_0_val_V_ce1;
input  [31:0] dog_pyr_0_val_V_q1;
output  [15:0] dog_pyr_1_val_V_address0;
output   dog_pyr_1_val_V_ce0;
input  [31:0] dog_pyr_1_val_V_q0;
output  [15:0] dog_pyr_1_val_V_address1;
output   dog_pyr_1_val_V_ce1;
input  [31:0] dog_pyr_1_val_V_q1;
output  [15:0] dog_pyr_2_val_V_address0;
output   dog_pyr_2_val_V_ce0;
input  [31:0] dog_pyr_2_val_V_q0;
output  [15:0] dog_pyr_2_val_V_address1;
output   dog_pyr_2_val_V_ce1;
input  [31:0] dog_pyr_2_val_V_q1;
output  [15:0] dog_pyr_3_val_V_address0;
output   dog_pyr_3_val_V_ce0;
input  [31:0] dog_pyr_3_val_V_q0;
output  [15:0] dog_pyr_3_val_V_address1;
output   dog_pyr_3_val_V_ce1;
input  [31:0] dog_pyr_3_val_V_q1;
output  [15:0] dog_pyr_4_val_V_address0;
output   dog_pyr_4_val_V_ce0;
input  [31:0] dog_pyr_4_val_V_q0;
output  [15:0] dog_pyr_4_val_V_address1;
output   dog_pyr_4_val_V_ce1;
input  [31:0] dog_pyr_4_val_V_q1;
input  [31:0] dog_pyr_0_rows_read;
input  [31:0] dog_pyr_0_cols_read;
input  [30:0] octave;
input  [2:0] layer_read;
input  [30:0] r_read;
input  [30:0] c_read;
input  [15:0] kpt_pt_x_read;
input  [15:0] kpt_pt_y_read;
input  [31:0] kpt_sigma_V_read;
input  [31:0] kpt_response_V_read;
input  [7:0] kpt_octave_read;
input  [7:0] kpt_layer_read;
output  [0:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [7:0] ap_return_8;
output  [7:0] ap_return_9;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] dog_pyr_0_val_V_address0;
reg dog_pyr_0_val_V_ce0;
reg[15:0] dog_pyr_0_val_V_address1;
reg dog_pyr_0_val_V_ce1;
reg[15:0] dog_pyr_1_val_V_address0;
reg dog_pyr_1_val_V_ce0;
reg[15:0] dog_pyr_1_val_V_address1;
reg dog_pyr_1_val_V_ce1;
reg[15:0] dog_pyr_2_val_V_address0;
reg dog_pyr_2_val_V_ce0;
reg[15:0] dog_pyr_2_val_V_address1;
reg dog_pyr_2_val_V_ce1;
reg[15:0] dog_pyr_3_val_V_address0;
reg dog_pyr_3_val_V_ce0;
reg[15:0] dog_pyr_3_val_V_address1;
reg dog_pyr_3_val_V_ce1;
reg[15:0] dog_pyr_4_val_V_address0;
reg dog_pyr_4_val_V_ce0;
reg[15:0] dog_pyr_4_val_V_address1;
reg dog_pyr_4_val_V_ce1;
reg[0:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[31:0] ap_return_6;
reg[31:0] ap_return_7;
reg[7:0] ap_return_8;
reg[7:0] ap_return_9;

(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] mask_table1687_address0;
reg    mask_table1687_ce0;
wire   [22:0] mask_table1687_q0;
reg   [4:0] mask_table1687_address1;
reg    mask_table1687_ce1;
wire   [22:0] mask_table1687_q1;
wire   [4:0] mask_table1687_address2;
reg    mask_table1687_ce2;
wire   [22:0] mask_table1687_q2;
reg   [4:0] one_half_table2683_address0;
reg    one_half_table2683_ce0;
wire   [23:0] one_half_table2683_q0;
reg   [4:0] one_half_table2683_address1;
reg    one_half_table2683_ce1;
wire   [23:0] one_half_table2683_q1;
wire   [4:0] one_half_table2683_address2;
reg    one_half_table2683_ce2;
wire   [23:0] one_half_table2683_q2;
wire   [31:0] grp_pow_generic_float_s_fu_1624_ap_return;
reg   [31:0] reg_1835;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state50;
wire   [31:0] r_read_cast_fu_1840_p1;
wire   [31:0] c_read_cast_fu_1844_p1;
wire   [31:0] layer_read_cast_fu_1848_p1;
wire   [31:0] octave_cast_fu_1852_p1;
reg   [31:0] octave_cast_reg_6656;
wire   [31:0] tmp_fu_1856_p2;
reg   [31:0] tmp_reg_6661;
wire   [31:0] tmp_s_fu_1862_p2;
reg   [31:0] tmp_s_reg_6666;
wire   [0:0] tmp_711_fu_1868_p2;
reg   [0:0] tmp_711_reg_6671;
wire    ap_CS_fsm_state2;
wire   [2:0] i_20_fu_1874_p2;
reg   [2:0] i_20_reg_6675;
wire   [17:0] tmp_1498_fu_1884_p2;
reg   [17:0] tmp_1498_reg_6680;
wire   [17:0] tmp_280_cast_fu_1894_p3;
reg   [17:0] tmp_280_cast_reg_6686;
wire   [17:0] tmp_1501_fu_1921_p2;
reg   [17:0] tmp_1501_reg_6717;
wire    ap_CS_fsm_state3;
wire   [2:0] tmp_1502_fu_1941_p1;
reg   [2:0] tmp_1502_reg_6748;
wire  signed [31:0] grp_fu_1665_p7;
reg  signed [31:0] p_Val2_s_reg_6754;
wire   [17:0] tmp_1503_fu_1946_p1;
reg   [17:0] tmp_1503_reg_6760;
wire   [17:0] tmp_285_cast_fu_1960_p3;
reg   [17:0] tmp_285_cast_reg_6766;
wire   [2:0] tmp_1221_t_fu_1983_p2;
reg   [2:0] tmp_1221_t_reg_6797;
wire   [2:0] tmp_1219_t_fu_1990_p2;
reg   [2:0] tmp_1219_t_reg_6803;
wire   [31:0] grp_fu_1680_p7;
reg   [31:0] p_Val2_155_reg_6809;
wire   [31:0] grp_fu_1695_p7;
reg   [31:0] p_Val2_157_reg_6814;
reg  signed [31:0] p_Val2_130_reg_6819;
wire    ap_CS_fsm_state4;
wire   [17:0] tmp_290_cast_fu_2020_p3;
reg   [17:0] tmp_290_cast_reg_6850;
wire  signed [31:0] grp_fu_1710_p7;
reg  signed [31:0] p_Val2_141_reg_6881;
reg   [31:0] H_0_2_V_reg_6887;
wire   [31:0] grp_fu_1725_p7;
reg   [31:0] p_Val2_159_reg_6892;
wire   [31:0] grp_fu_1740_p7;
reg   [31:0] p_Val2_161_reg_6897;
reg   [31:0] dD_0_V_reg_6902;
wire    ap_CS_fsm_state5;
wire   [17:0] tmp_292_fu_2136_p2;
reg   [17:0] tmp_292_reg_6957;
wire   [17:0] tmp_293_fu_2140_p2;
reg   [17:0] tmp_293_reg_6962;
reg   [31:0] dD_1_V_reg_6967;
reg   [31:0] dD_2_V_reg_6972;
wire   [31:0] H_0_0_V_fu_2201_p2;
reg   [31:0] H_0_0_V_reg_6977;
wire   [31:0] H_1_1_V_fu_2212_p2;
reg   [31:0] H_1_1_V_reg_6982;
wire   [31:0] H_2_2_V_fu_2224_p2;
reg   [31:0] H_2_2_V_reg_6987;
reg   [31:0] H_1_2_V_reg_6992;
wire    ap_CS_fsm_state6;
wire   [32:0] p_Val2_114_fu_2300_p2;
reg   [32:0] p_Val2_114_reg_7047;
wire    ap_CS_fsm_state7;
reg   [31:0] H_0_1_V_reg_7067;
wire   [0:0] tmp_690_fu_2352_p1;
reg   [0:0] tmp_690_reg_7072;
wire    ap_CS_fsm_state8;
wire    grp_solve_ap_fixed_s_fu_1608_ap_idle;
wire    grp_solve_ap_fixed_s_fu_1608_ap_ready;
wire    grp_solve_ap_fixed_s_fu_1608_ap_done;
reg    ap_block_state8_on_subcall_done;
wire   [31:0] p_Val2_120_fu_2383_p2;
reg   [31:0] p_Val2_120_reg_7076;
wire   [31:0] p_Val2_121_fu_2390_p2;
reg   [31:0] p_Val2_121_reg_7081;
wire   [31:0] p_Val2_122_fu_2397_p2;
reg   [31:0] p_Val2_122_reg_7086;
wire   [0:0] is_neg_12_fu_2414_p3;
reg   [0:0] is_neg_12_reg_7091;
wire   [0:0] icmp_fu_2450_p2;
reg   [0:0] icmp_reg_7096;
wire   [0:0] icmp15_fu_2502_p2;
reg   [0:0] icmp15_reg_7100;
wire   [0:0] icmp18_fu_2554_p2;
reg   [0:0] icmp18_reg_7104;
wire   [0:0] tmp_741_fu_2560_p2;
reg   [0:0] tmp_741_reg_7108;
wire   [0:0] is_neg_fu_2566_p3;
reg   [0:0] is_neg_reg_7113;
wire   [31:0] tmp32_V_87_fu_2600_p2;
reg   [31:0] tmp32_V_87_reg_7118;
wire   [7:0] tmp_1525_fu_2606_p1;
reg   [7:0] tmp_1525_reg_7123;
wire   [0:0] tmp_744_fu_2610_p2;
reg   [0:0] tmp_744_reg_7128;
wire   [0:0] is_neg_11_fu_2616_p3;
reg   [0:0] is_neg_11_reg_7133;
wire   [31:0] tmp32_V_91_fu_2650_p2;
reg   [31:0] tmp32_V_91_reg_7138;
wire   [7:0] tmp_1533_fu_2656_p1;
reg   [7:0] tmp_1533_reg_7143;
wire   [0:0] tmp_747_fu_2660_p2;
reg   [0:0] tmp_747_reg_7148;
wire   [31:0] tmp32_V_95_fu_2692_p2;
reg   [31:0] tmp32_V_95_reg_7153;
wire   [7:0] tmp_1540_fu_2698_p1;
reg   [7:0] tmp_1540_reg_7158;
wire   [0:0] tmp_751_fu_2702_p2;
reg   [0:0] tmp_751_reg_7163;
wire   [17:0] tmp_1550_fu_2712_p2;
reg   [17:0] tmp_1550_reg_7167;
wire   [17:0] tmp_308_cast_fu_2722_p3;
reg   [17:0] tmp_308_cast_reg_7173;
wire   [31:0] tmp32_V_fu_2745_p1;
reg   [31:0] tmp32_V_reg_7204;
wire    ap_CS_fsm_state10;
reg   [7:0] p_Result_s_reg_7209;
wire   [31:0] tmp32_V_116_fu_2759_p1;
reg   [31:0] tmp32_V_116_reg_7214;
reg   [7:0] p_Result_72_reg_7219;
wire   [31:0] tmp32_V_117_fu_2773_p1;
reg   [31:0] tmp32_V_117_reg_7224;
reg   [7:0] p_Result_77_reg_7229;
wire   [31:0] x_assign_fu_2829_p3;
reg   [31:0] x_assign_reg_7234;
wire    ap_CS_fsm_state11;
wire   [31:0] t_V_41_fu_2836_p1;
reg   [31:0] t_V_41_reg_7239;
wire   [0:0] tmp_i_i_fu_2850_p2;
reg   [0:0] tmp_i_i_reg_7245;
wire   [0:0] tmp_1685_i_i_fu_2856_p2;
reg   [0:0] tmp_1685_i_i_reg_7251;
wire   [31:0] x_assign_72_fu_2920_p3;
reg   [31:0] x_assign_72_reg_7266;
wire   [31:0] t_V_45_fu_2927_p1;
reg   [31:0] t_V_45_reg_7271;
wire   [0:0] tmp_i_i1_fu_2941_p2;
reg   [0:0] tmp_i_i1_reg_7277;
wire   [0:0] tmp_1685_i_i1_fu_2947_p2;
reg   [0:0] tmp_1685_i_i1_reg_7283;
wire   [31:0] x_assign_74_fu_3011_p3;
reg   [31:0] x_assign_74_reg_7298;
wire   [31:0] t_V_49_fu_3018_p1;
reg   [31:0] t_V_49_reg_7303;
wire   [0:0] tmp_i_i2_fu_3032_p2;
reg   [0:0] tmp_i_i2_reg_7309;
wire   [0:0] tmp_1685_i_i2_fu_3038_p2;
reg   [0:0] tmp_1685_i_i2_reg_7315;
wire   [31:0] x_assign_s_fu_3139_p3;
reg   [31:0] x_assign_s_reg_7330;
wire    ap_CS_fsm_state12;
wire   [31:0] x_assign_73_fu_3225_p3;
reg   [31:0] x_assign_73_reg_7335;
wire   [31:0] x_assign_75_fu_3311_p3;
reg   [31:0] x_assign_75_reg_7340;
wire   [31:0] tmp_743_fu_3461_p2;
reg   [31:0] tmp_743_reg_7345;
wire    ap_CS_fsm_state13;
wire   [31:0] tmp_746_fu_3610_p2;
reg   [31:0] tmp_746_reg_7355;
wire   [31:0] tmp_749_fu_3759_p2;
reg   [31:0] tmp_749_reg_7365;
wire   [0:0] icmp26_fu_3775_p2;
reg   [0:0] icmp26_reg_7374;
wire   [0:0] or_cond_223_fu_3786_p2;
reg   [0:0] or_cond_223_reg_7379;
wire    ap_CS_fsm_state14;
wire   [0:0] or_cond5_224_fu_3800_p2;
reg   [0:0] or_cond5_224_reg_7383;
wire   [0:0] or_cond6_225_fu_3815_p2;
reg   [0:0] or_cond6_225_reg_7387;
wire   [17:0] tmp_1553_fu_3825_p2;
reg   [17:0] tmp_1553_reg_7391;
wire    ap_CS_fsm_state16;
reg   [31:0] dog_pyr_0_val_V_loa_26_reg_7422;
reg   [31:0] dog_pyr_1_val_V_loa_27_reg_7427;
reg   [31:0] dog_pyr_2_val_V_loa_27_reg_7432;
reg   [31:0] dog_pyr_3_val_V_loa_27_reg_7437;
reg   [31:0] dog_pyr_4_val_V_loa_26_reg_7442;
wire   [17:0] tmp_1554_fu_3845_p1;
reg   [17:0] tmp_1554_reg_7447;
wire   [17:0] tmp_313_cast_fu_3859_p3;
reg   [17:0] tmp_313_cast_reg_7453;
reg   [31:0] dog_pyr_0_val_V_loa_27_reg_7484;
wire    ap_CS_fsm_state17;
reg   [31:0] dog_pyr_1_val_V_loa_28_reg_7489;
reg   [31:0] dog_pyr_2_val_V_loa_28_reg_7494;
reg   [31:0] dog_pyr_3_val_V_loa_28_reg_7499;
reg   [31:0] dog_pyr_4_val_V_loa_27_reg_7504;
wire   [17:0] tmp_318_cast_fu_3905_p3;
reg   [17:0] tmp_318_cast_reg_7534;
reg   [31:0] dog_pyr_0_val_V_loa_28_reg_7565;
reg   [31:0] dog_pyr_1_val_V_loa_29_reg_7570;
reg   [31:0] dog_pyr_2_val_V_loa_29_reg_7575;
reg   [31:0] dog_pyr_3_val_V_loa_29_reg_7580;
reg   [31:0] dog_pyr_4_val_V_loa_28_reg_7585;
reg   [31:0] dog_pyr_0_val_V_loa_29_reg_7590;
wire    ap_CS_fsm_state18;
reg   [31:0] dog_pyr_1_val_V_loa_30_reg_7595;
reg   [31:0] dog_pyr_2_val_V_loa_30_reg_7600;
reg   [31:0] dog_pyr_3_val_V_loa_30_reg_7605;
reg   [31:0] dog_pyr_4_val_V_loa_29_reg_7610;
reg   [31:0] dog_pyr_0_val_V_loa_30_reg_7615;
reg   [31:0] dog_pyr_1_val_V_loa_31_reg_7622;
reg   [31:0] dog_pyr_2_val_V_loa_31_reg_7629;
reg   [31:0] dog_pyr_3_val_V_loa_31_reg_7636;
reg   [31:0] dog_pyr_4_val_V_loa_30_reg_7643;
wire   [2:0] tmp_1548_fu_3927_p1;
reg   [2:0] tmp_1548_reg_7650;
wire    ap_CS_fsm_state19;
wire   [63:0] p_Val2_126_fu_4049_p2;
reg   [63:0] p_Val2_126_reg_7661;
wire   [63:0] p_Val2_127_fu_4063_p2;
reg   [63:0] p_Val2_127_reg_7666;
wire   [63:0] p_Val2_129_fu_4077_p2;
reg   [63:0] p_Val2_129_reg_7671;
wire   [31:0] p_Val2_131_fu_4166_p2;
reg   [31:0] p_Val2_131_reg_7676;
wire    ap_CS_fsm_state20;
reg   [0:0] tmp_1561_reg_7682;
wire    ap_CS_fsm_state21;
reg   [15:0] dog_pyr_0_val_V_add_30_reg_7737;
reg   [15:0] dog_pyr_0_val_V_add_31_reg_7742;
reg   [15:0] dog_pyr_1_val_V_add_30_reg_7747;
reg   [15:0] dog_pyr_1_val_V_add_31_reg_7752;
reg   [15:0] dog_pyr_2_val_V_add_30_reg_7757;
reg   [15:0] dog_pyr_2_val_V_add_31_reg_7762;
reg   [15:0] dog_pyr_3_val_V_add_30_reg_7767;
reg   [15:0] dog_pyr_3_val_V_add_31_reg_7772;
reg   [15:0] dog_pyr_4_val_V_add_30_reg_7777;
reg   [15:0] dog_pyr_4_val_V_add_31_reg_7782;
wire  signed [31:0] agg_result_V_i_i3_fu_4247_p3;
reg  signed [31:0] agg_result_V_i_i3_reg_7787;
wire   [0:0] tmp_765_fu_4275_p2;
reg   [0:0] tmp_765_reg_7792;
wire  signed [31:0] p_Val2_134_fu_4293_p2;
reg  signed [31:0] p_Val2_134_reg_7796;
wire  signed [31:0] p_Val2_136_fu_4305_p2;
reg  signed [31:0] p_Val2_136_reg_7802;
wire   [32:0] p_Val2_137_fu_4319_p2;
reg   [32:0] p_Val2_137_reg_7808;
wire    ap_CS_fsm_state22;
reg   [31:0] tmp_772_reg_7813;
wire    ap_CS_fsm_state23;
wire   [31:0] tmp_773_fu_4389_p4;
reg   [31:0] tmp_773_reg_7818;
wire    ap_CS_fsm_state24;
wire   [0:0] tmp_774_fu_4399_p2;
reg   [0:0] tmp_774_reg_7823;
wire   [63:0] r_V_24_fu_4409_p2;
reg   [63:0] r_V_24_reg_7827;
wire   [82:0] r_V_25_fu_4418_p2;
reg   [82:0] r_V_25_reg_7832;
wire    ap_CS_fsm_state25;
wire   [0:0] tmp_775_fu_4437_p2;
reg   [0:0] tmp_775_reg_7837;
wire    ap_CS_fsm_state26;
wire   [7:0] tmp_1619_fu_4442_p1;
reg   [7:0] tmp_1619_reg_7841;
wire   [0:0] tmp_804_fu_4477_p2;
reg   [0:0] tmp_804_reg_7846;
wire   [0:0] is_neg_15_fu_4483_p3;
reg   [0:0] is_neg_15_reg_7851;
wire   [47:0] p_Val2_288_fu_4497_p3;
reg   [47:0] p_Val2_288_reg_7856;
wire   [31:0] grp_fu_1659_p1;
reg   [31:0] y_assign_reg_7862;
wire    ap_CS_fsm_state27;
wire   [31:0] msb_idx_11_fu_4538_p2;
reg   [31:0] msb_idx_11_reg_7867;
wire   [30:0] msb_idx_12_fu_4556_p3;
reg   [30:0] msb_idx_12_reg_7872;
wire   [0:0] icmp48_fu_4574_p2;
reg   [0:0] icmp48_reg_7877;
wire   [31:0] tmp32_V_112_fu_4638_p1;
reg   [31:0] tmp32_V_112_reg_7882;
wire   [31:0] tmp32_V_113_fu_4660_p3;
reg   [31:0] tmp32_V_113_reg_7887;
wire    ap_CS_fsm_state28;
wire   [31:0] tmp32_V_120_fu_4666_p1;
reg   [31:0] tmp32_V_120_reg_7892;
wire    ap_CS_fsm_state30;
reg   [7:0] p_Result_98_reg_7897;
wire   [31:0] p_03_i9_fu_4724_p3;
reg   [31:0] p_03_i9_reg_7902;
wire    ap_CS_fsm_state31;
wire   [31:0] grp_fu_1645_p2;
reg   [31:0] y_assign_3_reg_7907;
wire    ap_CS_fsm_state38;
reg   [0:0] isneg_reg_7912;
wire    ap_CS_fsm_state40;
reg   [10:0] exp_tmp_V_reg_7918;
wire   [51:0] tmp_1565_fu_4757_p1;
reg   [51:0] tmp_1565_reg_7923;
wire   [0:0] tmp_777_fu_4761_p2;
reg   [0:0] tmp_777_reg_7928;
wire   [31:0] scale_V_fu_4995_p3;
reg   [31:0] scale_V_reg_7934;
wire    ap_CS_fsm_state41;
wire   [48:0] r_V_27_fu_5019_p2;
reg   [48:0] r_V_27_reg_7939;
wire   [48:0] r_V_28_fu_5041_p2;
reg   [48:0] r_V_28_reg_7944;
wire   [78:0] tmp_1569_fu_5059_p1;
reg   [78:0] tmp_1569_reg_7949;
wire    ap_CS_fsm_state42;
wire   [0:0] tmp_788_fu_5063_p2;
reg   [0:0] tmp_788_reg_7955;
reg   [0:0] is_neg_13_reg_7960;
wire   [78:0] tmp_1594_fu_5086_p1;
reg   [78:0] tmp_1594_reg_7966;
wire   [0:0] tmp_796_fu_5090_p2;
reg   [0:0] tmp_796_reg_7972;
reg   [0:0] is_neg_14_reg_7977;
wire   [78:0] p_Val2_266_fu_5109_p3;
reg   [78:0] p_Val2_266_reg_7983;
wire    ap_CS_fsm_state43;
wire   [31:0] msb_idx_fu_5195_p2;
reg   [31:0] msb_idx_reg_7989;
wire   [30:0] tmp_1573_fu_5201_p1;
reg   [30:0] tmp_1573_reg_7994;
reg   [0:0] tmp_1574_reg_7999;
wire   [78:0] p_Val2_277_fu_5218_p3;
reg   [78:0] p_Val2_277_reg_8004;
wire   [31:0] msb_idx_9_fu_5304_p2;
reg   [31:0] msb_idx_9_reg_8010;
wire   [30:0] tmp_1598_fu_5310_p1;
reg   [30:0] tmp_1598_reg_8015;
reg   [0:0] tmp_1599_reg_8020;
wire   [31:0] tmp32_V_101_fu_5428_p3;
reg   [31:0] tmp32_V_101_reg_8025;
wire    ap_CS_fsm_state44;
wire   [31:0] tmp32_V_107_fu_5542_p3;
reg   [31:0] tmp32_V_107_reg_8030;
wire   [31:0] tmp32_V_118_fu_5550_p1;
reg   [31:0] tmp32_V_118_reg_8035;
wire    ap_CS_fsm_state46;
reg   [7:0] p_Result_85_reg_8040;
wire   [31:0] tmp32_V_119_fu_5564_p1;
reg   [31:0] tmp32_V_119_reg_8045;
reg   [7:0] p_Result_92_reg_8050;
wire   [31:0] x_assign_76_fu_5622_p3;
reg   [31:0] x_assign_76_reg_8055;
wire    ap_CS_fsm_state47;
wire   [31:0] t_V_54_fu_5629_p1;
reg   [31:0] t_V_54_reg_8060;
wire   [0:0] tmp_i_i3_fu_5643_p2;
reg   [0:0] tmp_i_i3_reg_8066;
wire   [0:0] tmp_1685_i_i3_fu_5649_p2;
reg   [0:0] tmp_1685_i_i3_reg_8072;
wire   [31:0] x_assign_78_fu_5715_p3;
reg   [31:0] x_assign_78_reg_8087;
wire   [31:0] t_V_58_fu_5722_p1;
reg   [31:0] t_V_58_reg_8092;
wire   [0:0] tmp_i_i4_fu_5736_p2;
reg   [0:0] tmp_i_i4_reg_8098;
wire   [0:0] tmp_1685_i_i4_fu_5742_p2;
reg   [0:0] tmp_1685_i_i4_reg_8104;
reg   [0:0] p_Result_341_reg_8119;
wire    ap_CS_fsm_state48;
wire   [15:0] p_Val2_196_fu_5972_p3;
reg   [15:0] p_Val2_196_reg_8124;
reg   [0:0] p_Result_346_reg_8130;
wire   [15:0] p_Val2_200_fu_6188_p3;
reg   [15:0] p_Val2_200_reg_8135;
wire   [15:0] p_Val2_276_fu_6201_p3;
reg   [15:0] p_Val2_276_reg_8141;
wire    ap_CS_fsm_state49;
wire   [15:0] p_Val2_287_fu_6212_p3;
reg   [15:0] p_Val2_287_reg_8146;
wire   [0:0] isneg_7_fu_6226_p3;
reg   [0:0] isneg_7_reg_8151;
wire    ap_CS_fsm_state51;
wire   [53:0] man_V_35_fu_6270_p3;
reg   [53:0] man_V_35_reg_8156;
wire   [0:0] tmp_809_fu_6278_p2;
reg   [0:0] tmp_809_reg_8161;
wire  signed [11:0] sh_amt_7_fu_6308_p3;
reg  signed [11:0] sh_amt_7_reg_8166;
wire   [0:0] tmp_813_fu_6316_p2;
reg   [0:0] tmp_813_reg_8172;
wire   [31:0] tmp_1641_fu_6322_p1;
reg   [31:0] tmp_1641_reg_8177;
wire   [0:0] sel_tmp39_fu_6354_p2;
reg   [0:0] sel_tmp39_reg_8183;
wire   [0:0] sel_tmp54_fu_6372_p2;
reg   [0:0] sel_tmp54_reg_8189;
wire    grp_solve_ap_fixed_s_fu_1608_ap_start;
wire   [0:0] grp_solve_ap_fixed_s_fu_1608_ap_return_0;
wire   [31:0] grp_solve_ap_fixed_s_fu_1608_ap_return_1;
wire   [31:0] grp_solve_ap_fixed_s_fu_1608_ap_return_2;
wire   [31:0] grp_solve_ap_fixed_s_fu_1608_ap_return_3;
wire    grp_pow_generic_float_s_fu_1624_ap_start;
wire    grp_pow_generic_float_s_fu_1624_ap_done;
wire    grp_pow_generic_float_s_fu_1624_ap_idle;
wire    grp_pow_generic_float_s_fu_1624_ap_ready;
reg   [31:0] grp_pow_generic_float_s_fu_1624_exp;
reg   [31:0] p_Val2_128_reg_1281;
reg   [31:0] p_Val2_132_reg_1291;
reg   [31:0] p_Val2_164_reg_1301;
reg   [31:0] tmp_708_reg_1311;
reg   [31:0] tmp_709_reg_1323;
reg   [31:0] tmp_710_reg_1335;
reg   [2:0] i_reg_1347;
reg  signed [31:0] p_Val2_123_reg_1359;
reg  signed [31:0] p_Val2_124_reg_1370;
reg  signed [31:0] p_Val2_125_reg_1381;
reg   [31:0] c_1_ph_reg_1392;
reg   [31:0] r_1_ph_reg_1407;
reg   [31:0] layer_1_ph_reg_1422;
reg   [15:0] ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10;
reg   [15:0] kpt_pt_y_write_assig_reg_1437;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state15;
reg   [31:0] ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10;
reg   [31:0] kpt_sigma_V_write_as_reg_1452;
reg   [15:0] ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10;
reg   [15:0] kpt_pt_x_write_assig_reg_1467;
reg   [31:0] ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10;
reg   [31:0] kpt_response_V_write_reg_1482;
reg   [31:0] ap_phi_mux_c_1_phi_fu_1500_p10;
reg   [31:0] c_1_reg_1497;
reg   [7:0] ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10;
reg   [7:0] kpt_octave_write_ass_reg_1517;
reg   [31:0] ap_phi_mux_r_1_phi_fu_1535_p10;
reg   [31:0] r_1_reg_1532;
reg   [7:0] ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10;
reg   [7:0] kpt_layer_write_assi_reg_1552;
wire   [7:0] tmp_1620_fu_6378_p1;
reg   [31:0] ap_phi_mux_layer_1_phi_fu_1570_p10;
reg   [31:0] layer_1_reg_1567;
reg   [0:0] ap_phi_mux_p_s_phi_fu_1591_p10;
reg   [0:0] p_s_reg_1587;
reg    grp_solve_ap_fixed_s_fu_1608_ap_start_reg;
reg    grp_pow_generic_float_s_fu_1624_ap_start_reg;
reg   [51:0] ap_NS_fsm;
wire    ap_NS_fsm_state28;
wire    ap_NS_fsm_state39;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state32;
wire  signed [63:0] tmp_281_cast_fu_1908_p1;
wire  signed [63:0] tmp_282_cast_fu_1932_p1;
wire  signed [63:0] tmp_286_cast_fu_1974_p1;
wire  signed [63:0] tmp_283_cast_fu_2001_p1;
wire  signed [63:0] tmp_291_cast_fu_2033_p1;
wire  signed [63:0] tmp_287_cast_fu_2114_p1;
wire  signed [63:0] tmp_288_cast_fu_2127_p1;
wire  signed [63:0] tmp_292_cast_fu_2276_p1;
wire  signed [63:0] tmp_293_cast_fu_2284_p1;
wire  signed [63:0] tmp_309_cast_fu_2736_p1;
wire   [63:0] tmp_1686_i_i_fu_2872_p1;
wire   [63:0] tmp_1686_i_i1_fu_2963_p1;
wire   [63:0] tmp_1686_i_i2_fu_3054_p1;
wire  signed [63:0] tmp_310_cast_fu_3836_p1;
wire  signed [63:0] tmp_314_cast_fu_3873_p1;
wire  signed [63:0] tmp_311_cast_fu_3886_p1;
wire  signed [63:0] tmp_319_cast_fu_3918_p1;
wire  signed [63:0] tmp_315_cast_fu_4184_p1;
wire  signed [63:0] tmp_316_cast_fu_4197_p1;
wire  signed [63:0] tmp_320_cast_fu_4210_p1;
wire  signed [63:0] tmp_321_cast_fu_4223_p1;
wire   [63:0] tmp_1686_i_i3_fu_5665_p1;
wire   [63:0] tmp_1686_i_i4_fu_5758_p1;
reg   [31:0] p_Val2_224_fu_336;
reg   [31:0] p_Val2_225_fu_340;
reg   [31:0] p_Val2_226_fu_344;
reg   [31:0] grp_fu_1650_p0;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state45;
reg   [31:0] grp_fu_1653_p0;
reg   [2:0] grp_fu_1665_p6;
reg   [2:0] grp_fu_1680_p6;
reg   [2:0] grp_fu_1695_p6;
reg   [2:0] grp_fu_1755_p6;
reg   [2:0] grp_fu_1765_p6;
reg   [2:0] grp_fu_1775_p6;
reg   [2:0] grp_fu_1785_p6;
wire   [17:0] tmp_1497_fu_1880_p1;
wire   [9:0] tmp_1499_fu_1890_p1;
wire   [17:0] tmp_281_fu_1902_p2;
wire   [17:0] tmp_1500_fu_1917_p1;
wire   [17:0] tmp_282_fu_1927_p2;
wire   [9:0] tmp_1504_fu_1950_p1;
wire   [9:0] tmp_1505_fu_1954_p2;
wire   [17:0] tmp_286_fu_1968_p2;
wire   [17:0] tmp_283_fu_1997_p2;
wire   [9:0] tmp_1506_fu_2010_p1;
wire   [9:0] tmp_1507_fu_2014_p2;
wire   [17:0] tmp_291_fu_2028_p2;
wire  signed [32:0] tmp_730_fu_2042_p1;
wire  signed [32:0] tmp_731_fu_2045_p1;
wire   [32:0] p_Val2_116_fu_2049_p2;
wire  signed [33:0] tmp_733_fu_2055_p1;
wire  signed [33:0] tmp_734_fu_2059_p1;
wire  signed [33:0] tmp_869_cast_fu_2068_p1;
wire   [33:0] p_Val2_117_fu_2062_p2;
wire   [33:0] r_V_16_fu_2072_p2;
wire  signed [32:0] tmp_712_fu_2088_p1;
wire  signed [32:0] tmp_713_fu_2091_p1;
wire   [32:0] r_V_fu_2094_p2;
wire   [17:0] tmp_287_fu_2110_p2;
wire   [17:0] tmp_288_fu_2123_p2;
wire  signed [32:0] tmp_714_fu_2144_p1;
wire  signed [32:0] tmp_715_fu_2147_p1;
wire   [32:0] r_V_13_fu_2151_p2;
wire  signed [31:0] tmp_716_fu_2167_p0;
wire  signed [31:0] tmp_721_fu_2171_p0;
wire  signed [32:0] tmp_716_fu_2167_p1;
wire  signed [32:0] tmp_721_fu_2171_p1;
wire   [32:0] r_V_14_fu_2175_p2;
wire   [31:0] p_Val2_227_fu_2191_p0;
wire   [31:0] p_Val2_112_fu_2197_p2;
wire   [31:0] p_Val2_227_fu_2191_p2;
wire   [31:0] p_Val2_s_221_fu_2207_p2;
wire  signed [31:0] p_Val2_113_fu_2218_p0;
wire  signed [31:0] p_Val2_113_fu_2218_p1;
wire   [31:0] p_Val2_113_fu_2218_p2;
wire  signed [32:0] tmp_735_fu_2230_p1;
wire  signed [32:0] tmp_738_fu_2233_p1;
wire   [32:0] p_Val2_118_fu_2237_p2;
wire  signed [33:0] tmp_739_fu_2243_p1;
wire  signed [33:0] tmp_740_fu_2247_p1;
wire  signed [33:0] tmp_875_cast_fu_2256_p1;
wire   [33:0] p_Val2_119_fu_2250_p2;
wire   [33:0] r_V_17_fu_2260_p2;
wire   [31:0] tmp_725_fu_2292_p0;
wire   [31:0] tmp_726_fu_2296_p0;
wire  signed [32:0] tmp_725_fu_2292_p1;
wire  signed [32:0] tmp_726_fu_2296_p1;
wire   [31:0] tmp_729_fu_2321_p0;
wire  signed [33:0] tmp_727_fu_2318_p1;
wire  signed [33:0] tmp_729_fu_2321_p1;
wire   [31:0] tmp_863_cast_fu_2331_p0;
wire  signed [33:0] tmp_863_cast_fu_2331_p1;
wire   [33:0] p_Val2_115_fu_2325_p2;
wire   [33:0] r_V_15_fu_2335_p2;
reg   [31:0] p_Result_317_fu_2404_p4;
wire   [16:0] tmp_1511_fu_2422_p4;
wire   [16:0] tmp_1512_fu_2432_p4;
wire   [16:0] tmp_1513_fu_2442_p3;
reg   [31:0] p_Result_318_fu_2456_p4;
wire   [0:0] tmp_1515_fu_2466_p3;
wire   [16:0] tmp_1516_fu_2474_p4;
wire   [16:0] tmp_1517_fu_2484_p4;
wire   [16:0] tmp_1518_fu_2494_p3;
reg   [31:0] p_Result_319_fu_2508_p4;
wire   [0:0] tmp_1520_fu_2518_p3;
wire   [16:0] tmp_1521_fu_2526_p4;
wire   [16:0] tmp_1522_fu_2536_p4;
wire   [16:0] tmp_1523_fu_2546_p3;
wire   [31:0] tmp_V_fu_2574_p3;
reg   [31:0] p_Result_320_fu_2582_p4;
reg   [31:0] num_zeros_fu_2592_p3;
wire   [31:0] tmp_V_2_fu_2624_p3;
reg   [31:0] p_Result_325_fu_2632_p4;
reg   [31:0] num_zeros_11_fu_2642_p3;
wire   [31:0] tmp_V_3_fu_2666_p3;
reg   [31:0] p_Result_330_fu_2674_p4;
reg   [31:0] num_zeros_12_fu_2684_p3;
wire   [17:0] tmp_1549_fu_2708_p1;
wire   [9:0] tmp_1551_fu_2718_p1;
wire   [17:0] tmp_309_fu_2730_p2;
wire   [31:0] grp_fu_1650_p1;
wire   [31:0] grp_fu_1653_p1;
wire   [31:0] grp_fu_1656_p1;
wire   [0:0] tmp_742_fu_2787_p2;
wire   [7:0] tmp_692_fu_2792_p2;
wire   [7:0] tmp_693_fu_2797_p1;
wire   [7:0] p_Repl2_86_trunc_fu_2801_p2;
wire   [8:0] tmp_694_fu_2807_p3;
wire   [31:0] p_Result_321_fu_2814_p5;
wire   [31:0] f_fu_2825_p1;
wire   [7:0] loc_V_fu_2840_p4;
wire   [4:0] index_V_fu_2862_p4;
wire   [0:0] tmp_745_fu_2878_p2;
wire   [7:0] tmp_717_fu_2883_p2;
wire   [7:0] tmp_718_fu_2888_p1;
wire   [7:0] p_Repl2_89_trunc_fu_2892_p2;
wire   [8:0] tmp_719_fu_2898_p3;
wire   [31:0] p_Result_326_fu_2905_p5;
wire   [31:0] f_29_fu_2916_p1;
wire   [7:0] loc_V_33_fu_2931_p4;
wire   [4:0] index_V_3_fu_2953_p4;
wire   [0:0] tmp_748_fu_2969_p2;
wire   [7:0] tmp_722_fu_2974_p2;
wire   [7:0] tmp_723_fu_2979_p1;
wire   [7:0] p_Repl2_92_trunc_fu_2983_p2;
wire   [8:0] tmp_724_fu_2989_p3;
wire   [31:0] p_Result_331_fu_2996_p5;
wire   [31:0] f_31_fu_3007_p1;
wire   [7:0] loc_V_37_fu_3022_p4;
wire   [4:0] index_V_4_fu_3044_p4;
wire   [0:0] p_Result_s_222_fu_3060_p3;
wire   [31:0] one_half_i_cast_i_fu_3075_p1;
wire   [31:0] p_Val2_163_fu_3079_p2;
wire   [22:0] loc_V_30_fu_3084_p1;
wire   [22:0] tmp_1688_i_i_fu_3088_p2;
wire   [8:0] tmp_412_fu_3100_p4;
wire   [22:0] xs_sig_V_fu_3094_p2;
wire   [31:0] p_Result_322_fu_3067_p3;
wire   [31:0] p_Result_323_fu_3110_p3;
wire   [31:0] sel_tmp_v_i_fu_3118_p3;
wire   [0:0] sel_tmp1_i_fu_3129_p2;
wire   [0:0] sel_tmp2_i_fu_3134_p2;
wire   [31:0] sel_tmp_i_fu_3125_p1;
wire   [0:0] p_Result_264_fu_3146_p3;
wire   [31:0] one_half_i_cast_i1_fu_3161_p1;
wire   [31:0] p_Val2_165_fu_3165_p2;
wire   [22:0] loc_V_34_fu_3170_p1;
wire   [22:0] tmp_1688_i_i1_fu_3174_p2;
wire   [8:0] tmp_413_fu_3186_p4;
wire   [22:0] xs_sig_V_1_fu_3180_p2;
wire   [31:0] p_Result_327_fu_3153_p3;
wire   [31:0] p_Result_328_fu_3196_p3;
wire   [31:0] sel_tmp_v_i1_fu_3204_p3;
wire   [0:0] sel_tmp1_i1_fu_3215_p2;
wire   [0:0] sel_tmp2_i1_fu_3220_p2;
wire   [31:0] sel_tmp_i1_fu_3211_p1;
wire   [0:0] p_Result_278_fu_3232_p3;
wire   [31:0] one_half_i_cast_i2_fu_3247_p1;
wire   [31:0] p_Val2_167_fu_3251_p2;
wire   [22:0] loc_V_38_fu_3256_p1;
wire   [22:0] tmp_1688_i_i2_fu_3260_p2;
wire   [8:0] tmp_414_fu_3272_p4;
wire   [22:0] xs_sig_V_2_fu_3266_p2;
wire   [31:0] p_Result_332_fu_3239_p3;
wire   [31:0] p_Result_333_fu_3282_p3;
wire   [31:0] sel_tmp_v_i2_fu_3290_p3;
wire   [0:0] sel_tmp1_i2_fu_3301_p2;
wire   [0:0] sel_tmp2_i2_fu_3306_p2;
wire   [31:0] sel_tmp_i2_fu_3297_p1;
wire   [31:0] p_Val2_239_fu_3318_p1;
wire   [22:0] loc_V_32_fu_3339_p1;
wire   [24:0] tmp_1701_i_i_i_fu_3343_p4;
wire   [7:0] loc_V_31_fu_3329_p4;
wire   [8:0] tmp_i_i_i_i_cast_fu_3357_p1;
wire   [8:0] sh_assign_fu_3361_p2;
wire   [7:0] tmp_1702_i_i_i_fu_3375_p2;
wire   [0:0] isNeg_fu_3367_p3;
wire  signed [8:0] tmp_1702_i_i_i_cast_fu_3381_p1;
wire  signed [8:0] sh_assign_s_fu_3385_p3;
wire  signed [31:0] sh_assign_6_i_i_i_ca_fu_3393_p1;
wire  signed [24:0] sh_assign_6_i_i_i_ca_7_fu_3397_p1;
wire   [78:0] tmp_1701_i_i_i_cast5_fu_3353_p1;
wire   [78:0] tmp_1703_i_i_i_fu_3401_p1;
wire   [24:0] tmp_1704_i_i_i_fu_3405_p2;
wire   [0:0] tmp_1531_fu_3417_p3;
wire   [78:0] tmp_1705_i_i_i_fu_3411_p2;
wire   [31:0] tmp_296_fu_3425_p1;
wire   [31:0] tmp_297_fu_3429_p4;
wire   [31:0] p_Val2_168_fu_3439_p3;
wire   [0:0] p_Result_324_fu_3321_p3;
wire   [31:0] p_Val2_i_i_i_fu_3447_p2;
wire   [31:0] p_Val2_241_fu_3453_p3;
wire   [31:0] p_Val2_250_fu_3467_p1;
wire   [22:0] loc_V_36_fu_3488_p1;
wire   [24:0] tmp_1701_i_i_i2_fu_3492_p4;
wire   [7:0] loc_V_35_fu_3478_p4;
wire   [8:0] tmp_i_i_i_i42_cast_fu_3506_p1;
wire   [8:0] sh_assign_1_fu_3510_p2;
wire   [7:0] tmp_1702_i_i_i2_fu_3524_p2;
wire   [0:0] isNeg_3_fu_3516_p3;
wire  signed [8:0] tmp_1702_i_i_i45_cas_fu_3530_p1;
wire  signed [8:0] sh_assign_2_fu_3534_p3;
wire  signed [31:0] sh_assign_6_i_i_i46_s_fu_3542_p1;
wire  signed [24:0] sh_assign_6_i_i_i46_1_fu_3546_p1;
wire   [78:0] tmp_1701_i_i_i41_cas_fu_3502_p1;
wire   [78:0] tmp_1703_i_i_i2_fu_3550_p1;
wire   [24:0] tmp_1704_i_i_i2_fu_3554_p2;
wire   [0:0] tmp_1539_fu_3566_p3;
wire   [78:0] tmp_1705_i_i_i2_fu_3560_p2;
wire   [31:0] tmp_300_fu_3574_p1;
wire   [31:0] tmp_301_fu_3578_p4;
wire   [31:0] p_Val2_187_fu_3588_p3;
wire   [0:0] p_Result_329_fu_3470_p3;
wire   [31:0] p_Val2_i_i_i2_fu_3596_p2;
wire   [31:0] p_Val2_252_fu_3602_p3;
wire   [31:0] p_Val2_261_fu_3616_p1;
wire   [22:0] loc_V_40_fu_3637_p1;
wire   [24:0] tmp_1701_i_i_i3_fu_3641_p4;
wire   [7:0] loc_V_39_fu_3627_p4;
wire   [8:0] tmp_i_i_i_i64_cast_fu_3655_p1;
wire   [8:0] sh_assign_3_fu_3659_p2;
wire   [7:0] tmp_1702_i_i_i3_fu_3673_p2;
wire   [0:0] isNeg_4_fu_3665_p3;
wire  signed [8:0] tmp_1702_i_i_i67_cas_fu_3679_p1;
wire  signed [8:0] sh_assign_4_fu_3683_p3;
wire  signed [31:0] sh_assign_6_i_i_i68_s_fu_3691_p1;
wire  signed [24:0] sh_assign_6_i_i_i68_1_fu_3695_p1;
wire   [78:0] tmp_1701_i_i_i63_cas_fu_3651_p1;
wire   [78:0] tmp_1703_i_i_i3_fu_3699_p1;
wire   [24:0] tmp_1704_i_i_i3_fu_3703_p2;
wire   [0:0] tmp_1546_fu_3715_p3;
wire   [78:0] tmp_1705_i_i_i3_fu_3709_p2;
wire   [31:0] tmp_304_fu_3723_p1;
wire   [31:0] tmp_305_fu_3727_p4;
wire   [31:0] p_Val2_191_fu_3737_p3;
wire   [0:0] p_Result_334_fu_3619_p3;
wire   [31:0] p_Val2_i_i_i3_fu_3745_p2;
wire   [31:0] p_Val2_263_fu_3751_p3;
wire   [29:0] tmp_1547_fu_3765_p4;
wire   [0:0] tmp_750_fu_3781_p2;
wire   [0:0] tmp_752_fu_3791_p2;
wire   [0:0] tmp_753_fu_3796_p2;
wire   [0:0] tmp_766_fu_3806_p2;
wire   [0:0] tmp_767_fu_3811_p2;
wire   [17:0] tmp_1552_fu_3821_p1;
wire   [17:0] tmp_310_fu_3831_p2;
wire   [9:0] tmp_1555_fu_3849_p1;
wire   [9:0] tmp_1556_fu_3853_p2;
wire   [17:0] tmp_314_fu_3867_p2;
wire   [17:0] tmp_311_fu_3882_p2;
wire   [9:0] tmp_1557_fu_3895_p1;
wire   [9:0] tmp_1558_fu_3899_p2;
wire   [17:0] tmp_319_fu_3913_p2;
wire   [31:0] grp_fu_1755_p7;
wire   [31:0] grp_fu_1765_p7;
wire  signed [32:0] tmp_754_fu_3935_p1;
wire  signed [32:0] tmp_755_fu_3939_p1;
wire   [32:0] r_V_18_fu_3943_p2;
wire   [31:0] grp_fu_1775_p7;
wire   [31:0] grp_fu_1785_p7;
wire  signed [32:0] tmp_757_fu_3959_p1;
wire  signed [32:0] tmp_758_fu_3963_p1;
wire   [32:0] r_V_19_fu_3967_p2;
wire   [2:0] p_Val2_173_fu_3989_p6;
wire   [31:0] p_Val2_173_fu_3989_p7;
wire   [2:0] p_Val2_174_fu_4010_p6;
wire   [31:0] p_Val2_174_fu_4010_p7;
wire  signed [32:0] tmp_760_fu_4000_p1;
wire  signed [32:0] tmp_761_fu_4021_p1;
wire   [32:0] r_V_20_fu_4025_p2;
wire   [31:0] tmp_756_fu_3949_p4;
wire  signed [31:0] p_Val2_126_fu_4049_p0;
wire  signed [31:0] p_Val2_126_fu_4049_p1;
wire   [31:0] tmp_759_fu_3973_p4;
wire  signed [31:0] p_Val2_127_fu_4063_p0;
wire  signed [31:0] p_Val2_127_fu_4063_p1;
wire   [31:0] tmp_762_fu_4031_p4;
wire  signed [31:0] p_Val2_129_fu_4077_p0;
wire  signed [31:0] p_Val2_129_fu_4077_p1;
wire  signed [64:0] tmp_904_cast_fu_4089_p1;
wire  signed [64:0] tmp_764_fu_4086_p1;
wire  signed [64:0] tmp_763_fu_4083_p1;
wire   [64:0] tmp148_fu_4092_p2;
wire   [64:0] r_V_29_fu_4098_p2;
wire   [64:0] p_neg_fu_4112_p2;
wire   [63:0] p_lshr_fu_4118_p4;
wire   [64:0] tmp_322_fu_4128_p1;
wire   [64:0] p_neg_t_fu_4132_p2;
wire   [0:0] tmp_1559_fu_4104_p3;
wire   [31:0] tmp_323_fu_4138_p4;
wire   [31:0] tmp_324_fu_4148_p4;
wire   [31:0] p_Val2_193_fu_4158_p3;
wire   [31:0] grp_fu_1795_p7;
wire   [17:0] tmp_315_fu_4180_p2;
wire   [17:0] tmp_316_fu_4193_p2;
wire   [17:0] tmp_320_fu_4206_p2;
wire   [17:0] tmp_321_fu_4219_p2;
wire   [31:0] p_Val2_152_fu_4232_p2;
reg   [31:0] p_Result_335_fu_4237_p4;
wire   [33:0] p_shl_fu_4257_p3;
wire  signed [34:0] p_shl_cast_fu_4265_p1;
wire  signed [34:0] OP1_V_38_cast_fu_4253_p1;
wire   [34:0] r_V_22_fu_4269_p2;
wire   [31:0] p_Val2_133_fu_4287_p2;
wire   [31:0] p_Val2_264_fu_4281_p2;
wire   [31:0] p_Val2_135_fu_4299_p2;
wire   [31:0] grp_fu_1805_p7;
wire   [31:0] grp_fu_1820_p7;
wire  signed [32:0] tmp_768_fu_4311_p1;
wire  signed [32:0] tmp_769_fu_4315_p1;
wire  signed [33:0] tmp_770_fu_4325_p1;
wire  signed [33:0] tmp_771_fu_4328_p1;
wire  signed [33:0] tmp_917_cast_fu_4338_p1;
wire   [33:0] p_Val2_138_fu_4332_p2;
wire   [33:0] r_V_23_fu_4342_p2;
wire  signed [31:0] p_Val2_140_fu_4368_p0;
wire  signed [31:0] p_Val2_140_fu_4368_p1;
wire  signed [31:0] tmp_920_cast_fu_4377_p0;
wire  signed [47:0] tmp_11_fu_4374_p1;
wire  signed [31:0] tmp_920_cast_fu_4377_p1;
wire   [47:0] p_Val2_140_fu_4368_p2;
wire   [47:0] tmp_920_cast_fu_4377_p2;
wire   [47:0] p_Val2_142_fu_4383_p2;
wire   [31:0] p_Val2_139_fu_4358_p2;
wire  signed [31:0] r_V_24_fu_4409_p0;
wire  signed [63:0] OP1_V_14_fu_4405_p1;
wire  signed [31:0] r_V_24_fu_4409_p1;
wire  signed [63:0] r_V_25_fu_4418_p0;
wire   [31:0] r_V_26_fu_4427_p0;
wire   [69:0] r_V_26_fu_4427_p2;
wire   [82:0] r_V_25_cast_fu_4433_p1;
wire  signed [47:0] tmp_802_fu_4445_p3;
wire  signed [48:0] tmp_985_cast_fu_4453_p1;
wire  signed [48:0] tmp_803_fu_4457_p1;
wire  signed [47:0] tmp_439_fu_4461_p1;
wire   [48:0] p_Val2_145_fu_4465_p2;
wire   [47:0] p_Val2_145_cast_fu_4471_p2;
wire   [47:0] tmp_988_cast_fu_4491_p2;
wire   [48:0] p_Val2_275_cast_fu_4505_p1;
reg   [48:0] p_Result_347_fu_4508_p4;
wire   [63:0] p_Result_348_fu_4518_p3;
reg   [63:0] tmp_805_fu_4526_p3;
wire   [31:0] num_zeros_15_fu_4534_p1;
wire   [0:0] tmp_1624_fu_4548_p3;
wire   [30:0] tmp_1623_fu_4544_p1;
wire   [25:0] tmp_1625_fu_4564_p4;
wire   [5:0] tmp_1627_fu_4580_p1;
wire   [0:0] tmp_1628_fu_4584_p2;
reg   [48:0] tmp_1630_fu_4596_p4;
wire   [5:0] tmp_1631_fu_4606_p2;
wire   [5:0] tmp_1629_fu_4590_p2;
wire   [5:0] tmp_1633_fu_4620_p3;
wire   [48:0] tmp_1632_fu_4612_p3;
wire   [48:0] tmp_1634_fu_4628_p1;
wire   [48:0] tmp_1635_fu_4632_p2;
wire   [30:0] tmp_806_fu_4645_p2;
wire   [31:0] tmp32_V_110_fu_4642_p1;
wire   [31:0] tmp_992_cast_fu_4650_p1;
wire   [31:0] tmp32_V_111_fu_4654_p2;
wire   [0:0] tmp_807_fu_4680_p2;
wire   [7:0] tmp151_cast_cast_fu_4688_p3;
wire   [7:0] tmp_1637_fu_4685_p1;
wire   [7:0] p_Repl2_103_trunc_fu_4696_p2;
wire   [8:0] tmp_736_fu_4702_p3;
wire   [31:0] p_Result_349_fu_4709_p5;
wire   [31:0] f_37_fu_4720_p1;
wire   [63:0] grp_fu_1662_p1;
wire   [63:0] ireg_V_fu_4731_p1;
wire   [62:0] tmp_1563_fu_4735_p1;
wire   [52:0] tmp_720_fu_4770_p3;
wire   [53:0] p_Result_336_fu_4777_p1;
wire   [53:0] man_V_31_fu_4781_p2;
wire   [11:0] tmp_776_fu_4767_p1;
wire   [11:0] F2_fu_4794_p2;
wire   [0:0] tmp_778_fu_4800_p2;
wire   [11:0] tmp_779_fu_4806_p2;
wire   [11:0] tmp_780_fu_4812_p2;
wire  signed [11:0] sh_amt_fu_4818_p3;
wire   [53:0] man_V_32_fu_4787_p3;
wire   [6:0] tmp_1567_fu_4846_p4;
wire  signed [31:0] sh_amt_cast_fu_4826_p1;
wire   [53:0] tmp_783_fu_4862_p1;
wire   [53:0] tmp_784_fu_4866_p2;
wire   [31:0] tmp_1566_fu_4836_p1;
wire   [0:0] tmp_781_fu_4830_p2;
wire   [0:0] sel_tmp1_fu_4889_p2;
wire   [0:0] sel_tmp6_demorgan_fu_4900_p2;
wire   [0:0] sel_tmp6_fu_4905_p2;
wire   [0:0] tmp_782_fu_4840_p2;
wire   [0:0] sel_tmp7_fu_4911_p2;
wire   [0:0] sel_tmp8_fu_4917_p2;
wire   [0:0] sel_tmp21_demorgan_fu_4935_p2;
wire   [0:0] icmp29_fu_4856_p2;
wire   [0:0] sel_tmp21_fu_4941_p2;
wire   [0:0] sel_tmp22_fu_4947_p2;
wire   [31:0] tmp_785_fu_4883_p2;
wire   [31:0] tmp_1568_fu_4872_p1;
wire   [0:0] sel_tmp15_fu_4929_p2;
wire   [0:0] sel_tmp9_fu_4923_p2;
wire   [31:0] p_0782_s_fu_4876_p3;
wire   [0:0] sel_tmp2_fu_4894_p2;
wire   [0:0] or_cond_fu_4961_p2;
wire   [31:0] newSel_fu_4953_p3;
wire   [31:0] newSel28_fu_4967_p3;
wire   [0:0] or_cond5_fu_4975_p2;
wire   [0:0] or_cond6_fu_4989_p2;
wire   [31:0] newSel29_fu_4981_p3;
wire   [47:0] tmp_786_fu_5003_p3;
wire  signed [48:0] tmp_959_cast_fu_5011_p1;
wire  signed [48:0] tmp_787_fu_5015_p1;
wire   [47:0] tmp_794_fu_5025_p3;
wire  signed [48:0] tmp_972_cast_fu_5033_p1;
wire  signed [48:0] tmp_795_fu_5037_p1;
wire  signed [48:0] p_Val2_143_fu_5053_p0;
wire  signed [31:0] p_Val2_143_fu_5053_p1;
wire  signed [79:0] OP2_V_36_cast_fu_5050_p1;
wire   [79:0] p_Val2_143_fu_5053_p2;
wire  signed [48:0] p_Val2_144_fu_5080_p0;
wire  signed [31:0] p_Val2_144_fu_5080_p1;
wire   [79:0] p_Val2_144_fu_5080_p2;
wire   [78:0] tmp_962_cast_fu_5104_p2;
wire   [61:0] tmp_435_fu_5115_p4;
wire   [63:0] p_Result_82_fu_5125_p1;
reg   [63:0] tmp_789_fu_5129_p3;
reg   [16:0] p_Result_83_fu_5147_p4;
reg   [63:0] p_Result_337_fu_5157_p5;
reg   [63:0] tmp_791_fu_5169_p3;
wire   [31:0] tmp_1572_fu_5177_p1;
wire   [31:0] tmp_1571_fu_5137_p1;
wire   [0:0] tmp_790_fu_5141_p2;
wire   [31:0] NZeros_fu_5181_p2;
wire   [31:0] num_zeros_13_fu_5187_p3;
wire   [78:0] tmp_975_cast_fu_5213_p2;
wire   [61:0] tmp_437_fu_5224_p4;
wire   [63:0] p_Result_89_fu_5234_p1;
reg   [63:0] tmp_797_fu_5238_p3;
reg   [16:0] p_Result_90_fu_5256_p4;
reg   [63:0] p_Result_342_fu_5266_p5;
reg   [63:0] tmp_799_fu_5278_p3;
wire   [31:0] tmp_1597_fu_5286_p1;
wire   [31:0] tmp_1596_fu_5246_p1;
wire   [0:0] tmp_798_fu_5250_p2;
wire   [31:0] NZeros_1_fu_5290_p2;
wire   [31:0] num_zeros_14_fu_5296_p3;
wire   [30:0] msb_idx_8_fu_5325_p3;
wire   [25:0] tmp_1575_fu_5331_p4;
wire   [30:0] tmp_792_fu_5350_p2;
wire   [31:0] tmp32_V_98_fu_5347_p1;
wire   [31:0] tmp_967_cast_fu_5356_p1;
wire   [6:0] tmp_1577_fu_5366_p1;
wire   [80:0] p_Val2_267_cast_fu_5322_p1;
wire   [0:0] tmp_1578_fu_5370_p2;
reg   [80:0] tmp_1580_fu_5382_p4;
wire   [6:0] tmp_1581_fu_5392_p2;
wire   [6:0] tmp_1579_fu_5376_p2;
wire   [6:0] tmp_1583_fu_5406_p3;
wire   [80:0] tmp_1582_fu_5398_p3;
wire   [80:0] tmp_1584_fu_5414_p1;
wire   [80:0] tmp_1585_fu_5418_p2;
wire   [0:0] icmp34_fu_5341_p2;
wire   [31:0] tmp32_V_99_fu_5360_p2;
wire   [31:0] tmp32_V_100_fu_5424_p1;
wire   [30:0] msb_idx_10_fu_5439_p3;
wire   [25:0] tmp_1600_fu_5445_p4;
wire   [30:0] tmp_800_fu_5464_p2;
wire   [31:0] tmp32_V_104_fu_5461_p1;
wire   [31:0] tmp_980_cast_fu_5470_p1;
wire   [6:0] tmp_1602_fu_5480_p1;
wire   [80:0] p_Val2_271_cast_fu_5436_p1;
wire   [0:0] tmp_1603_fu_5484_p2;
reg   [80:0] tmp_1605_fu_5496_p4;
wire   [6:0] tmp_1606_fu_5506_p2;
wire   [6:0] tmp_1604_fu_5490_p2;
wire   [6:0] tmp_1608_fu_5520_p3;
wire   [80:0] tmp_1607_fu_5512_p3;
wire   [80:0] tmp_1609_fu_5528_p1;
wire   [80:0] tmp_1610_fu_5532_p2;
wire   [0:0] icmp41_fu_5455_p2;
wire   [31:0] tmp32_V_105_fu_5474_p2;
wire   [31:0] tmp32_V_106_fu_5538_p1;
wire   [0:0] tmp_793_fu_5578_p2;
wire   [7:0] tmp149_cast_cast_fu_5586_p3;
wire   [7:0] tmp_1587_fu_5583_p1;
wire   [7:0] p_Repl2_96_trunc_fu_5594_p2;
wire   [8:0] tmp_728_fu_5600_p3;
wire   [31:0] p_Result_338_fu_5607_p5;
wire   [31:0] f_33_fu_5618_p1;
wire   [7:0] loc_V_41_fu_5633_p4;
wire   [4:0] index_V_5_fu_5655_p4;
wire   [0:0] tmp_801_fu_5671_p2;
wire   [7:0] tmp150_cast_cast_fu_5679_p3;
wire   [7:0] tmp_1612_fu_5676_p1;
wire   [7:0] p_Repl2_100_trunc_fu_5687_p2;
wire   [8:0] tmp_732_fu_5693_p3;
wire   [31:0] p_Result_343_fu_5700_p5;
wire   [31:0] f_35_fu_5711_p1;
wire   [7:0] loc_V_45_fu_5726_p4;
wire   [4:0] index_V_6_fu_5748_p4;
wire   [0:0] p_Result_293_fu_5764_p3;
wire   [31:0] one_half_i_cast_i3_fu_5779_p1;
wire   [31:0] p_Val2_185_fu_5783_p2;
wire   [22:0] loc_V_42_fu_5788_p1;
wire   [22:0] tmp_1688_i_i3_fu_5792_p2;
wire   [8:0] tmp_436_fu_5804_p4;
wire   [22:0] xs_sig_V_3_fu_5798_p2;
wire   [31:0] p_Result_339_fu_5771_p3;
wire   [31:0] p_Result_340_fu_5814_p3;
wire   [31:0] sel_tmp_v_i3_fu_5822_p3;
wire   [0:0] sel_tmp1_i3_fu_5833_p2;
wire   [0:0] sel_tmp2_i3_fu_5838_p2;
wire   [31:0] sel_tmp_i3_fu_5829_p1;
wire   [31:0] x_assign_77_fu_5843_p3;
wire   [31:0] p_Val2_274_fu_5850_p1;
wire   [22:0] loc_V_44_fu_5872_p1;
wire   [24:0] tmp_1693_i_i_i_fu_5876_p4;
wire   [7:0] loc_V_43_fu_5862_p4;
wire   [8:0] tmp_i_i_i_i87_cast_fu_5890_p1;
wire   [8:0] sh_assign_5_fu_5894_p2;
wire   [7:0] tmp_1694_i_i_i_fu_5908_p2;
wire   [0:0] isNeg_5_fu_5900_p3;
wire  signed [8:0] tmp_1694_i_i_i_cast_fu_5914_p1;
wire  signed [8:0] sh_assign_6_fu_5918_p3;
wire  signed [31:0] sh_assign_5_i_i_i_ca_fu_5926_p1;
wire  signed [24:0] sh_assign_5_i_i_i_ca_1_fu_5930_p1;
wire   [62:0] tmp_1693_i_i_i_cast1_fu_5886_p1;
wire   [62:0] tmp_1695_i_i_i_fu_5934_p1;
wire   [24:0] tmp_1696_i_i_i_fu_5938_p2;
wire   [0:0] tmp_1593_fu_5950_p3;
wire   [62:0] tmp_1697_i_i_i_fu_5944_p2;
wire   [15:0] tmp_328_fu_5958_p1;
wire   [15:0] tmp_329_fu_5962_p4;
wire   [0:0] p_Result_307_fu_5980_p3;
wire   [31:0] one_half_i_cast_i4_fu_5995_p1;
wire   [31:0] p_Val2_188_fu_5999_p2;
wire   [22:0] loc_V_46_fu_6004_p1;
wire   [22:0] tmp_1688_i_i4_fu_6008_p2;
wire   [8:0] tmp_438_fu_6020_p4;
wire   [22:0] xs_sig_V_4_fu_6014_p2;
wire   [31:0] p_Result_344_fu_5987_p3;
wire   [31:0] p_Result_345_fu_6030_p3;
wire   [31:0] sel_tmp_v_i4_fu_6038_p3;
wire   [0:0] sel_tmp1_i4_fu_6049_p2;
wire   [0:0] sel_tmp2_i4_fu_6054_p2;
wire   [31:0] sel_tmp_i4_fu_6045_p1;
wire   [31:0] x_assign_79_fu_6059_p3;
wire   [31:0] p_Val2_285_fu_6066_p1;
wire   [22:0] loc_V_48_fu_6088_p1;
wire   [24:0] tmp_1693_i_i_i1_fu_6092_p4;
wire   [7:0] loc_V_47_fu_6078_p4;
wire   [8:0] tmp_i_i_i_i100_cast_fu_6106_p1;
wire   [8:0] sh_assign_7_fu_6110_p2;
wire   [7:0] tmp_1694_i_i_i1_fu_6124_p2;
wire   [0:0] isNeg_6_fu_6116_p3;
wire  signed [8:0] tmp_1694_i_i_i103_ca_fu_6130_p1;
wire  signed [8:0] sh_assign_8_fu_6134_p3;
wire  signed [31:0] sh_assign_5_i_i_i_fu_6142_p1;
wire  signed [24:0] sh_assign_5_i_i_i104_1_fu_6146_p1;
wire   [62:0] tmp_1693_i_i_i99_cas_fu_6102_p1;
wire   [62:0] tmp_1695_i_i_i1_fu_6150_p1;
wire   [24:0] tmp_1696_i_i_i1_fu_6154_p2;
wire   [0:0] tmp_1618_fu_6166_p3;
wire   [62:0] tmp_1697_i_i_i1_fu_6160_p2;
wire   [15:0] tmp_332_fu_6174_p1;
wire   [15:0] tmp_333_fu_6178_p4;
wire   [15:0] p_Val2_i_i_i4_fu_6196_p2;
wire   [15:0] p_Val2_i_i_i5_fu_6207_p2;
wire   [63:0] ireg_V_7_fu_6218_p1;
wire   [10:0] exp_tmp_V_7_fu_6234_p4;
wire   [51:0] tmp_1640_fu_6248_p1;
wire   [52:0] tmp_737_fu_6252_p3;
wire   [53:0] p_Result_350_fu_6260_p1;
wire   [53:0] man_V_34_fu_6264_p2;
wire   [62:0] tmp_1638_fu_6222_p1;
wire   [11:0] tmp_808_fu_6244_p1;
wire   [11:0] F2_7_fu_6284_p2;
wire   [0:0] tmp_810_fu_6290_p2;
wire   [11:0] tmp_811_fu_6296_p2;
wire   [11:0] tmp_812_fu_6302_p2;
wire   [6:0] tmp_1642_fu_6326_p4;
wire   [0:0] sel_tmp38_demorgan_fu_6342_p2;
wire   [0:0] sel_tmp38_fu_6348_p2;
wire   [0:0] sel_tmp53_demorgan_fu_6360_p2;
wire   [0:0] icmp51_fu_6336_p2;
wire   [0:0] sel_tmp53_fu_6366_p2;
wire  signed [31:0] sh_amt_8_cast_fu_6383_p1;
wire   [53:0] tmp_815_fu_6391_p1;
wire   [53:0] tmp_816_fu_6395_p2;
wire   [0:0] sel_tmp33_fu_6416_p2;
wire   [0:0] tmp_814_fu_6386_p2;
wire   [0:0] sel_tmp40_fu_6426_p2;
wire   [31:0] tmp_817_fu_6411_p2;
wire   [31:0] tmp_1643_fu_6400_p1;
wire   [0:0] sel_tmp47_fu_6437_p2;
wire   [0:0] sel_tmp41_fu_6432_p2;
wire   [31:0] p_0858_s_fu_6404_p3;
wire   [0:0] sel_tmp34_fu_6421_p2;
wire   [0:0] or_cond7_fu_6449_p2;
wire   [31:0] newSel30_fu_6442_p3;
wire   [31:0] newSel31_fu_6454_p3;
wire   [0:0] or_cond8_fu_6461_p2;
wire   [0:0] or_cond9_fu_6475_p2;
wire   [31:0] newSel32_fu_6467_p3;
wire   [31:0] newSel33_fu_6481_p3;
wire  signed [31:0] p_Val2_146_fu_6493_p1;
wire   [47:0] p_Val2_146_fu_6493_p2;
reg   [0:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [31:0] ap_return_6_preg;
reg   [31:0] ap_return_7_preg;
reg   [7:0] ap_return_8_preg;
reg   [7:0] ap_return_9_preg;
wire   [69:0] r_V_26_fu_4427_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 52'd1;
#0 grp_solve_ap_fixed_s_fu_1608_ap_start_reg = 1'b0;
#0 grp_pow_generic_float_s_fu_1624_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 1'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 32'd0;
#0 ap_return_7_preg = 32'd0;
#0 ap_return_8_preg = 8'd0;
#0 ap_return_9_preg = 8'd0;
end

adjustLocalExtrem2iS #(
    .DataWidth( 23 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mask_table1687_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mask_table1687_address0),
    .ce0(mask_table1687_ce0),
    .q0(mask_table1687_q0),
    .address1(mask_table1687_address1),
    .ce1(mask_table1687_ce1),
    .q1(mask_table1687_q1),
    .address2(mask_table1687_address2),
    .ce2(mask_table1687_ce2),
    .q2(mask_table1687_q2)
);

adjustLocalExtrem3i2 #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
one_half_table2683_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(one_half_table2683_address0),
    .ce0(one_half_table2683_ce0),
    .q0(one_half_table2683_q0),
    .address1(one_half_table2683_address1),
    .ce1(one_half_table2683_ce1),
    .q1(one_half_table2683_q1),
    .address2(one_half_table2683_address2),
    .ce2(one_half_table2683_ce2),
    .q2(one_half_table2683_q2)
);

solve_ap_fixed_s grp_solve_ap_fixed_s_fu_1608(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_solve_ap_fixed_s_fu_1608_ap_start),
    .ap_done(grp_solve_ap_fixed_s_fu_1608_ap_done),
    .ap_idle(grp_solve_ap_fixed_s_fu_1608_ap_idle),
    .ap_ready(grp_solve_ap_fixed_s_fu_1608_ap_ready),
    .A_0_0_V_read(H_0_0_V_reg_6977),
    .A_0_1_V_read(H_0_1_V_reg_7067),
    .A_0_2_V_read(H_0_2_V_reg_6887),
    .A_1_1_V_read(H_1_1_V_reg_6982),
    .A_1_2_V_read(H_1_2_V_reg_6992),
    .A_2_2_V_read(H_2_2_V_reg_6987),
    .b_0_V_read(dD_0_V_reg_6902),
    .b_1_V_read(dD_1_V_reg_6967),
    .b_2_V_read(dD_2_V_reg_6972),
    .x_0_V_read(p_Val2_226_fu_344),
    .x_1_V_read(p_Val2_225_fu_340),
    .x_2_V_read(p_Val2_224_fu_336),
    .ap_return_0(grp_solve_ap_fixed_s_fu_1608_ap_return_0),
    .ap_return_1(grp_solve_ap_fixed_s_fu_1608_ap_return_1),
    .ap_return_2(grp_solve_ap_fixed_s_fu_1608_ap_return_2),
    .ap_return_3(grp_solve_ap_fixed_s_fu_1608_ap_return_3)
);

pow_generic_float_s grp_pow_generic_float_s_fu_1624(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pow_generic_float_s_fu_1624_ap_start),
    .ap_done(grp_pow_generic_float_s_fu_1624_ap_done),
    .ap_idle(grp_pow_generic_float_s_fu_1624_ap_idle),
    .ap_ready(grp_pow_generic_float_s_fu_1624_ap_ready),
    .ap_ce(1'b1),
    .base_r(32'd1073741824),
    .exp(grp_pow_generic_float_s_fu_1624_exp),
    .ap_return(grp_pow_generic_float_s_fu_1624_ap_return)
);

SIFT2_Core_fdiv_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fdiv_3g8j_U858(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_03_i9_reg_7902),
    .din1(32'd1077936128),
    .ce(1'b1),
    .dout(grp_fu_1645_p2)
);

SIFT2_Core_uitofpXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_uitofpXh4_U859(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1650_p0),
    .ce(1'b1),
    .dout(grp_fu_1650_p1)
);

SIFT2_Core_uitofpXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_uitofpXh4_U860(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1653_p0),
    .ce(1'b1),
    .dout(grp_fu_1653_p1)
);

SIFT2_Core_uitofpXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_uitofpXh4_U861(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp32_V_95_reg_7153),
    .ce(1'b1),
    .dout(grp_fu_1656_p1)
);

SIFT2_Core_sitofpeOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_sitofpeOg_U862(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(octave_cast_reg_6656),
    .ce(1'b1),
    .dout(grp_fu_1659_p1)
);

SIFT2_Core_fpext_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
SIFT2_Core_fpext_hbi_U863(
    .din0(reg_1835),
    .dout(grp_fu_1662_p1)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U864(
    .din0(dog_pyr_0_val_V_q0),
    .din1(dog_pyr_1_val_V_q0),
    .din2(dog_pyr_2_val_V_q0),
    .din3(dog_pyr_3_val_V_q0),
    .din4(dog_pyr_4_val_V_q0),
    .din5(grp_fu_1665_p6),
    .dout(grp_fu_1665_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U865(
    .din0(dog_pyr_0_val_V_q0),
    .din1(dog_pyr_1_val_V_q0),
    .din2(dog_pyr_2_val_V_q0),
    .din3(dog_pyr_3_val_V_q0),
    .din4(dog_pyr_4_val_V_q0),
    .din5(grp_fu_1680_p6),
    .dout(grp_fu_1680_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U866(
    .din0(dog_pyr_0_val_V_q0),
    .din1(dog_pyr_1_val_V_q0),
    .din2(dog_pyr_2_val_V_q0),
    .din3(dog_pyr_3_val_V_q0),
    .din4(dog_pyr_4_val_V_q0),
    .din5(grp_fu_1695_p6),
    .dout(grp_fu_1695_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U867(
    .din0(dog_pyr_0_val_V_q1),
    .din1(dog_pyr_1_val_V_q1),
    .din2(dog_pyr_2_val_V_q1),
    .din3(dog_pyr_3_val_V_q1),
    .din4(dog_pyr_4_val_V_q1),
    .din5(tmp_1502_reg_6748),
    .dout(grp_fu_1710_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U868(
    .din0(dog_pyr_0_val_V_q1),
    .din1(dog_pyr_1_val_V_q1),
    .din2(dog_pyr_2_val_V_q1),
    .din3(dog_pyr_3_val_V_q1),
    .din4(dog_pyr_4_val_V_q1),
    .din5(tmp_1221_t_reg_6797),
    .dout(grp_fu_1725_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U869(
    .din0(dog_pyr_0_val_V_q1),
    .din1(dog_pyr_1_val_V_q1),
    .din2(dog_pyr_2_val_V_q1),
    .din3(dog_pyr_3_val_V_q1),
    .din4(dog_pyr_4_val_V_q1),
    .din5(tmp_1219_t_reg_6803),
    .dout(grp_fu_1740_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U870(
    .din0(dog_pyr_0_val_V_loa_26_reg_7422),
    .din1(dog_pyr_1_val_V_loa_27_reg_7427),
    .din2(dog_pyr_2_val_V_loa_27_reg_7432),
    .din3(dog_pyr_3_val_V_loa_27_reg_7437),
    .din4(dog_pyr_4_val_V_loa_26_reg_7442),
    .din5(grp_fu_1755_p6),
    .dout(grp_fu_1755_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U871(
    .din0(dog_pyr_0_val_V_loa_27_reg_7484),
    .din1(dog_pyr_1_val_V_loa_28_reg_7489),
    .din2(dog_pyr_2_val_V_loa_28_reg_7494),
    .din3(dog_pyr_3_val_V_loa_28_reg_7499),
    .din4(dog_pyr_4_val_V_loa_27_reg_7504),
    .din5(grp_fu_1765_p6),
    .dout(grp_fu_1765_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U872(
    .din0(dog_pyr_0_val_V_loa_28_reg_7565),
    .din1(dog_pyr_1_val_V_loa_29_reg_7570),
    .din2(dog_pyr_2_val_V_loa_29_reg_7575),
    .din3(dog_pyr_3_val_V_loa_29_reg_7580),
    .din4(dog_pyr_4_val_V_loa_28_reg_7585),
    .din5(grp_fu_1775_p6),
    .dout(grp_fu_1775_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U873(
    .din0(dog_pyr_0_val_V_loa_29_reg_7590),
    .din1(dog_pyr_1_val_V_loa_30_reg_7595),
    .din2(dog_pyr_2_val_V_loa_30_reg_7600),
    .din3(dog_pyr_3_val_V_loa_30_reg_7605),
    .din4(dog_pyr_4_val_V_loa_29_reg_7610),
    .din5(grp_fu_1785_p6),
    .dout(grp_fu_1785_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U874(
    .din0(dog_pyr_0_val_V_loa_30_reg_7615),
    .din1(dog_pyr_1_val_V_loa_31_reg_7622),
    .din2(dog_pyr_2_val_V_loa_31_reg_7629),
    .din3(dog_pyr_3_val_V_loa_31_reg_7636),
    .din4(dog_pyr_4_val_V_loa_30_reg_7643),
    .din5(tmp_1548_reg_7650),
    .dout(grp_fu_1795_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U875(
    .din0(dog_pyr_0_val_V_q0),
    .din1(dog_pyr_1_val_V_q0),
    .din2(dog_pyr_2_val_V_q0),
    .din3(dog_pyr_3_val_V_q0),
    .din4(dog_pyr_4_val_V_q0),
    .din5(tmp_1548_reg_7650),
    .dout(grp_fu_1805_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U876(
    .din0(dog_pyr_0_val_V_q1),
    .din1(dog_pyr_1_val_V_q1),
    .din2(dog_pyr_2_val_V_q1),
    .din3(dog_pyr_3_val_V_q1),
    .din4(dog_pyr_4_val_V_q1),
    .din5(tmp_1548_reg_7650),
    .dout(grp_fu_1820_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U877(
    .din0(dog_pyr_0_val_V_loa_30_reg_7615),
    .din1(dog_pyr_1_val_V_loa_31_reg_7622),
    .din2(dog_pyr_2_val_V_loa_31_reg_7629),
    .din3(dog_pyr_3_val_V_loa_31_reg_7636),
    .din4(dog_pyr_4_val_V_loa_30_reg_7643),
    .din5(p_Val2_173_fu_3989_p6),
    .dout(p_Val2_173_fu_3989_p7)
);

SIFT2_Core_mux_534jc #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_534jc_U878(
    .din0(dog_pyr_0_val_V_loa_30_reg_7615),
    .din1(dog_pyr_1_val_V_loa_31_reg_7622),
    .din2(dog_pyr_2_val_V_loa_31_reg_7629),
    .din3(dog_pyr_3_val_V_loa_31_reg_7636),
    .din4(dog_pyr_4_val_V_loa_30_reg_7643),
    .din5(p_Val2_174_fu_4010_p6),
    .dout(p_Val2_174_fu_4010_p7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_0_preg <= ap_phi_mux_p_s_phi_fu_1591_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_1_preg <= ap_phi_mux_layer_1_phi_fu_1570_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_2_preg <= ap_phi_mux_r_1_phi_fu_1535_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_3_preg <= ap_phi_mux_c_1_phi_fu_1500_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_4_preg <= ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_5_preg <= ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_6_preg <= ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_7_preg <= ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 8'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_8_preg <= ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 8'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
            ap_return_9_preg <= ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pow_generic_float_s_fu_1624_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state38) & (1'b1 == ap_NS_fsm_state39)) | ((1'b1 == ap_CS_fsm_state27) & (1'b1 == ap_NS_fsm_state28)))) begin
            grp_pow_generic_float_s_fu_1624_ap_start_reg <= 1'b1;
        end else if ((grp_pow_generic_float_s_fu_1624_ap_ready == 1'b1)) begin
            grp_pow_generic_float_s_fu_1624_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_solve_ap_fixed_s_fu_1608_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_solve_ap_fixed_s_fu_1608_ap_start_reg <= 1'b1;
        end else if ((grp_solve_ap_fixed_s_fu_1608_ap_ready == 1'b1)) begin
            grp_solve_ap_fixed_s_fu_1608_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond6_225_fu_3815_p2 == 1'd0) & (or_cond_223_fu_3786_p2 == 1'd0) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((or_cond5_224_fu_3800_p2 == 1'd0) & (or_cond_223_fu_3786_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((or_cond_223_fu_3786_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)))) begin
        c_1_ph_reg_1392 <= tmp_743_reg_7345;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (tmp_690_fu_2352_p1 == 1'd0) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c_1_ph_reg_1392 <= p_Val2_128_reg_1281;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        c_1_reg_1497 <= c_1_ph_reg_1392;
    end else if ((((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0)))))) begin
        c_1_reg_1497 <= p_Val2_128_reg_1281;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_223_fu_3786_p2 == 1'd0) & (or_cond6_225_fu_3815_p2 == 1'd1) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        i_reg_1347 <= i_20_reg_6675;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_1347 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        kpt_layer_write_assi_reg_1552 <= tmp_1620_fu_6378_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))))) begin
        kpt_layer_write_assi_reg_1552 <= kpt_layer_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        kpt_octave_write_ass_reg_1517 <= tmp_1619_reg_7841;
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))))) begin
        kpt_octave_write_ass_reg_1517 <= kpt_octave_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        kpt_pt_x_write_assig_reg_1467 <= p_Val2_276_reg_8141;
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))))) begin
        kpt_pt_x_write_assig_reg_1467 <= kpt_pt_x_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        kpt_pt_y_write_assig_reg_1437 <= p_Val2_287_reg_8146;
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))))) begin
        kpt_pt_y_write_assig_reg_1437 <= kpt_pt_y_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        kpt_response_V_write_reg_1482 <= agg_result_V_i_i3_reg_7787;
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))))) begin
        kpt_response_V_write_reg_1482 <= kpt_response_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        kpt_sigma_V_write_as_reg_1452 <= {{p_Val2_146_fu_6493_p2[47:16]}};
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))))) begin
        kpt_sigma_V_write_as_reg_1452 <= kpt_sigma_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond6_225_fu_3815_p2 == 1'd0) & (or_cond_223_fu_3786_p2 == 1'd0) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((or_cond5_224_fu_3800_p2 == 1'd0) & (or_cond_223_fu_3786_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((or_cond_223_fu_3786_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)))) begin
        layer_1_ph_reg_1422 <= tmp_749_reg_7365;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (tmp_690_fu_2352_p1 == 1'd0) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        layer_1_ph_reg_1422 <= p_Val2_164_reg_1301;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_1_reg_1567 <= layer_1_ph_reg_1422;
    end else if ((((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0)))))) begin
        layer_1_reg_1567 <= p_Val2_164_reg_1301;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_711_fu_1868_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_123_reg_1359 <= tmp_708_reg_1311;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_Val2_123_reg_1359 <= p_Val2_122_fu_2397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_711_fu_1868_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_124_reg_1370 <= tmp_709_reg_1323;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_Val2_124_reg_1370 <= p_Val2_121_fu_2390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_711_fu_1868_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_125_reg_1381 <= tmp_710_reg_1335;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_Val2_125_reg_1381 <= p_Val2_120_fu_2383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_223_fu_3786_p2 == 1'd0) & (or_cond6_225_fu_3815_p2 == 1'd1) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        p_Val2_128_reg_1281 <= tmp_743_reg_7345;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_128_reg_1281 <= c_read_cast_fu_1844_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_223_fu_3786_p2 == 1'd0) & (or_cond6_225_fu_3815_p2 == 1'd1) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        p_Val2_132_reg_1291 <= tmp_746_reg_7355;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_132_reg_1291 <= r_read_cast_fu_1840_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_223_fu_3786_p2 == 1'd0) & (or_cond6_225_fu_3815_p2 == 1'd1) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        p_Val2_164_reg_1301 <= tmp_749_reg_7365;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_164_reg_1301 <= layer_read_cast_fu_1848_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        p_s_reg_1587 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))))) begin
        p_s_reg_1587 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond6_225_fu_3815_p2 == 1'd0) & (or_cond_223_fu_3786_p2 == 1'd0) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((or_cond5_224_fu_3800_p2 == 1'd0) & (or_cond_223_fu_3786_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((or_cond_223_fu_3786_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)))) begin
        r_1_ph_reg_1407 <= tmp_746_reg_7355;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (tmp_690_fu_2352_p1 == 1'd0) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        r_1_ph_reg_1407 <= p_Val2_132_reg_1291;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        r_1_reg_1532 <= r_1_ph_reg_1407;
    end else if ((((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0))) | ((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0)))))) begin
        r_1_reg_1532 <= p_Val2_132_reg_1291;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_223_fu_3786_p2 == 1'd0) & (or_cond6_225_fu_3815_p2 == 1'd1) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        tmp_708_reg_1311 <= p_Val2_122_reg_7086;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_708_reg_1311 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_223_fu_3786_p2 == 1'd0) & (or_cond6_225_fu_3815_p2 == 1'd1) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        tmp_709_reg_1323 <= p_Val2_121_reg_7081;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_709_reg_1323 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_223_fu_3786_p2 == 1'd0) & (or_cond6_225_fu_3815_p2 == 1'd1) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        tmp_710_reg_1335 <= p_Val2_120_reg_7076;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_710_reg_1335 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        H_0_0_V_reg_6977 <= H_0_0_V_fu_2201_p2;
        H_1_1_V_reg_6982 <= H_1_1_V_fu_2212_p2;
        H_1_2_V_reg_6992 <= {{r_V_17_fu_2260_p2[33:2]}};
        H_2_2_V_reg_6987 <= H_2_2_V_fu_2224_p2;
        dD_0_V_reg_6902 <= {{r_V_fu_2094_p2[32:1]}};
        dD_1_V_reg_6967 <= {{r_V_13_fu_2151_p2[32:1]}};
        dD_2_V_reg_6972 <= {{r_V_14_fu_2175_p2[32:1]}};
        tmp_292_reg_6957 <= tmp_292_fu_2136_p2;
        tmp_293_reg_6962 <= tmp_293_fu_2140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        H_0_1_V_reg_7067 <= {{r_V_15_fu_2335_p2[33:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        H_0_2_V_reg_6887 <= {{r_V_16_fu_2072_p2[33:2]}};
        p_Val2_130_reg_6819 <= grp_fu_1665_p7;
        p_Val2_141_reg_6881 <= grp_fu_1710_p7;
        p_Val2_159_reg_6892 <= grp_fu_1725_p7;
        p_Val2_161_reg_6897 <= grp_fu_1740_p7;
        tmp_290_cast_reg_6850[17 : 8] <= tmp_290_cast_fu_2020_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        agg_result_V_i_i3_reg_7787 <= agg_result_V_i_i3_fu_4247_p3;
        dog_pyr_0_val_V_add_30_reg_7737 <= tmp_320_cast_fu_4210_p1;
        dog_pyr_0_val_V_add_31_reg_7742 <= tmp_321_cast_fu_4223_p1;
        dog_pyr_1_val_V_add_30_reg_7747 <= tmp_320_cast_fu_4210_p1;
        dog_pyr_1_val_V_add_31_reg_7752 <= tmp_321_cast_fu_4223_p1;
        dog_pyr_2_val_V_add_30_reg_7757 <= tmp_320_cast_fu_4210_p1;
        dog_pyr_2_val_V_add_31_reg_7762 <= tmp_321_cast_fu_4223_p1;
        dog_pyr_3_val_V_add_30_reg_7767 <= tmp_320_cast_fu_4210_p1;
        dog_pyr_3_val_V_add_31_reg_7772 <= tmp_321_cast_fu_4223_p1;
        dog_pyr_4_val_V_add_30_reg_7777 <= tmp_320_cast_fu_4210_p1;
        dog_pyr_4_val_V_add_31_reg_7782 <= tmp_321_cast_fu_4223_p1;
        tmp_765_reg_7792 <= tmp_765_fu_4275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_0_val_V_loa_26_reg_7422 <= dog_pyr_0_val_V_q1;
        dog_pyr_1_val_V_loa_27_reg_7427 <= dog_pyr_1_val_V_q1;
        dog_pyr_2_val_V_loa_27_reg_7432 <= dog_pyr_2_val_V_q1;
        dog_pyr_3_val_V_loa_27_reg_7437 <= dog_pyr_3_val_V_q1;
        dog_pyr_4_val_V_loa_26_reg_7442 <= dog_pyr_4_val_V_q1;
        tmp_1553_reg_7391 <= tmp_1553_fu_3825_p2;
        tmp_1554_reg_7447 <= tmp_1554_fu_3845_p1;
        tmp_313_cast_reg_7453[17 : 8] <= tmp_313_cast_fu_3859_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_0_val_V_loa_27_reg_7484 <= dog_pyr_0_val_V_q0;
        dog_pyr_0_val_V_loa_28_reg_7565 <= dog_pyr_0_val_V_q1;
        dog_pyr_1_val_V_loa_28_reg_7489 <= dog_pyr_1_val_V_q0;
        dog_pyr_1_val_V_loa_29_reg_7570 <= dog_pyr_1_val_V_q1;
        dog_pyr_2_val_V_loa_28_reg_7494 <= dog_pyr_2_val_V_q0;
        dog_pyr_2_val_V_loa_29_reg_7575 <= dog_pyr_2_val_V_q1;
        dog_pyr_3_val_V_loa_28_reg_7499 <= dog_pyr_3_val_V_q0;
        dog_pyr_3_val_V_loa_29_reg_7580 <= dog_pyr_3_val_V_q1;
        dog_pyr_4_val_V_loa_27_reg_7504 <= dog_pyr_4_val_V_q0;
        dog_pyr_4_val_V_loa_28_reg_7585 <= dog_pyr_4_val_V_q1;
        tmp_318_cast_reg_7534[17 : 8] <= tmp_318_cast_fu_3905_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dog_pyr_0_val_V_loa_29_reg_7590 <= dog_pyr_0_val_V_q0;
        dog_pyr_0_val_V_loa_30_reg_7615 <= dog_pyr_0_val_V_q1;
        dog_pyr_1_val_V_loa_30_reg_7595 <= dog_pyr_1_val_V_q0;
        dog_pyr_1_val_V_loa_31_reg_7622 <= dog_pyr_1_val_V_q1;
        dog_pyr_2_val_V_loa_30_reg_7600 <= dog_pyr_2_val_V_q0;
        dog_pyr_2_val_V_loa_31_reg_7629 <= dog_pyr_2_val_V_q1;
        dog_pyr_3_val_V_loa_30_reg_7605 <= dog_pyr_3_val_V_q0;
        dog_pyr_3_val_V_loa_31_reg_7636 <= dog_pyr_3_val_V_q1;
        dog_pyr_4_val_V_loa_29_reg_7610 <= dog_pyr_4_val_V_q0;
        dog_pyr_4_val_V_loa_30_reg_7643 <= dog_pyr_4_val_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        exp_tmp_V_reg_7918 <= {{ireg_V_fu_4731_p1[62:52]}};
        isneg_reg_7912 <= ireg_V_fu_4731_p1[32'd63];
        tmp_1565_reg_7923 <= tmp_1565_fu_4757_p1;
        tmp_777_reg_7928 <= tmp_777_fu_4761_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_20_reg_6675 <= i_20_fu_1874_p2;
        tmp_711_reg_6671 <= tmp_711_fu_1868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        icmp15_reg_7100 <= icmp15_fu_2502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        icmp18_reg_7104 <= icmp18_fu_2554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        icmp26_reg_7374 <= icmp26_fu_3775_p2;
        tmp_743_reg_7345 <= tmp_743_fu_3461_p2;
        tmp_746_reg_7355 <= tmp_746_fu_3610_p2;
        tmp_749_reg_7365 <= tmp_749_fu_3759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_804_reg_7846 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        icmp48_reg_7877 <= icmp48_fu_4574_p2;
        msb_idx_11_reg_7867 <= msb_idx_11_fu_4538_p2;
        msb_idx_12_reg_7872 <= msb_idx_12_fu_4556_p3;
        tmp32_V_112_reg_7882 <= tmp32_V_112_fu_4638_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        icmp_reg_7096 <= icmp_fu_2450_p2;
        is_neg_12_reg_7091 <= p_Val2_122_fu_2397_p2[32'd31];
        p_Val2_120_reg_7076 <= p_Val2_120_fu_2383_p2;
        p_Val2_121_reg_7081 <= p_Val2_121_fu_2390_p2;
        p_Val2_122_reg_7086 <= p_Val2_122_fu_2397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((icmp18_fu_2554_p2 == 1'd0) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1)) | ((icmp15_fu_2502_p2 == 1'd0) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1)) | ((icmp_fu_2450_p2 == 1'd0) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1))))) begin
        is_neg_11_reg_7133 <= p_Val2_121_fu_2390_p2[32'd31];
        is_neg_reg_7113 <= p_Val2_120_fu_2383_p2[32'd31];
        tmp32_V_87_reg_7118 <= tmp32_V_87_fu_2600_p2;
        tmp32_V_91_reg_7138 <= tmp32_V_91_fu_2650_p2;
        tmp32_V_95_reg_7153 <= tmp32_V_95_fu_2692_p2;
        tmp_1525_reg_7123 <= tmp_1525_fu_2606_p1;
        tmp_1533_reg_7143 <= tmp_1533_fu_2656_p1;
        tmp_1540_reg_7158 <= tmp_1540_fu_2698_p1;
        tmp_741_reg_7108 <= tmp_741_fu_2560_p2;
        tmp_744_reg_7128 <= tmp_744_fu_2610_p2;
        tmp_747_reg_7148 <= tmp_747_fu_2660_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        is_neg_13_reg_7960 <= p_Val2_143_fu_5053_p2[32'd79];
        is_neg_14_reg_7977 <= p_Val2_144_fu_5080_p2[32'd79];
        tmp_1569_reg_7949 <= tmp_1569_fu_5059_p1;
        tmp_1594_reg_7966 <= tmp_1594_fu_5086_p1;
        tmp_788_reg_7955 <= tmp_788_fu_5063_p2;
        tmp_796_reg_7972 <= tmp_796_fu_5090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_775_fu_4437_p2 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        is_neg_15_reg_7851 <= p_Val2_145_fu_4465_p2[32'd48];
        p_Val2_288_reg_7856 <= p_Val2_288_fu_4497_p3;
        tmp_1619_reg_7841 <= tmp_1619_fu_4442_p1;
        tmp_804_reg_7846 <= tmp_804_fu_4477_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        isneg_7_reg_8151 <= ireg_V_7_fu_6218_p1[32'd63];
        man_V_35_reg_8156 <= man_V_35_fu_6270_p3;
        sel_tmp39_reg_8183 <= sel_tmp39_fu_6354_p2;
        sel_tmp54_reg_8189 <= sel_tmp54_fu_6372_p2;
        sh_amt_7_reg_8166 <= sh_amt_7_fu_6308_p3;
        tmp_1641_reg_8177 <= tmp_1641_fu_6322_p1;
        tmp_809_reg_8161 <= tmp_809_fu_6278_p2;
        tmp_813_reg_8172 <= tmp_813_fu_6316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_796_reg_7972 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        msb_idx_9_reg_8010 <= msb_idx_9_fu_5304_p2;
        p_Val2_277_reg_8004 <= p_Val2_277_fu_5218_p3;
        tmp_1598_reg_8015 <= tmp_1598_fu_5310_p1;
        tmp_1599_reg_8020 <= msb_idx_9_fu_5304_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_788_reg_7955 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        msb_idx_reg_7989 <= msb_idx_fu_5195_p2;
        p_Val2_266_reg_7983 <= p_Val2_266_fu_5109_p3;
        tmp_1573_reg_7994 <= tmp_1573_fu_5201_p1;
        tmp_1574_reg_7999 <= msb_idx_fu_5195_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        octave_cast_reg_6656[30 : 0] <= octave_cast_fu_1852_p1[30 : 0];
        tmp_reg_6661 <= tmp_fu_1856_p2;
        tmp_s_reg_6666 <= tmp_s_fu_1862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_223_fu_3786_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        or_cond5_224_reg_7383 <= or_cond5_224_fu_3800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_223_fu_3786_p2 == 1'd0) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        or_cond6_225_reg_7387 <= or_cond6_225_fu_3815_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        or_cond_223_reg_7379 <= or_cond_223_fu_3786_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_03_i9_reg_7902 <= p_03_i9_fu_4724_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        p_Result_341_reg_8119 <= p_Val2_274_fu_5850_p1[32'd31];
        p_Result_346_reg_8130 <= p_Val2_285_fu_6066_p1[32'd31];
        p_Val2_196_reg_8124 <= p_Val2_196_fu_5972_p3;
        p_Val2_200_reg_8135 <= p_Val2_200_fu_6188_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_744_reg_7128 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Result_72_reg_7219 <= {{tmp32_V_116_fu_2759_p1[30:23]}};
        tmp32_V_116_reg_7214 <= tmp32_V_116_fu_2759_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_747_reg_7148 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Result_77_reg_7229 <= {{tmp32_V_117_fu_2773_p1[30:23]}};
        tmp32_V_117_reg_7224 <= tmp32_V_117_fu_2773_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_788_reg_7955 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        p_Result_85_reg_8040 <= {{tmp32_V_118_fu_5550_p1[30:23]}};
        tmp32_V_118_reg_8035 <= tmp32_V_118_fu_5550_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_796_reg_7972 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        p_Result_92_reg_8050 <= {{tmp32_V_119_fu_5564_p1[30:23]}};
        tmp32_V_119_reg_8045 <= tmp32_V_119_fu_5564_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_804_reg_7846 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        p_Result_98_reg_7897 <= {{tmp32_V_120_fu_4666_p1[30:23]}};
        tmp32_V_120_reg_7892 <= tmp32_V_120_fu_4666_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_741_reg_7108 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Result_s_reg_7209 <= {{tmp32_V_fu_2745_p1[30:23]}};
        tmp32_V_reg_7204 <= tmp32_V_fu_2745_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_Val2_114_reg_7047 <= p_Val2_114_fu_2300_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_Val2_126_reg_7661 <= p_Val2_126_fu_4049_p2;
        p_Val2_127_reg_7666 <= p_Val2_127_fu_4063_p2;
        p_Val2_129_reg_7671 <= p_Val2_129_fu_4077_p2;
        tmp_1548_reg_7650 <= tmp_1548_fu_3927_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_131_reg_7676 <= p_Val2_131_fu_4166_p2;
        tmp_1561_reg_7682 <= p_Val2_131_fu_4166_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_765_fu_4275_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        p_Val2_134_reg_7796 <= p_Val2_134_fu_4293_p2;
        p_Val2_136_reg_7802 <= p_Val2_136_fu_4305_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_Val2_137_reg_7808 <= p_Val2_137_fu_4319_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Val2_155_reg_6809 <= grp_fu_1680_p7;
        p_Val2_157_reg_6814 <= grp_fu_1695_p7;
        p_Val2_s_reg_6754 <= grp_fu_1665_p7;
        tmp_1219_t_reg_6803 <= tmp_1219_t_fu_1990_p2;
        tmp_1221_t_reg_6797 <= tmp_1221_t_fu_1983_p2;
        tmp_1501_reg_6717 <= tmp_1501_fu_1921_p2;
        tmp_1502_reg_6748 <= tmp_1502_fu_1941_p1;
        tmp_1503_reg_6760 <= tmp_1503_fu_1946_p1;
        tmp_285_cast_reg_6766[17 : 8] <= tmp_285_cast_fu_1960_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_Val2_224_fu_336 <= grp_solve_ap_fixed_s_fu_1608_ap_return_3;
        p_Val2_225_fu_340 <= grp_solve_ap_fixed_s_fu_1608_ap_return_2;
        p_Val2_226_fu_344 <= grp_solve_ap_fixed_s_fu_1608_ap_return_1;
        tmp_690_reg_7072 <= grp_solve_ap_fixed_s_fu_1608_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_Val2_276_reg_8141 <= p_Val2_276_fu_6201_p3;
        p_Val2_287_reg_8146 <= p_Val2_287_fu_6212_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_774_fu_4399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        r_V_24_reg_7827 <= r_V_24_fu_4409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        r_V_25_reg_7832[82 : 17] <= r_V_25_fu_4418_p2[82 : 17];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        r_V_27_reg_7939 <= r_V_27_fu_5019_p2;
        r_V_28_reg_7944 <= r_V_28_fu_5041_p2;
        scale_V_reg_7934 <= scale_V_fu_4995_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state39))) begin
        reg_1835 <= grp_pow_generic_float_s_fu_1624_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        t_V_41_reg_7239 <= t_V_41_fu_2836_p1;
        t_V_45_reg_7271 <= t_V_45_fu_2927_p1;
        t_V_49_reg_7303 <= t_V_49_fu_3018_p1;
        tmp_1685_i_i1_reg_7283 <= tmp_1685_i_i1_fu_2947_p2;
        tmp_1685_i_i2_reg_7315 <= tmp_1685_i_i2_fu_3038_p2;
        tmp_1685_i_i_reg_7251 <= tmp_1685_i_i_fu_2856_p2;
        tmp_i_i1_reg_7277 <= tmp_i_i1_fu_2941_p2;
        tmp_i_i2_reg_7309 <= tmp_i_i2_fu_3032_p2;
        tmp_i_i_reg_7245 <= tmp_i_i_fu_2850_p2;
        x_assign_72_reg_7266 <= x_assign_72_fu_2920_p3;
        x_assign_74_reg_7298 <= x_assign_74_fu_3011_p3;
        x_assign_reg_7234 <= x_assign_fu_2829_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        t_V_54_reg_8060 <= t_V_54_fu_5629_p1;
        t_V_58_reg_8092 <= t_V_58_fu_5722_p1;
        tmp_1685_i_i3_reg_8072 <= tmp_1685_i_i3_fu_5649_p2;
        tmp_1685_i_i4_reg_8104 <= tmp_1685_i_i4_fu_5742_p2;
        tmp_i_i3_reg_8066 <= tmp_i_i3_fu_5643_p2;
        tmp_i_i4_reg_8098 <= tmp_i_i4_fu_5736_p2;
        x_assign_76_reg_8055 <= x_assign_76_fu_5622_p3;
        x_assign_78_reg_8087 <= x_assign_78_fu_5715_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_788_reg_7955 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        tmp32_V_101_reg_8025 <= tmp32_V_101_fu_5428_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_796_reg_7972 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        tmp32_V_107_reg_8030 <= tmp32_V_107_fu_5542_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_804_reg_7846 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        tmp32_V_113_reg_7887 <= tmp32_V_113_fu_4660_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_711_fu_1868_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_1498_reg_6680 <= tmp_1498_fu_1884_p2;
        tmp_280_cast_reg_6686[17 : 8] <= tmp_280_cast_fu_1894_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd0) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd0) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1))))) begin
        tmp_1550_reg_7167 <= tmp_1550_fu_2712_p2;
        tmp_308_cast_reg_7173[17 : 8] <= tmp_308_cast_fu_2722_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & ((tmp_711_reg_6671 == 1'd0) | ((icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1))))) begin
        tmp_751_reg_7163 <= tmp_751_fu_2702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_772_reg_7813 <= {{r_V_23_fu_4342_p2[33:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        tmp_773_reg_7818 <= {{p_Val2_142_fu_4383_p2[47:16]}};
        tmp_774_reg_7823 <= tmp_774_fu_4399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_774_reg_7823 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        tmp_775_reg_7837 <= tmp_775_fu_4437_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        x_assign_73_reg_7335 <= x_assign_73_fu_3225_p3;
        x_assign_75_reg_7340 <= x_assign_75_fu_3311_p3;
        x_assign_s_reg_7330 <= x_assign_s_fu_3139_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        y_assign_3_reg_7907 <= grp_fu_1645_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        y_assign_reg_7862 <= grp_fu_1659_p1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_c_1_phi_fu_1500_p10 = p_Val2_128_reg_1281;
    end else begin
        ap_phi_mux_c_1_phi_fu_1500_p10 = c_1_reg_1497;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10 = tmp_1620_fu_6378_p1;
    end else begin
        ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10 = kpt_layer_write_assi_reg_1552;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10 = tmp_1619_reg_7841;
    end else begin
        ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10 = kpt_octave_write_ass_reg_1517;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10 = p_Val2_276_reg_8141;
    end else begin
        ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10 = kpt_pt_x_write_assig_reg_1467;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10 = p_Val2_287_reg_8146;
    end else begin
        ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10 = kpt_pt_y_write_assig_reg_1437;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10 = agg_result_V_i_i3_reg_7787;
    end else begin
        ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10 = kpt_response_V_write_reg_1482;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10 = {{p_Val2_146_fu_6493_p2[47:16]}};
    end else begin
        ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10 = kpt_sigma_V_write_as_reg_1452;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_layer_1_phi_fu_1570_p10 = p_Val2_164_reg_1301;
    end else begin
        ap_phi_mux_layer_1_phi_fu_1570_p10 = layer_1_reg_1567;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_p_s_phi_fu_1591_p10 = 1'd1;
    end else begin
        ap_phi_mux_p_s_phi_fu_1591_p10 = p_s_reg_1587;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1) & (tmp_690_reg_7072 == 1'd1)) | ((tmp_765_reg_7792 == 1'd0) & (tmp_751_reg_7163 == 1'd0) & (tmp_775_reg_7837 == 1'd1) & (tmp_774_reg_7823 == 1'd1) & (tmp_711_reg_6671 == 1'd0))))) begin
        ap_phi_mux_r_1_phi_fu_1535_p10 = p_Val2_132_reg_1291;
    end else begin
        ap_phi_mux_r_1_phi_fu_1535_p10 = r_1_reg_1532;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_0 = ap_phi_mux_p_s_phi_fu_1591_p10;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_1 = ap_phi_mux_layer_1_phi_fu_1570_p10;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_2 = ap_phi_mux_r_1_phi_fu_1535_p10;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_3 = ap_phi_mux_c_1_phi_fu_1500_p10;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_4 = ap_phi_mux_kpt_pt_x_write_assig_phi_fu_1470_p10;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_5 = ap_phi_mux_kpt_pt_y_write_assig_phi_fu_1440_p10;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_6 = ap_phi_mux_kpt_sigma_V_write_as_phi_fu_1455_p10;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_7 = ap_phi_mux_kpt_response_V_write_phi_fu_1485_p10;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_8 = ap_phi_mux_kpt_octave_write_ass_phi_fu_1520_p10;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & ((or_cond6_225_reg_7387 == 1'd0) | (or_cond5_224_reg_7383 == 1'd0) | (tmp_690_reg_7072 == 1'd0) | (or_cond_223_reg_7379 == 1'd1) | (tmp_711_reg_6671 == 1'd0) | ((icmp18_reg_7104 == 1'd1) & (icmp15_reg_7100 == 1'd1) & (icmp_reg_7096 == 1'd1))))) begin
        ap_return_9 = ap_phi_mux_kpt_layer_write_assi_phi_fu_1555_p10;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_30_reg_7737;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_0_val_V_address0 = tmp_315_cast_fu_4184_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_0_val_V_address0 = tmp_319_cast_fu_3918_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_0_val_V_address0 = tmp_310_cast_fu_3836_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_0_val_V_address0 = tmp_293_cast_fu_2284_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_0_val_V_address0 = tmp_288_cast_fu_2127_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_0_val_V_address0 = tmp_283_cast_fu_2001_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_0_val_V_address0 = tmp_282_cast_fu_1932_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dog_pyr_0_val_V_address0 = tmp_281_cast_fu_1908_p1;
    end else begin
        dog_pyr_0_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_0_val_V_address1 = dog_pyr_0_val_V_add_31_reg_7742;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_0_val_V_address1 = tmp_316_cast_fu_4197_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_0_val_V_address1 = tmp_311_cast_fu_3886_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_0_val_V_address1 = tmp_314_cast_fu_3873_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dog_pyr_0_val_V_address1 = tmp_309_cast_fu_2736_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_0_val_V_address1 = tmp_292_cast_fu_2276_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_0_val_V_address1 = tmp_287_cast_fu_2114_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_0_val_V_address1 = tmp_291_cast_fu_2033_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_0_val_V_address1 = tmp_286_cast_fu_1974_p1;
    end else begin
        dog_pyr_0_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        dog_pyr_0_val_V_ce0 = 1'b1;
    end else begin
        dog_pyr_0_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)))) begin
        dog_pyr_0_val_V_ce1 = 1'b1;
    end else begin
        dog_pyr_0_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_30_reg_7747;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_1_val_V_address0 = tmp_315_cast_fu_4184_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_1_val_V_address0 = tmp_319_cast_fu_3918_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_1_val_V_address0 = tmp_310_cast_fu_3836_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_1_val_V_address0 = tmp_293_cast_fu_2284_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_1_val_V_address0 = tmp_288_cast_fu_2127_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_1_val_V_address0 = tmp_283_cast_fu_2001_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_1_val_V_address0 = tmp_282_cast_fu_1932_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dog_pyr_1_val_V_address0 = tmp_281_cast_fu_1908_p1;
    end else begin
        dog_pyr_1_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_1_val_V_address1 = dog_pyr_1_val_V_add_31_reg_7752;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_1_val_V_address1 = tmp_316_cast_fu_4197_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_1_val_V_address1 = tmp_311_cast_fu_3886_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_1_val_V_address1 = tmp_314_cast_fu_3873_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dog_pyr_1_val_V_address1 = tmp_309_cast_fu_2736_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_1_val_V_address1 = tmp_292_cast_fu_2276_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_1_val_V_address1 = tmp_287_cast_fu_2114_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_1_val_V_address1 = tmp_291_cast_fu_2033_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_1_val_V_address1 = tmp_286_cast_fu_1974_p1;
    end else begin
        dog_pyr_1_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        dog_pyr_1_val_V_ce0 = 1'b1;
    end else begin
        dog_pyr_1_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)))) begin
        dog_pyr_1_val_V_ce1 = 1'b1;
    end else begin
        dog_pyr_1_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_30_reg_7757;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_2_val_V_address0 = tmp_315_cast_fu_4184_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_2_val_V_address0 = tmp_319_cast_fu_3918_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_2_val_V_address0 = tmp_310_cast_fu_3836_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_2_val_V_address0 = tmp_293_cast_fu_2284_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_2_val_V_address0 = tmp_288_cast_fu_2127_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_2_val_V_address0 = tmp_283_cast_fu_2001_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_2_val_V_address0 = tmp_282_cast_fu_1932_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dog_pyr_2_val_V_address0 = tmp_281_cast_fu_1908_p1;
    end else begin
        dog_pyr_2_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_2_val_V_address1 = dog_pyr_2_val_V_add_31_reg_7762;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_2_val_V_address1 = tmp_316_cast_fu_4197_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_2_val_V_address1 = tmp_311_cast_fu_3886_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_2_val_V_address1 = tmp_314_cast_fu_3873_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dog_pyr_2_val_V_address1 = tmp_309_cast_fu_2736_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_2_val_V_address1 = tmp_292_cast_fu_2276_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_2_val_V_address1 = tmp_287_cast_fu_2114_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_2_val_V_address1 = tmp_291_cast_fu_2033_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_2_val_V_address1 = tmp_286_cast_fu_1974_p1;
    end else begin
        dog_pyr_2_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        dog_pyr_2_val_V_ce0 = 1'b1;
    end else begin
        dog_pyr_2_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)))) begin
        dog_pyr_2_val_V_ce1 = 1'b1;
    end else begin
        dog_pyr_2_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_30_reg_7767;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_3_val_V_address0 = tmp_315_cast_fu_4184_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_3_val_V_address0 = tmp_319_cast_fu_3918_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_3_val_V_address0 = tmp_310_cast_fu_3836_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_3_val_V_address0 = tmp_293_cast_fu_2284_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_3_val_V_address0 = tmp_288_cast_fu_2127_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_3_val_V_address0 = tmp_283_cast_fu_2001_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_3_val_V_address0 = tmp_282_cast_fu_1932_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dog_pyr_3_val_V_address0 = tmp_281_cast_fu_1908_p1;
    end else begin
        dog_pyr_3_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_3_val_V_address1 = dog_pyr_3_val_V_add_31_reg_7772;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_3_val_V_address1 = tmp_316_cast_fu_4197_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_3_val_V_address1 = tmp_311_cast_fu_3886_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_3_val_V_address1 = tmp_314_cast_fu_3873_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dog_pyr_3_val_V_address1 = tmp_309_cast_fu_2736_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_3_val_V_address1 = tmp_292_cast_fu_2276_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_3_val_V_address1 = tmp_287_cast_fu_2114_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_3_val_V_address1 = tmp_291_cast_fu_2033_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_3_val_V_address1 = tmp_286_cast_fu_1974_p1;
    end else begin
        dog_pyr_3_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        dog_pyr_3_val_V_ce0 = 1'b1;
    end else begin
        dog_pyr_3_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)))) begin
        dog_pyr_3_val_V_ce1 = 1'b1;
    end else begin
        dog_pyr_3_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_30_reg_7777;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_4_val_V_address0 = tmp_315_cast_fu_4184_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_4_val_V_address0 = tmp_319_cast_fu_3918_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_4_val_V_address0 = tmp_310_cast_fu_3836_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_4_val_V_address0 = tmp_293_cast_fu_2284_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_4_val_V_address0 = tmp_288_cast_fu_2127_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_4_val_V_address0 = tmp_283_cast_fu_2001_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_4_val_V_address0 = tmp_282_cast_fu_1932_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dog_pyr_4_val_V_address0 = tmp_281_cast_fu_1908_p1;
    end else begin
        dog_pyr_4_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_4_val_V_address1 = dog_pyr_4_val_V_add_31_reg_7782;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_4_val_V_address1 = tmp_316_cast_fu_4197_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dog_pyr_4_val_V_address1 = tmp_311_cast_fu_3886_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_4_val_V_address1 = tmp_314_cast_fu_3873_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dog_pyr_4_val_V_address1 = tmp_309_cast_fu_2736_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_4_val_V_address1 = tmp_292_cast_fu_2276_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_4_val_V_address1 = tmp_287_cast_fu_2114_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_4_val_V_address1 = tmp_291_cast_fu_2033_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dog_pyr_4_val_V_address1 = tmp_286_cast_fu_1974_p1;
    end else begin
        dog_pyr_4_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        dog_pyr_4_val_V_ce0 = 1'b1;
    end else begin
        dog_pyr_4_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)))) begin
        dog_pyr_4_val_V_ce1 = 1'b1;
    end else begin
        dog_pyr_4_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_1650_p0 = tmp32_V_101_reg_8025;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_1650_p0 = tmp32_V_113_reg_7887;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1650_p0 = tmp32_V_87_reg_7118;
    end else begin
        grp_fu_1650_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_1653_p0 = tmp32_V_107_reg_8030;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1653_p0 = tmp32_V_91_reg_7138;
    end else begin
        grp_fu_1653_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_1665_p6 = tmp_1502_reg_6748;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1665_p6 = tmp_1502_fu_1941_p1;
    end else begin
        grp_fu_1665_p6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_1680_p6 = tmp_1221_t_reg_6797;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1680_p6 = tmp_1221_t_fu_1983_p2;
    end else begin
        grp_fu_1680_p6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_1695_p6 = tmp_1219_t_reg_6803;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1695_p6 = tmp_1219_t_fu_1990_p2;
    end else begin
        grp_fu_1695_p6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1755_p6 = tmp_1548_reg_7650;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1755_p6 = tmp_1548_fu_3927_p1;
    end else begin
        grp_fu_1755_p6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1765_p6 = tmp_1548_reg_7650;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1765_p6 = tmp_1548_fu_3927_p1;
    end else begin
        grp_fu_1765_p6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1775_p6 = tmp_1548_reg_7650;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1775_p6 = tmp_1548_fu_3927_p1;
    end else begin
        grp_fu_1775_p6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1785_p6 = tmp_1548_reg_7650;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1785_p6 = tmp_1548_fu_3927_p1;
    end else begin
        grp_fu_1785_p6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_pow_generic_float_s_fu_1624_exp = y_assign_3_reg_7907;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_pow_generic_float_s_fu_1624_exp = y_assign_reg_7862;
    end else begin
        grp_pow_generic_float_s_fu_1624_exp = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        mask_table1687_address0 = tmp_1686_i_i3_fu_5665_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        mask_table1687_address0 = tmp_1686_i_i_fu_2872_p1;
    end else begin
        mask_table1687_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        mask_table1687_address1 = tmp_1686_i_i4_fu_5758_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        mask_table1687_address1 = tmp_1686_i_i1_fu_2963_p1;
    end else begin
        mask_table1687_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state11))) begin
        mask_table1687_ce0 = 1'b1;
    end else begin
        mask_table1687_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state11))) begin
        mask_table1687_ce1 = 1'b1;
    end else begin
        mask_table1687_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mask_table1687_ce2 = 1'b1;
    end else begin
        mask_table1687_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        one_half_table2683_address0 = tmp_1686_i_i3_fu_5665_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        one_half_table2683_address0 = tmp_1686_i_i_fu_2872_p1;
    end else begin
        one_half_table2683_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        one_half_table2683_address1 = tmp_1686_i_i4_fu_5758_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        one_half_table2683_address1 = tmp_1686_i_i1_fu_2963_p1;
    end else begin
        one_half_table2683_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state11))) begin
        one_half_table2683_ce0 = 1'b1;
    end else begin
        one_half_table2683_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state11))) begin
        one_half_table2683_ce1 = 1'b1;
    end else begin
        one_half_table2683_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        one_half_table2683_ce2 = 1'b1;
    end else begin
        one_half_table2683_ce2 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_711_fu_1868_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd1) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd1) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((tmp_751_fu_2702_p2 == 1'd0) & (tmp_711_reg_6671 == 1'd0)) | ((tmp_751_fu_2702_p2 == 1'd0) & (icmp18_fu_2554_p2 == 1'd1) & (icmp15_fu_2502_p2 == 1'd1) & (icmp_fu_2450_p2 == 1'd1) & (tmp_690_fu_2352_p1 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8) & (((icmp18_fu_2554_p2 == 1'd0) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1)) | ((icmp15_fu_2502_p2 == 1'd0) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1)) | ((icmp_fu_2450_p2 == 1'd0) & (tmp_690_fu_2352_p1 == 1'd1) & (tmp_711_reg_6671 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b0 == ap_block_state8_on_subcall_done) & (tmp_690_fu_2352_p1 == 1'd0) & (tmp_711_reg_6671 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((or_cond_223_fu_3786_p2 == 1'd0) & (or_cond6_225_fu_3815_p2 == 1'd1) & (or_cond5_224_fu_3800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_765_fu_4275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((tmp_774_fu_4399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & ((tmp_775_fu_4437_p2 == 1'd0) | (tmp_774_reg_7823 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_7_fu_6284_p2 = (12'd1075 - tmp_808_fu_6244_p1);

assign F2_fu_4794_p2 = (12'd1075 - tmp_776_fu_4767_p1);

assign H_0_0_V_fu_2201_p2 = (p_Val2_112_fu_2197_p2 - p_Val2_227_fu_2191_p2);

assign H_1_1_V_fu_2212_p2 = (p_Val2_s_221_fu_2207_p2 - p_Val2_227_fu_2191_p2);

assign H_2_2_V_fu_2224_p2 = (p_Val2_113_fu_2218_p2 - p_Val2_227_fu_2191_p2);

assign NZeros_1_fu_5290_p2 = (tmp_1597_fu_5286_p1 + tmp_1596_fu_5246_p1);

assign NZeros_fu_5181_p2 = (tmp_1572_fu_5177_p1 + tmp_1571_fu_5137_p1);

assign OP1_V_14_fu_4405_p1 = $signed(p_Val2_139_fu_4358_p2);

assign OP1_V_38_cast_fu_4253_p1 = agg_result_V_i_i3_fu_4247_p3;

assign OP2_V_36_cast_fu_5050_p1 = $signed(scale_V_reg_7934);

assign agg_result_V_i_i3_fu_4247_p3 = ((tmp_1561_reg_7682[0:0] === 1'b1) ? p_Result_335_fu_4237_p4 : p_Val2_131_reg_7676);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state28 = ap_NS_fsm[32'd27];

assign ap_NS_fsm_state39 = ap_NS_fsm[32'd38];

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_solve_ap_fixed_s_fu_1608_ap_done == 1'b0) & (tmp_711_reg_6671 == 1'd1));
end

assign c_read_cast_fu_1844_p1 = c_read;

assign exp_tmp_V_7_fu_6234_p4 = {{ireg_V_7_fu_6218_p1[62:52]}};

assign f_29_fu_2916_p1 = p_Result_326_fu_2905_p5;

assign f_31_fu_3007_p1 = p_Result_331_fu_2996_p5;

assign f_33_fu_5618_p1 = p_Result_338_fu_5607_p5;

assign f_35_fu_5711_p1 = p_Result_343_fu_5700_p5;

assign f_37_fu_4720_p1 = p_Result_349_fu_4709_p5;

assign f_fu_2825_p1 = p_Result_321_fu_2814_p5;

assign grp_pow_generic_float_s_fu_1624_ap_start = grp_pow_generic_float_s_fu_1624_ap_start_reg;

assign grp_solve_ap_fixed_s_fu_1608_ap_start = grp_solve_ap_fixed_s_fu_1608_ap_start_reg;

assign i_20_fu_1874_p2 = (i_reg_1347 + 3'd1);

assign icmp15_fu_2502_p2 = (($signed(tmp_1518_fu_2494_p3) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp18_fu_2554_p2 = (($signed(tmp_1523_fu_2546_p3) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp26_fu_3775_p2 = (($signed(tmp_1547_fu_3765_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp29_fu_4856_p2 = ((tmp_1567_fu_4846_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp34_fu_5341_p2 = ((tmp_1575_fu_5331_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp41_fu_5455_p2 = ((tmp_1600_fu_5445_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp48_fu_4574_p2 = ((tmp_1625_fu_4564_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp51_fu_6336_p2 = ((tmp_1642_fu_6326_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_2450_p2 = (($signed(tmp_1513_fu_2442_p3) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign index_V_3_fu_2953_p4 = {{t_V_45_fu_2927_p1[27:23]}};

assign index_V_4_fu_3044_p4 = {{t_V_49_fu_3018_p1[27:23]}};

assign index_V_5_fu_5655_p4 = {{t_V_54_fu_5629_p1[27:23]}};

assign index_V_6_fu_5748_p4 = {{t_V_58_fu_5722_p1[27:23]}};

assign index_V_fu_2862_p4 = {{t_V_41_fu_2836_p1[27:23]}};

assign ireg_V_7_fu_6218_p1 = grp_fu_1662_p1;

assign ireg_V_fu_4731_p1 = grp_fu_1662_p1;

assign isNeg_3_fu_3516_p3 = sh_assign_1_fu_3510_p2[32'd8];

assign isNeg_4_fu_3665_p3 = sh_assign_3_fu_3659_p2[32'd8];

assign isNeg_5_fu_5900_p3 = sh_assign_5_fu_5894_p2[32'd8];

assign isNeg_6_fu_6116_p3 = sh_assign_7_fu_6110_p2[32'd8];

assign isNeg_fu_3367_p3 = sh_assign_fu_3361_p2[32'd8];

assign is_neg_11_fu_2616_p3 = p_Val2_121_fu_2390_p2[32'd31];

assign is_neg_12_fu_2414_p3 = p_Val2_122_fu_2397_p2[32'd31];

assign is_neg_15_fu_4483_p3 = p_Val2_145_fu_4465_p2[32'd48];

assign is_neg_fu_2566_p3 = p_Val2_120_fu_2383_p2[32'd31];

assign isneg_7_fu_6226_p3 = ireg_V_7_fu_6218_p1[32'd63];

assign layer_read_cast_fu_1848_p1 = layer_read;

assign loc_V_30_fu_3084_p1 = p_Val2_163_fu_3079_p2[22:0];

assign loc_V_31_fu_3329_p4 = {{p_Val2_239_fu_3318_p1[30:23]}};

assign loc_V_32_fu_3339_p1 = p_Val2_239_fu_3318_p1[22:0];

assign loc_V_33_fu_2931_p4 = {{t_V_45_fu_2927_p1[30:23]}};

assign loc_V_34_fu_3170_p1 = p_Val2_165_fu_3165_p2[22:0];

assign loc_V_35_fu_3478_p4 = {{p_Val2_250_fu_3467_p1[30:23]}};

assign loc_V_36_fu_3488_p1 = p_Val2_250_fu_3467_p1[22:0];

assign loc_V_37_fu_3022_p4 = {{t_V_49_fu_3018_p1[30:23]}};

assign loc_V_38_fu_3256_p1 = p_Val2_167_fu_3251_p2[22:0];

assign loc_V_39_fu_3627_p4 = {{p_Val2_261_fu_3616_p1[30:23]}};

assign loc_V_40_fu_3637_p1 = p_Val2_261_fu_3616_p1[22:0];

assign loc_V_41_fu_5633_p4 = {{t_V_54_fu_5629_p1[30:23]}};

assign loc_V_42_fu_5788_p1 = p_Val2_185_fu_5783_p2[22:0];

assign loc_V_43_fu_5862_p4 = {{p_Val2_274_fu_5850_p1[30:23]}};

assign loc_V_44_fu_5872_p1 = p_Val2_274_fu_5850_p1[22:0];

assign loc_V_45_fu_5726_p4 = {{t_V_58_fu_5722_p1[30:23]}};

assign loc_V_46_fu_6004_p1 = p_Val2_188_fu_5999_p2[22:0];

assign loc_V_47_fu_6078_p4 = {{p_Val2_285_fu_6066_p1[30:23]}};

assign loc_V_48_fu_6088_p1 = p_Val2_285_fu_6066_p1[22:0];

assign loc_V_fu_2840_p4 = {{t_V_41_fu_2836_p1[30:23]}};

assign man_V_31_fu_4781_p2 = (54'd0 - p_Result_336_fu_4777_p1);

assign man_V_32_fu_4787_p3 = ((isneg_reg_7912[0:0] === 1'b1) ? man_V_31_fu_4781_p2 : p_Result_336_fu_4777_p1);

assign man_V_34_fu_6264_p2 = (54'd0 - p_Result_350_fu_6260_p1);

assign man_V_35_fu_6270_p3 = ((isneg_7_fu_6226_p3[0:0] === 1'b1) ? man_V_34_fu_6264_p2 : p_Result_350_fu_6260_p1);

assign mask_table1687_address2 = tmp_1686_i_i2_fu_3054_p1;

assign msb_idx_10_fu_5439_p3 = ((tmp_1599_reg_8020[0:0] === 1'b1) ? 31'd0 : tmp_1598_reg_8015);

assign msb_idx_11_fu_4538_p2 = (32'd48 - num_zeros_15_fu_4534_p1);

assign msb_idx_12_fu_4556_p3 = ((tmp_1624_fu_4548_p3[0:0] === 1'b1) ? 31'd0 : tmp_1623_fu_4544_p1);

assign msb_idx_8_fu_5325_p3 = ((tmp_1574_reg_7999[0:0] === 1'b1) ? 31'd0 : tmp_1573_reg_7994);

assign msb_idx_9_fu_5304_p2 = (32'd80 - num_zeros_14_fu_5296_p3);

assign msb_idx_fu_5195_p2 = (32'd80 - num_zeros_13_fu_5187_p3);

assign newSel28_fu_4967_p3 = ((sel_tmp9_fu_4923_p2[0:0] === 1'b1) ? p_0782_s_fu_4876_p3 : tmp_1566_fu_4836_p1);

assign newSel29_fu_4981_p3 = ((or_cond_fu_4961_p2[0:0] === 1'b1) ? newSel_fu_4953_p3 : newSel28_fu_4967_p3);

assign newSel30_fu_6442_p3 = ((sel_tmp54_reg_8189[0:0] === 1'b1) ? tmp_817_fu_6411_p2 : tmp_1643_fu_6400_p1);

assign newSel31_fu_6454_p3 = ((sel_tmp41_fu_6432_p2[0:0] === 1'b1) ? p_0858_s_fu_6404_p3 : tmp_1641_reg_8177);

assign newSel32_fu_6467_p3 = ((or_cond7_fu_6449_p2[0:0] === 1'b1) ? newSel30_fu_6442_p3 : newSel31_fu_6454_p3);

assign newSel33_fu_6481_p3 = ((or_cond9_fu_6475_p2[0:0] === 1'b1) ? newSel32_fu_6467_p3 : 32'd0);

assign newSel_fu_4953_p3 = ((sel_tmp22_fu_4947_p2[0:0] === 1'b1) ? tmp_785_fu_4883_p2 : tmp_1568_fu_4872_p1);


always @ (p_Result_325_fu_2632_p4) begin
    if (p_Result_325_fu_2632_p4[0] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd0;
    end else if (p_Result_325_fu_2632_p4[1] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd1;
    end else if (p_Result_325_fu_2632_p4[2] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd2;
    end else if (p_Result_325_fu_2632_p4[3] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd3;
    end else if (p_Result_325_fu_2632_p4[4] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd4;
    end else if (p_Result_325_fu_2632_p4[5] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd5;
    end else if (p_Result_325_fu_2632_p4[6] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd6;
    end else if (p_Result_325_fu_2632_p4[7] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd7;
    end else if (p_Result_325_fu_2632_p4[8] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd8;
    end else if (p_Result_325_fu_2632_p4[9] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd9;
    end else if (p_Result_325_fu_2632_p4[10] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd10;
    end else if (p_Result_325_fu_2632_p4[11] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd11;
    end else if (p_Result_325_fu_2632_p4[12] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd12;
    end else if (p_Result_325_fu_2632_p4[13] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd13;
    end else if (p_Result_325_fu_2632_p4[14] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd14;
    end else if (p_Result_325_fu_2632_p4[15] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd15;
    end else if (p_Result_325_fu_2632_p4[16] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd16;
    end else if (p_Result_325_fu_2632_p4[17] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd17;
    end else if (p_Result_325_fu_2632_p4[18] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd18;
    end else if (p_Result_325_fu_2632_p4[19] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd19;
    end else if (p_Result_325_fu_2632_p4[20] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd20;
    end else if (p_Result_325_fu_2632_p4[21] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd21;
    end else if (p_Result_325_fu_2632_p4[22] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd22;
    end else if (p_Result_325_fu_2632_p4[23] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd23;
    end else if (p_Result_325_fu_2632_p4[24] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd24;
    end else if (p_Result_325_fu_2632_p4[25] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd25;
    end else if (p_Result_325_fu_2632_p4[26] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd26;
    end else if (p_Result_325_fu_2632_p4[27] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd27;
    end else if (p_Result_325_fu_2632_p4[28] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd28;
    end else if (p_Result_325_fu_2632_p4[29] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd29;
    end else if (p_Result_325_fu_2632_p4[30] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd30;
    end else if (p_Result_325_fu_2632_p4[31] == 1'b1) begin
        num_zeros_11_fu_2642_p3 = 32'd31;
    end else begin
        num_zeros_11_fu_2642_p3 = 32'd32;
    end
end


always @ (p_Result_330_fu_2674_p4) begin
    if (p_Result_330_fu_2674_p4[0] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd0;
    end else if (p_Result_330_fu_2674_p4[1] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd1;
    end else if (p_Result_330_fu_2674_p4[2] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd2;
    end else if (p_Result_330_fu_2674_p4[3] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd3;
    end else if (p_Result_330_fu_2674_p4[4] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd4;
    end else if (p_Result_330_fu_2674_p4[5] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd5;
    end else if (p_Result_330_fu_2674_p4[6] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd6;
    end else if (p_Result_330_fu_2674_p4[7] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd7;
    end else if (p_Result_330_fu_2674_p4[8] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd8;
    end else if (p_Result_330_fu_2674_p4[9] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd9;
    end else if (p_Result_330_fu_2674_p4[10] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd10;
    end else if (p_Result_330_fu_2674_p4[11] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd11;
    end else if (p_Result_330_fu_2674_p4[12] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd12;
    end else if (p_Result_330_fu_2674_p4[13] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd13;
    end else if (p_Result_330_fu_2674_p4[14] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd14;
    end else if (p_Result_330_fu_2674_p4[15] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd15;
    end else if (p_Result_330_fu_2674_p4[16] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd16;
    end else if (p_Result_330_fu_2674_p4[17] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd17;
    end else if (p_Result_330_fu_2674_p4[18] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd18;
    end else if (p_Result_330_fu_2674_p4[19] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd19;
    end else if (p_Result_330_fu_2674_p4[20] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd20;
    end else if (p_Result_330_fu_2674_p4[21] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd21;
    end else if (p_Result_330_fu_2674_p4[22] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd22;
    end else if (p_Result_330_fu_2674_p4[23] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd23;
    end else if (p_Result_330_fu_2674_p4[24] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd24;
    end else if (p_Result_330_fu_2674_p4[25] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd25;
    end else if (p_Result_330_fu_2674_p4[26] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd26;
    end else if (p_Result_330_fu_2674_p4[27] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd27;
    end else if (p_Result_330_fu_2674_p4[28] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd28;
    end else if (p_Result_330_fu_2674_p4[29] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd29;
    end else if (p_Result_330_fu_2674_p4[30] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd30;
    end else if (p_Result_330_fu_2674_p4[31] == 1'b1) begin
        num_zeros_12_fu_2684_p3 = 32'd31;
    end else begin
        num_zeros_12_fu_2684_p3 = 32'd32;
    end
end

assign num_zeros_13_fu_5187_p3 = ((tmp_790_fu_5141_p2[0:0] === 1'b1) ? NZeros_fu_5181_p2 : tmp_1571_fu_5137_p1);

assign num_zeros_14_fu_5296_p3 = ((tmp_798_fu_5250_p2[0:0] === 1'b1) ? NZeros_1_fu_5290_p2 : tmp_1596_fu_5246_p1);

assign num_zeros_15_fu_4534_p1 = tmp_805_fu_4526_p3[31:0];


always @ (p_Result_320_fu_2582_p4) begin
    if (p_Result_320_fu_2582_p4[0] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd0;
    end else if (p_Result_320_fu_2582_p4[1] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd1;
    end else if (p_Result_320_fu_2582_p4[2] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd2;
    end else if (p_Result_320_fu_2582_p4[3] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd3;
    end else if (p_Result_320_fu_2582_p4[4] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd4;
    end else if (p_Result_320_fu_2582_p4[5] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd5;
    end else if (p_Result_320_fu_2582_p4[6] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd6;
    end else if (p_Result_320_fu_2582_p4[7] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd7;
    end else if (p_Result_320_fu_2582_p4[8] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd8;
    end else if (p_Result_320_fu_2582_p4[9] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd9;
    end else if (p_Result_320_fu_2582_p4[10] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd10;
    end else if (p_Result_320_fu_2582_p4[11] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd11;
    end else if (p_Result_320_fu_2582_p4[12] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd12;
    end else if (p_Result_320_fu_2582_p4[13] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd13;
    end else if (p_Result_320_fu_2582_p4[14] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd14;
    end else if (p_Result_320_fu_2582_p4[15] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd15;
    end else if (p_Result_320_fu_2582_p4[16] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd16;
    end else if (p_Result_320_fu_2582_p4[17] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd17;
    end else if (p_Result_320_fu_2582_p4[18] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd18;
    end else if (p_Result_320_fu_2582_p4[19] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd19;
    end else if (p_Result_320_fu_2582_p4[20] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd20;
    end else if (p_Result_320_fu_2582_p4[21] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd21;
    end else if (p_Result_320_fu_2582_p4[22] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd22;
    end else if (p_Result_320_fu_2582_p4[23] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd23;
    end else if (p_Result_320_fu_2582_p4[24] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd24;
    end else if (p_Result_320_fu_2582_p4[25] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd25;
    end else if (p_Result_320_fu_2582_p4[26] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd26;
    end else if (p_Result_320_fu_2582_p4[27] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd27;
    end else if (p_Result_320_fu_2582_p4[28] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd28;
    end else if (p_Result_320_fu_2582_p4[29] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd29;
    end else if (p_Result_320_fu_2582_p4[30] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd30;
    end else if (p_Result_320_fu_2582_p4[31] == 1'b1) begin
        num_zeros_fu_2592_p3 = 32'd31;
    end else begin
        num_zeros_fu_2592_p3 = 32'd32;
    end
end

assign octave_cast_fu_1852_p1 = octave;

assign one_half_i_cast_i1_fu_3161_p1 = one_half_table2683_q1;

assign one_half_i_cast_i2_fu_3247_p1 = one_half_table2683_q2;

assign one_half_i_cast_i3_fu_5779_p1 = one_half_table2683_q0;

assign one_half_i_cast_i4_fu_5995_p1 = one_half_table2683_q1;

assign one_half_i_cast_i_fu_3075_p1 = one_half_table2683_q0;

assign one_half_table2683_address2 = tmp_1686_i_i2_fu_3054_p1;

assign or_cond5_224_fu_3800_p2 = (tmp_753_fu_3796_p2 & tmp_752_fu_3791_p2);

assign or_cond5_fu_4975_p2 = (sel_tmp9_fu_4923_p2 | sel_tmp2_fu_4894_p2);

assign or_cond6_225_fu_3815_p2 = (tmp_767_fu_3811_p2 & tmp_766_fu_3806_p2);

assign or_cond6_fu_4989_p2 = (or_cond_fu_4961_p2 | or_cond5_fu_4975_p2);

assign or_cond7_fu_6449_p2 = (sel_tmp54_reg_8189 | sel_tmp47_fu_6437_p2);

assign or_cond8_fu_6461_p2 = (sel_tmp41_fu_6432_p2 | sel_tmp34_fu_6421_p2);

assign or_cond9_fu_6475_p2 = (or_cond8_fu_6461_p2 | or_cond7_fu_6449_p2);

assign or_cond_223_fu_3786_p2 = (tmp_750_fu_3781_p2 | icmp26_reg_7374);

assign or_cond_fu_4961_p2 = (sel_tmp22_fu_4947_p2 | sel_tmp15_fu_4929_p2);

assign p_03_i9_fu_4724_p3 = ((tmp_804_reg_7846[0:0] === 1'b1) ? 32'd0 : f_37_fu_4720_p1);

assign p_0782_s_fu_4876_p3 = ((isneg_reg_7912[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_0858_s_fu_6404_p3 = ((isneg_7_reg_8151[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_Repl2_100_trunc_fu_5687_p2 = (tmp150_cast_cast_fu_5679_p3 + tmp_1612_fu_5676_p1);

assign p_Repl2_103_trunc_fu_4696_p2 = (tmp151_cast_cast_fu_4688_p3 + tmp_1637_fu_4685_p1);

assign p_Repl2_86_trunc_fu_2801_p2 = (tmp_692_fu_2792_p2 + tmp_693_fu_2797_p1);

assign p_Repl2_89_trunc_fu_2892_p2 = (tmp_717_fu_2883_p2 + tmp_718_fu_2888_p1);

assign p_Repl2_92_trunc_fu_2983_p2 = (tmp_722_fu_2974_p2 + tmp_723_fu_2979_p1);

assign p_Repl2_96_trunc_fu_5594_p2 = (tmp149_cast_cast_fu_5586_p3 + tmp_1587_fu_5583_p1);

assign p_Result_264_fu_3146_p3 = t_V_45_reg_7271[32'd31];

assign p_Result_278_fu_3232_p3 = t_V_49_reg_7303[32'd31];

assign p_Result_293_fu_5764_p3 = t_V_54_reg_8060[32'd31];

assign p_Result_307_fu_5980_p3 = t_V_58_reg_8092[32'd31];

always @ (*) begin
    p_Result_317_fu_2404_p4 = grp_solve_ap_fixed_s_fu_1608_ap_return_3;
    p_Result_317_fu_2404_p4[32'd31] = |(1'd0);
end

always @ (*) begin
    p_Result_318_fu_2456_p4 = grp_solve_ap_fixed_s_fu_1608_ap_return_2;
    p_Result_318_fu_2456_p4[32'd31] = |(1'd0);
end

always @ (*) begin
    p_Result_319_fu_2508_p4 = grp_solve_ap_fixed_s_fu_1608_ap_return_1;
    p_Result_319_fu_2508_p4[32'd31] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_V_fu_2574_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_320_fu_2582_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_320_fu_2582_p4[ap_tvar_int_0] = tmp_V_fu_2574_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_321_fu_2814_p5 = {{tmp_694_fu_2807_p3}, {tmp32_V_reg_7204[22:0]}};

assign p_Result_322_fu_3067_p3 = {{p_Result_s_222_fu_3060_p3}, {31'd0}};

assign p_Result_323_fu_3110_p3 = {{tmp_412_fu_3100_p4}, {xs_sig_V_fu_3094_p2}};

assign p_Result_324_fu_3321_p3 = p_Val2_239_fu_3318_p1[32'd31];

integer ap_tvar_int_1;

always @ (tmp_V_2_fu_2624_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_325_fu_2632_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_325_fu_2632_p4[ap_tvar_int_1] = tmp_V_2_fu_2624_p3[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_326_fu_2905_p5 = {{tmp_719_fu_2898_p3}, {tmp32_V_116_reg_7214[22:0]}};

assign p_Result_327_fu_3153_p3 = {{p_Result_264_fu_3146_p3}, {31'd0}};

assign p_Result_328_fu_3196_p3 = {{tmp_413_fu_3186_p4}, {xs_sig_V_1_fu_3180_p2}};

assign p_Result_329_fu_3470_p3 = p_Val2_250_fu_3467_p1[32'd31];

integer ap_tvar_int_2;

always @ (tmp_V_3_fu_2666_p3) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_330_fu_2674_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_330_fu_2674_p4[ap_tvar_int_2] = tmp_V_3_fu_2666_p3[31 - ap_tvar_int_2];
        end
    end
end

assign p_Result_331_fu_2996_p5 = {{tmp_724_fu_2989_p3}, {tmp32_V_117_reg_7224[22:0]}};

assign p_Result_332_fu_3239_p3 = {{p_Result_278_fu_3232_p3}, {31'd0}};

assign p_Result_333_fu_3282_p3 = {{tmp_414_fu_3272_p4}, {xs_sig_V_2_fu_3266_p2}};

assign p_Result_334_fu_3619_p3 = p_Val2_261_fu_3616_p1[32'd31];

always @ (*) begin
    p_Result_335_fu_4237_p4 = p_Val2_152_fu_4232_p2;
    p_Result_335_fu_4237_p4[32'd31] = |(1'd0);
end

assign p_Result_336_fu_4777_p1 = tmp_720_fu_4770_p3;

integer ap_tvar_int_3;

always @ (p_Result_83_fu_5147_p4) begin
    for (ap_tvar_int_3 = 64 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 63 | ap_tvar_int_3 < 47) begin
            p_Result_337_fu_5157_p5[ap_tvar_int_3] = ap_const_lv64_FFFFFFFFFFFFFFFF[ap_tvar_int_3];
        end else if (63 - ap_tvar_int_3 >= 17) begin
            p_Result_337_fu_5157_p5[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_337_fu_5157_p5[ap_tvar_int_3] = p_Result_83_fu_5147_p4[63 - ap_tvar_int_3];
        end
    end
end

assign p_Result_338_fu_5607_p5 = {{tmp_728_fu_5600_p3}, {tmp32_V_118_reg_8035[22:0]}};

assign p_Result_339_fu_5771_p3 = {{p_Result_293_fu_5764_p3}, {31'd0}};

assign p_Result_340_fu_5814_p3 = {{tmp_436_fu_5804_p4}, {xs_sig_V_3_fu_5798_p2}};

integer ap_tvar_int_4;

always @ (p_Result_90_fu_5256_p4) begin
    for (ap_tvar_int_4 = 64 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 63 | ap_tvar_int_4 < 47) begin
            p_Result_342_fu_5266_p5[ap_tvar_int_4] = ap_const_lv64_FFFFFFFFFFFFFFFF[ap_tvar_int_4];
        end else if (63 - ap_tvar_int_4 >= 17) begin
            p_Result_342_fu_5266_p5[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_342_fu_5266_p5[ap_tvar_int_4] = p_Result_90_fu_5256_p4[63 - ap_tvar_int_4];
        end
    end
end

assign p_Result_343_fu_5700_p5 = {{tmp_732_fu_5693_p3}, {tmp32_V_119_reg_8045[22:0]}};

assign p_Result_344_fu_5987_p3 = {{p_Result_307_fu_5980_p3}, {31'd0}};

assign p_Result_345_fu_6030_p3 = {{tmp_438_fu_6020_p4}, {xs_sig_V_4_fu_6014_p2}};

integer ap_tvar_int_5;

always @ (p_Val2_275_cast_fu_4505_p1) begin
    for (ap_tvar_int_5 = 49 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 48 - 0) begin
            p_Result_347_fu_4508_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_347_fu_4508_p4[ap_tvar_int_5] = p_Val2_275_cast_fu_4505_p1[48 - ap_tvar_int_5];
        end
    end
end

assign p_Result_348_fu_4518_p3 = {{15'd32767}, {p_Result_347_fu_4508_p4}};

assign p_Result_349_fu_4709_p5 = {{tmp_736_fu_4702_p3}, {tmp32_V_120_reg_7892[22:0]}};

assign p_Result_350_fu_6260_p1 = tmp_737_fu_6252_p3;

assign p_Result_82_fu_5125_p1 = tmp_435_fu_5115_p4;

integer ap_tvar_int_6;

always @ (p_Val2_266_fu_5109_p3) begin
    for (ap_tvar_int_6 = 17 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 16 - 0) begin
            p_Result_83_fu_5147_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_83_fu_5147_p4[ap_tvar_int_6] = p_Val2_266_fu_5109_p3[16 - ap_tvar_int_6];
        end
    end
end

assign p_Result_89_fu_5234_p1 = tmp_437_fu_5224_p4;

integer ap_tvar_int_7;

always @ (p_Val2_277_fu_5218_p3) begin
    for (ap_tvar_int_7 = 17 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 16 - 0) begin
            p_Result_90_fu_5256_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            p_Result_90_fu_5256_p4[ap_tvar_int_7] = p_Val2_277_fu_5218_p3[16 - ap_tvar_int_7];
        end
    end
end

assign p_Result_s_222_fu_3060_p3 = t_V_41_reg_7239[32'd31];

assign p_Val2_112_fu_2197_p2 = ($signed(p_Val2_130_reg_6819) + $signed(p_Val2_s_reg_6754));

assign p_Val2_113_fu_2218_p0 = grp_fu_1695_p7;

assign p_Val2_113_fu_2218_p1 = grp_fu_1680_p7;

assign p_Val2_113_fu_2218_p2 = ($signed(p_Val2_113_fu_2218_p0) + $signed(p_Val2_113_fu_2218_p1));

assign p_Val2_114_fu_2300_p2 = ($signed(tmp_725_fu_2292_p1) - $signed(tmp_726_fu_2296_p1));

assign p_Val2_115_fu_2325_p2 = ($signed(tmp_727_fu_2318_p1) - $signed(tmp_729_fu_2321_p1));

assign p_Val2_116_fu_2049_p2 = ($signed(tmp_730_fu_2042_p1) - $signed(tmp_731_fu_2045_p1));

assign p_Val2_117_fu_2062_p2 = ($signed(tmp_733_fu_2055_p1) - $signed(tmp_734_fu_2059_p1));

assign p_Val2_118_fu_2237_p2 = ($signed(tmp_735_fu_2230_p1) - $signed(tmp_738_fu_2233_p1));

assign p_Val2_119_fu_2250_p2 = ($signed(tmp_739_fu_2243_p1) - $signed(tmp_740_fu_2247_p1));

assign p_Val2_120_fu_2383_p2 = (32'd0 - grp_solve_ap_fixed_s_fu_1608_ap_return_1);

assign p_Val2_121_fu_2390_p2 = (32'd0 - grp_solve_ap_fixed_s_fu_1608_ap_return_2);

assign p_Val2_122_fu_2397_p2 = (32'd0 - grp_solve_ap_fixed_s_fu_1608_ap_return_3);

assign p_Val2_126_fu_4049_p0 = tmp_756_fu_3949_p4;

assign p_Val2_126_fu_4049_p1 = p_Val2_125_reg_1381;

assign p_Val2_126_fu_4049_p2 = ($signed(p_Val2_126_fu_4049_p0) * $signed(p_Val2_126_fu_4049_p1));

assign p_Val2_127_fu_4063_p0 = tmp_759_fu_3973_p4;

assign p_Val2_127_fu_4063_p1 = p_Val2_124_reg_1370;

assign p_Val2_127_fu_4063_p2 = ($signed(p_Val2_127_fu_4063_p0) * $signed(p_Val2_127_fu_4063_p1));

assign p_Val2_129_fu_4077_p0 = tmp_762_fu_4031_p4;

assign p_Val2_129_fu_4077_p1 = p_Val2_123_reg_1359;

assign p_Val2_129_fu_4077_p2 = ($signed(p_Val2_129_fu_4077_p0) * $signed(p_Val2_129_fu_4077_p1));

assign p_Val2_131_fu_4166_p2 = (p_Val2_193_fu_4158_p3 + grp_fu_1795_p7);

assign p_Val2_133_fu_4287_p2 = (grp_fu_1755_p7 + grp_fu_1765_p7);

assign p_Val2_134_fu_4293_p2 = (p_Val2_133_fu_4287_p2 - p_Val2_264_fu_4281_p2);

assign p_Val2_135_fu_4299_p2 = (grp_fu_1775_p7 + grp_fu_1785_p7);

assign p_Val2_136_fu_4305_p2 = (p_Val2_135_fu_4299_p2 - p_Val2_264_fu_4281_p2);

assign p_Val2_137_fu_4319_p2 = ($signed(tmp_768_fu_4311_p1) - $signed(tmp_769_fu_4315_p1));

assign p_Val2_138_fu_4332_p2 = ($signed(tmp_770_fu_4325_p1) - $signed(tmp_771_fu_4328_p1));

assign p_Val2_139_fu_4358_p2 = ($signed(p_Val2_134_reg_7796) + $signed(p_Val2_136_reg_7802));

assign p_Val2_140_fu_4368_p0 = p_Val2_134_reg_7796;

assign p_Val2_140_fu_4368_p1 = p_Val2_136_reg_7802;

assign p_Val2_140_fu_4368_p2 = ($signed(p_Val2_140_fu_4368_p0) * $signed(p_Val2_140_fu_4368_p1));

assign p_Val2_142_fu_4383_p2 = (p_Val2_140_fu_4368_p2 - tmp_920_cast_fu_4377_p2);

assign p_Val2_143_fu_5053_p0 = r_V_27_reg_7939;

assign p_Val2_143_fu_5053_p1 = OP2_V_36_cast_fu_5050_p1;

assign p_Val2_143_fu_5053_p2 = ($signed(p_Val2_143_fu_5053_p0) * $signed(p_Val2_143_fu_5053_p1));

assign p_Val2_144_fu_5080_p0 = r_V_28_reg_7944;

assign p_Val2_144_fu_5080_p1 = OP2_V_36_cast_fu_5050_p1;

assign p_Val2_144_fu_5080_p2 = ($signed(p_Val2_144_fu_5080_p0) * $signed(p_Val2_144_fu_5080_p1));

assign p_Val2_145_cast_fu_4471_p2 = ($signed(tmp_802_fu_4445_p3) + $signed(tmp_439_fu_4461_p1));

assign p_Val2_145_fu_4465_p2 = ($signed(tmp_985_cast_fu_4453_p1) + $signed(tmp_803_fu_4457_p1));

assign p_Val2_146_fu_6493_p1 = newSel33_fu_6481_p3;

assign p_Val2_146_fu_6493_p2 = ($signed({{1'b0}, {48'd104857}}) * $signed(p_Val2_146_fu_6493_p1));

assign p_Val2_152_fu_4232_p2 = (32'd0 - p_Val2_131_reg_7676);

assign p_Val2_163_fu_3079_p2 = (t_V_41_reg_7239 + one_half_i_cast_i_fu_3075_p1);

assign p_Val2_165_fu_3165_p2 = (t_V_45_reg_7271 + one_half_i_cast_i1_fu_3161_p1);

assign p_Val2_167_fu_3251_p2 = (t_V_49_reg_7303 + one_half_i_cast_i2_fu_3247_p1);

assign p_Val2_168_fu_3439_p3 = ((isNeg_fu_3367_p3[0:0] === 1'b1) ? tmp_296_fu_3425_p1 : tmp_297_fu_3429_p4);

assign p_Val2_173_fu_3989_p6 = (3'd1 + tmp_1548_fu_3927_p1);

assign p_Val2_174_fu_4010_p6 = ($signed(3'd7) + $signed(tmp_1548_fu_3927_p1));

assign p_Val2_185_fu_5783_p2 = (t_V_54_reg_8060 + one_half_i_cast_i3_fu_5779_p1);

assign p_Val2_187_fu_3588_p3 = ((isNeg_3_fu_3516_p3[0:0] === 1'b1) ? tmp_300_fu_3574_p1 : tmp_301_fu_3578_p4);

assign p_Val2_188_fu_5999_p2 = (t_V_58_reg_8092 + one_half_i_cast_i4_fu_5995_p1);

assign p_Val2_191_fu_3737_p3 = ((isNeg_4_fu_3665_p3[0:0] === 1'b1) ? tmp_304_fu_3723_p1 : tmp_305_fu_3727_p4);

assign p_Val2_193_fu_4158_p3 = ((tmp_1559_fu_4104_p3[0:0] === 1'b1) ? tmp_323_fu_4138_p4 : tmp_324_fu_4148_p4);

assign p_Val2_196_fu_5972_p3 = ((isNeg_5_fu_5900_p3[0:0] === 1'b1) ? tmp_328_fu_5958_p1 : tmp_329_fu_5962_p4);

assign p_Val2_200_fu_6188_p3 = ((isNeg_6_fu_6116_p3[0:0] === 1'b1) ? tmp_332_fu_6174_p1 : tmp_333_fu_6178_p4);

assign p_Val2_227_fu_2191_p0 = grp_fu_1665_p7;

assign p_Val2_227_fu_2191_p2 = p_Val2_227_fu_2191_p0 << 32'd1;

assign p_Val2_239_fu_3318_p1 = x_assign_s_reg_7330;

assign p_Val2_241_fu_3453_p3 = ((p_Result_324_fu_3321_p3[0:0] === 1'b1) ? p_Val2_i_i_i_fu_3447_p2 : p_Val2_168_fu_3439_p3);

assign p_Val2_250_fu_3467_p1 = x_assign_73_reg_7335;

assign p_Val2_252_fu_3602_p3 = ((p_Result_329_fu_3470_p3[0:0] === 1'b1) ? p_Val2_i_i_i2_fu_3596_p2 : p_Val2_187_fu_3588_p3);

assign p_Val2_261_fu_3616_p1 = x_assign_75_reg_7340;

assign p_Val2_263_fu_3751_p3 = ((p_Result_334_fu_3619_p3[0:0] === 1'b1) ? p_Val2_i_i_i3_fu_3745_p2 : p_Val2_191_fu_3737_p3);

assign p_Val2_264_fu_4281_p2 = grp_fu_1795_p7 << 32'd1;

assign p_Val2_266_fu_5109_p3 = ((is_neg_13_reg_7960[0:0] === 1'b1) ? tmp_962_cast_fu_5104_p2 : tmp_1569_reg_7949);

assign p_Val2_267_cast_fu_5322_p1 = p_Val2_266_reg_7983;

assign p_Val2_271_cast_fu_5436_p1 = p_Val2_277_reg_8004;

assign p_Val2_274_fu_5850_p1 = x_assign_77_fu_5843_p3;

assign p_Val2_275_cast_fu_4505_p1 = p_Val2_288_reg_7856;

assign p_Val2_276_fu_6201_p3 = ((p_Result_341_reg_8119[0:0] === 1'b1) ? p_Val2_i_i_i4_fu_6196_p2 : p_Val2_196_reg_8124);

assign p_Val2_277_fu_5218_p3 = ((is_neg_14_reg_7977[0:0] === 1'b1) ? tmp_975_cast_fu_5213_p2 : tmp_1594_reg_7966);

assign p_Val2_285_fu_6066_p1 = x_assign_79_fu_6059_p3;

assign p_Val2_287_fu_6212_p3 = ((p_Result_346_reg_8130[0:0] === 1'b1) ? p_Val2_i_i_i5_fu_6207_p2 : p_Val2_200_reg_8135);

assign p_Val2_288_fu_4497_p3 = ((is_neg_15_fu_4483_p3[0:0] === 1'b1) ? tmp_988_cast_fu_4491_p2 : p_Val2_145_cast_fu_4471_p2);

assign p_Val2_i_i_i2_fu_3596_p2 = (32'd0 - p_Val2_187_fu_3588_p3);

assign p_Val2_i_i_i3_fu_3745_p2 = (32'd0 - p_Val2_191_fu_3737_p3);

assign p_Val2_i_i_i4_fu_6196_p2 = (16'd0 - p_Val2_196_reg_8124);

assign p_Val2_i_i_i5_fu_6207_p2 = (16'd0 - p_Val2_200_reg_8135);

assign p_Val2_i_i_i_fu_3447_p2 = (32'd0 - p_Val2_168_fu_3439_p3);

assign p_Val2_s_221_fu_2207_p2 = ($signed(grp_fu_1710_p7) + $signed(p_Val2_141_reg_6881));

assign p_lshr_fu_4118_p4 = {{p_neg_fu_4112_p2[64:1]}};

assign p_neg_fu_4112_p2 = (65'd0 - r_V_29_fu_4098_p2);

assign p_neg_t_fu_4132_p2 = (65'd0 - tmp_322_fu_4128_p1);

assign p_shl_cast_fu_4265_p1 = $signed(p_shl_fu_4257_p3);

assign p_shl_fu_4257_p3 = {{agg_result_V_i_i3_fu_4247_p3}, {2'd0}};

assign r_V_13_fu_2151_p2 = ($signed(tmp_714_fu_2144_p1) - $signed(tmp_715_fu_2147_p1));

assign r_V_14_fu_2175_p2 = ($signed(tmp_716_fu_2167_p1) - $signed(tmp_721_fu_2171_p1));

assign r_V_15_fu_2335_p2 = ($signed(tmp_863_cast_fu_2331_p1) + $signed(p_Val2_115_fu_2325_p2));

assign r_V_16_fu_2072_p2 = ($signed(tmp_869_cast_fu_2068_p1) + $signed(p_Val2_117_fu_2062_p2));

assign r_V_17_fu_2260_p2 = ($signed(tmp_875_cast_fu_2256_p1) + $signed(p_Val2_119_fu_2250_p2));

assign r_V_18_fu_3943_p2 = ($signed(tmp_754_fu_3935_p1) - $signed(tmp_755_fu_3939_p1));

assign r_V_19_fu_3967_p2 = ($signed(tmp_757_fu_3959_p1) - $signed(tmp_758_fu_3963_p1));

assign r_V_20_fu_4025_p2 = ($signed(tmp_760_fu_4000_p1) - $signed(tmp_761_fu_4021_p1));

assign r_V_22_fu_4269_p2 = ($signed(p_shl_cast_fu_4265_p1) - $signed(OP1_V_38_cast_fu_4253_p1));

assign r_V_23_fu_4342_p2 = ($signed(tmp_917_cast_fu_4338_p1) + $signed(p_Val2_138_fu_4332_p2));

assign r_V_24_fu_4409_p0 = OP1_V_14_fu_4405_p1;

assign r_V_24_fu_4409_p1 = OP1_V_14_fu_4405_p1;

assign r_V_24_fu_4409_p2 = ($signed(r_V_24_fu_4409_p0) * $signed(r_V_24_fu_4409_p1));

assign r_V_25_cast_fu_4433_p1 = r_V_26_fu_4427_p2;

assign r_V_25_fu_4418_p0 = r_V_24_reg_7827;

assign r_V_25_fu_4418_p2 = ($signed(r_V_25_fu_4418_p0) * $signed('hA0000));

assign r_V_26_fu_4427_p0 = r_V_26_fu_4427_p00;

assign r_V_26_fu_4427_p00 = tmp_773_reg_7818;

assign r_V_26_fu_4427_p2 = (r_V_26_fu_4427_p0 * $signed(70'h7900000000));

assign r_V_27_fu_5019_p2 = ($signed(tmp_959_cast_fu_5011_p1) + $signed(tmp_787_fu_5015_p1));

assign r_V_28_fu_5041_p2 = ($signed(tmp_972_cast_fu_5033_p1) + $signed(tmp_795_fu_5037_p1));

assign r_V_29_fu_4098_p2 = ($signed(tmp_763_fu_4083_p1) + $signed(tmp148_fu_4092_p2));

assign r_V_fu_2094_p2 = ($signed(tmp_712_fu_2088_p1) - $signed(tmp_713_fu_2091_p1));

assign r_read_cast_fu_1840_p1 = r_read;

assign scale_V_fu_4995_p3 = ((or_cond6_fu_4989_p2[0:0] === 1'b1) ? newSel29_fu_4981_p3 : 32'd0);

assign sel_tmp15_fu_4929_p2 = (tmp_782_fu_4840_p2 & sel_tmp7_fu_4911_p2);

assign sel_tmp1_fu_4889_p2 = (tmp_777_reg_7928 ^ 1'd1);

assign sel_tmp1_i1_fu_3215_p2 = (tmp_i_i1_reg_7277 ^ 1'd1);

assign sel_tmp1_i2_fu_3301_p2 = (tmp_i_i2_reg_7309 ^ 1'd1);

assign sel_tmp1_i3_fu_5833_p2 = (tmp_i_i3_reg_8066 ^ 1'd1);

assign sel_tmp1_i4_fu_6049_p2 = (tmp_i_i4_reg_8098 ^ 1'd1);

assign sel_tmp1_i_fu_3129_p2 = (tmp_i_i_reg_7245 ^ 1'd1);

assign sel_tmp21_demorgan_fu_4935_p2 = (tmp_778_fu_4800_p2 | sel_tmp6_demorgan_fu_4900_p2);

assign sel_tmp21_fu_4941_p2 = (sel_tmp21_demorgan_fu_4935_p2 ^ 1'd1);

assign sel_tmp22_fu_4947_p2 = (sel_tmp21_fu_4941_p2 & icmp29_fu_4856_p2);

assign sel_tmp2_fu_4894_p2 = (tmp_781_fu_4830_p2 & sel_tmp1_fu_4889_p2);

assign sel_tmp2_i1_fu_3220_p2 = (tmp_1685_i_i1_reg_7283 & sel_tmp1_i1_fu_3215_p2);

assign sel_tmp2_i2_fu_3306_p2 = (tmp_1685_i_i2_reg_7315 & sel_tmp1_i2_fu_3301_p2);

assign sel_tmp2_i3_fu_5838_p2 = (tmp_1685_i_i3_reg_8072 & sel_tmp1_i3_fu_5833_p2);

assign sel_tmp2_i4_fu_6054_p2 = (tmp_1685_i_i4_reg_8104 & sel_tmp1_i4_fu_6049_p2);

assign sel_tmp2_i_fu_3134_p2 = (tmp_1685_i_i_reg_7251 & sel_tmp1_i_fu_3129_p2);

assign sel_tmp33_fu_6416_p2 = (tmp_809_reg_8161 ^ 1'd1);

assign sel_tmp34_fu_6421_p2 = (tmp_813_reg_8172 & sel_tmp33_fu_6416_p2);

assign sel_tmp38_demorgan_fu_6342_p2 = (tmp_813_fu_6316_p2 | tmp_809_fu_6278_p2);

assign sel_tmp38_fu_6348_p2 = (sel_tmp38_demorgan_fu_6342_p2 ^ 1'd1);

assign sel_tmp39_fu_6354_p2 = (tmp_810_fu_6290_p2 & sel_tmp38_fu_6348_p2);

assign sel_tmp40_fu_6426_p2 = (tmp_814_fu_6386_p2 ^ 1'd1);

assign sel_tmp41_fu_6432_p2 = (sel_tmp40_fu_6426_p2 & sel_tmp39_reg_8183);

assign sel_tmp47_fu_6437_p2 = (tmp_814_fu_6386_p2 & sel_tmp39_reg_8183);

assign sel_tmp53_demorgan_fu_6360_p2 = (tmp_810_fu_6290_p2 | sel_tmp38_demorgan_fu_6342_p2);

assign sel_tmp53_fu_6366_p2 = (sel_tmp53_demorgan_fu_6360_p2 ^ 1'd1);

assign sel_tmp54_fu_6372_p2 = (sel_tmp53_fu_6366_p2 & icmp51_fu_6336_p2);

assign sel_tmp6_demorgan_fu_4900_p2 = (tmp_781_fu_4830_p2 | tmp_777_reg_7928);

assign sel_tmp6_fu_4905_p2 = (sel_tmp6_demorgan_fu_4900_p2 ^ 1'd1);

assign sel_tmp7_fu_4911_p2 = (tmp_778_fu_4800_p2 & sel_tmp6_fu_4905_p2);

assign sel_tmp8_fu_4917_p2 = (tmp_782_fu_4840_p2 ^ 1'd1);

assign sel_tmp9_fu_4923_p2 = (sel_tmp8_fu_4917_p2 & sel_tmp7_fu_4911_p2);

assign sel_tmp_i1_fu_3211_p1 = sel_tmp_v_i1_fu_3204_p3;

assign sel_tmp_i2_fu_3297_p1 = sel_tmp_v_i2_fu_3290_p3;

assign sel_tmp_i3_fu_5829_p1 = sel_tmp_v_i3_fu_5822_p3;

assign sel_tmp_i4_fu_6045_p1 = sel_tmp_v_i4_fu_6038_p3;

assign sel_tmp_i_fu_3125_p1 = sel_tmp_v_i_fu_3118_p3;

assign sel_tmp_v_i1_fu_3204_p3 = ((tmp_i_i1_reg_7277[0:0] === 1'b1) ? p_Result_327_fu_3153_p3 : p_Result_328_fu_3196_p3);

assign sel_tmp_v_i2_fu_3290_p3 = ((tmp_i_i2_reg_7309[0:0] === 1'b1) ? p_Result_332_fu_3239_p3 : p_Result_333_fu_3282_p3);

assign sel_tmp_v_i3_fu_5822_p3 = ((tmp_i_i3_reg_8066[0:0] === 1'b1) ? p_Result_339_fu_5771_p3 : p_Result_340_fu_5814_p3);

assign sel_tmp_v_i4_fu_6038_p3 = ((tmp_i_i4_reg_8098[0:0] === 1'b1) ? p_Result_344_fu_5987_p3 : p_Result_345_fu_6030_p3);

assign sel_tmp_v_i_fu_3118_p3 = ((tmp_i_i_reg_7245[0:0] === 1'b1) ? p_Result_322_fu_3067_p3 : p_Result_323_fu_3110_p3);

assign sh_amt_7_fu_6308_p3 = ((tmp_810_fu_6290_p2[0:0] === 1'b1) ? tmp_811_fu_6296_p2 : tmp_812_fu_6302_p2);

assign sh_amt_8_cast_fu_6383_p1 = sh_amt_7_reg_8166;

assign sh_amt_cast_fu_4826_p1 = sh_amt_fu_4818_p3;

assign sh_amt_fu_4818_p3 = ((tmp_778_fu_4800_p2[0:0] === 1'b1) ? tmp_779_fu_4806_p2 : tmp_780_fu_4812_p2);

assign sh_assign_1_fu_3510_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i42_cast_fu_3506_p1));

assign sh_assign_2_fu_3534_p3 = ((isNeg_3_fu_3516_p3[0:0] === 1'b1) ? tmp_1702_i_i_i45_cas_fu_3530_p1 : sh_assign_1_fu_3510_p2);

assign sh_assign_3_fu_3659_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i64_cast_fu_3655_p1));

assign sh_assign_4_fu_3683_p3 = ((isNeg_4_fu_3665_p3[0:0] === 1'b1) ? tmp_1702_i_i_i67_cas_fu_3679_p1 : sh_assign_3_fu_3659_p2);

assign sh_assign_5_fu_5894_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i87_cast_fu_5890_p1));

assign sh_assign_5_i_i_i104_1_fu_6146_p1 = sh_assign_8_fu_6134_p3;

assign sh_assign_5_i_i_i_ca_1_fu_5930_p1 = sh_assign_6_fu_5918_p3;

assign sh_assign_5_i_i_i_ca_fu_5926_p1 = sh_assign_6_fu_5918_p3;

assign sh_assign_5_i_i_i_fu_6142_p1 = sh_assign_8_fu_6134_p3;

assign sh_assign_6_fu_5918_p3 = ((isNeg_5_fu_5900_p3[0:0] === 1'b1) ? tmp_1694_i_i_i_cast_fu_5914_p1 : sh_assign_5_fu_5894_p2);

assign sh_assign_6_i_i_i46_1_fu_3546_p1 = sh_assign_2_fu_3534_p3;

assign sh_assign_6_i_i_i46_s_fu_3542_p1 = sh_assign_2_fu_3534_p3;

assign sh_assign_6_i_i_i68_1_fu_3695_p1 = sh_assign_4_fu_3683_p3;

assign sh_assign_6_i_i_i68_s_fu_3691_p1 = sh_assign_4_fu_3683_p3;

assign sh_assign_6_i_i_i_ca_7_fu_3397_p1 = sh_assign_s_fu_3385_p3;

assign sh_assign_6_i_i_i_ca_fu_3393_p1 = sh_assign_s_fu_3385_p3;

assign sh_assign_7_fu_6110_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i100_cast_fu_6106_p1));

assign sh_assign_8_fu_6134_p3 = ((isNeg_6_fu_6116_p3[0:0] === 1'b1) ? tmp_1694_i_i_i103_ca_fu_6130_p1 : sh_assign_7_fu_6110_p2);

assign sh_assign_fu_3361_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_cast_fu_3357_p1));

assign sh_assign_s_fu_3385_p3 = ((isNeg_fu_3367_p3[0:0] === 1'b1) ? tmp_1702_i_i_i_cast_fu_3381_p1 : sh_assign_fu_3361_p2);

assign t_V_41_fu_2836_p1 = x_assign_fu_2829_p3;

assign t_V_45_fu_2927_p1 = x_assign_72_fu_2920_p3;

assign t_V_49_fu_3018_p1 = x_assign_74_fu_3011_p3;

assign t_V_54_fu_5629_p1 = x_assign_76_fu_5622_p3;

assign t_V_58_fu_5722_p1 = x_assign_78_fu_5715_p3;

assign tmp148_fu_4092_p2 = ($signed(tmp_904_cast_fu_4089_p1) + $signed(tmp_764_fu_4086_p1));

assign tmp149_cast_cast_fu_5586_p3 = ((tmp_793_fu_5578_p2[0:0] === 1'b1) ? 8'd96 : 8'd95);

assign tmp150_cast_cast_fu_5679_p3 = ((tmp_801_fu_5671_p2[0:0] === 1'b1) ? 8'd96 : 8'd95);

assign tmp151_cast_cast_fu_4688_p3 = ((tmp_807_fu_4680_p2[0:0] === 1'b1) ? 8'd112 : 8'd111);

assign tmp32_V_100_fu_5424_p1 = tmp_1585_fu_5418_p2[31:0];

assign tmp32_V_101_fu_5428_p3 = ((icmp34_fu_5341_p2[0:0] === 1'b1) ? tmp32_V_99_fu_5360_p2 : tmp32_V_100_fu_5424_p1);

assign tmp32_V_104_fu_5461_p1 = p_Val2_277_reg_8004[31:0];

assign tmp32_V_105_fu_5474_p2 = tmp32_V_104_fu_5461_p1 << tmp_980_cast_fu_5470_p1;

assign tmp32_V_106_fu_5538_p1 = tmp_1610_fu_5532_p2[31:0];

assign tmp32_V_107_fu_5542_p3 = ((icmp41_fu_5455_p2[0:0] === 1'b1) ? tmp32_V_105_fu_5474_p2 : tmp32_V_106_fu_5538_p1);

assign tmp32_V_110_fu_4642_p1 = p_Val2_288_reg_7856[31:0];

assign tmp32_V_111_fu_4654_p2 = tmp32_V_110_fu_4642_p1 << tmp_992_cast_fu_4650_p1;

assign tmp32_V_112_fu_4638_p1 = tmp_1635_fu_4632_p2[31:0];

assign tmp32_V_113_fu_4660_p3 = ((icmp48_reg_7877[0:0] === 1'b1) ? tmp32_V_111_fu_4654_p2 : tmp32_V_112_reg_7882);

assign tmp32_V_116_fu_2759_p1 = grp_fu_1653_p1;

assign tmp32_V_117_fu_2773_p1 = grp_fu_1656_p1;

assign tmp32_V_118_fu_5550_p1 = grp_fu_1650_p1;

assign tmp32_V_119_fu_5564_p1 = grp_fu_1653_p1;

assign tmp32_V_120_fu_4666_p1 = grp_fu_1650_p1;

assign tmp32_V_87_fu_2600_p2 = tmp_V_fu_2574_p3 << num_zeros_fu_2592_p3;

assign tmp32_V_91_fu_2650_p2 = tmp_V_2_fu_2624_p3 << num_zeros_11_fu_2642_p3;

assign tmp32_V_95_fu_2692_p2 = tmp_V_3_fu_2666_p3 << num_zeros_12_fu_2684_p3;

assign tmp32_V_98_fu_5347_p1 = p_Val2_266_reg_7983[31:0];

assign tmp32_V_99_fu_5360_p2 = tmp32_V_98_fu_5347_p1 << tmp_967_cast_fu_5356_p1;

assign tmp32_V_fu_2745_p1 = grp_fu_1650_p1;

assign tmp_11_fu_4374_p1 = $signed(tmp_772_reg_7813);

assign tmp_1219_t_fu_1990_p2 = ($signed(3'd7) + $signed(tmp_1502_fu_1941_p1));

assign tmp_1221_t_fu_1983_p2 = (3'd1 + tmp_1502_fu_1941_p1);

assign tmp_1497_fu_1880_p1 = p_Val2_128_reg_1281[17:0];

assign tmp_1498_fu_1884_p2 = (18'd1 + tmp_1497_fu_1880_p1);

assign tmp_1499_fu_1890_p1 = p_Val2_132_reg_1291[9:0];

assign tmp_1500_fu_1917_p1 = p_Val2_128_reg_1281[17:0];

assign tmp_1501_fu_1921_p2 = ($signed(18'd262143) + $signed(tmp_1500_fu_1917_p1));

assign tmp_1502_fu_1941_p1 = p_Val2_164_reg_1301[2:0];

assign tmp_1503_fu_1946_p1 = p_Val2_128_reg_1281[17:0];

assign tmp_1504_fu_1950_p1 = p_Val2_132_reg_1291[9:0];

assign tmp_1505_fu_1954_p2 = (10'd1 + tmp_1504_fu_1950_p1);

assign tmp_1506_fu_2010_p1 = p_Val2_132_reg_1291[9:0];

assign tmp_1507_fu_2014_p2 = ($signed(10'd1023) + $signed(tmp_1506_fu_2010_p1));

assign tmp_1511_fu_2422_p4 = {{p_Result_317_fu_2404_p4[31:15]}};

assign tmp_1512_fu_2432_p4 = {{p_Val2_122_fu_2397_p2[31:15]}};

assign tmp_1513_fu_2442_p3 = ((is_neg_12_fu_2414_p3[0:0] === 1'b1) ? tmp_1511_fu_2422_p4 : tmp_1512_fu_2432_p4);

assign tmp_1515_fu_2466_p3 = p_Val2_121_fu_2390_p2[32'd31];

assign tmp_1516_fu_2474_p4 = {{p_Result_318_fu_2456_p4[31:15]}};

assign tmp_1517_fu_2484_p4 = {{p_Val2_121_fu_2390_p2[31:15]}};

assign tmp_1518_fu_2494_p3 = ((tmp_1515_fu_2466_p3[0:0] === 1'b1) ? tmp_1516_fu_2474_p4 : tmp_1517_fu_2484_p4);

assign tmp_1520_fu_2518_p3 = p_Val2_120_fu_2383_p2[32'd31];

assign tmp_1521_fu_2526_p4 = {{p_Result_319_fu_2508_p4[31:15]}};

assign tmp_1522_fu_2536_p4 = {{p_Val2_120_fu_2383_p2[31:15]}};

assign tmp_1523_fu_2546_p3 = ((tmp_1520_fu_2518_p3[0:0] === 1'b1) ? tmp_1521_fu_2526_p4 : tmp_1522_fu_2536_p4);

assign tmp_1525_fu_2606_p1 = num_zeros_fu_2592_p3[7:0];

assign tmp_1531_fu_3417_p3 = tmp_1704_i_i_i_fu_3405_p2[32'd24];

assign tmp_1533_fu_2656_p1 = num_zeros_11_fu_2642_p3[7:0];

assign tmp_1539_fu_3566_p3 = tmp_1704_i_i_i2_fu_3554_p2[32'd24];

assign tmp_1540_fu_2698_p1 = num_zeros_12_fu_2684_p3[7:0];

assign tmp_1546_fu_3715_p3 = tmp_1704_i_i_i3_fu_3703_p2[32'd24];

assign tmp_1547_fu_3765_p4 = {{tmp_749_fu_3759_p2[31:2]}};

assign tmp_1548_fu_3927_p1 = p_Val2_164_reg_1301[2:0];

assign tmp_1549_fu_2708_p1 = p_Val2_128_reg_1281[17:0];

assign tmp_1550_fu_2712_p2 = (18'd1 + tmp_1549_fu_2708_p1);

assign tmp_1551_fu_2718_p1 = p_Val2_132_reg_1291[9:0];

assign tmp_1552_fu_3821_p1 = p_Val2_128_reg_1281[17:0];

assign tmp_1553_fu_3825_p2 = ($signed(18'd262143) + $signed(tmp_1552_fu_3821_p1));

assign tmp_1554_fu_3845_p1 = p_Val2_128_reg_1281[17:0];

assign tmp_1555_fu_3849_p1 = p_Val2_132_reg_1291[9:0];

assign tmp_1556_fu_3853_p2 = (10'd1 + tmp_1555_fu_3849_p1);

assign tmp_1557_fu_3895_p1 = p_Val2_132_reg_1291[9:0];

assign tmp_1558_fu_3899_p2 = ($signed(10'd1023) + $signed(tmp_1557_fu_3895_p1));

assign tmp_1559_fu_4104_p3 = r_V_29_fu_4098_p2[32'd64];

assign tmp_1563_fu_4735_p1 = ireg_V_fu_4731_p1[62:0];

assign tmp_1565_fu_4757_p1 = ireg_V_fu_4731_p1[51:0];

assign tmp_1566_fu_4836_p1 = man_V_32_fu_4787_p3[31:0];

assign tmp_1567_fu_4846_p4 = {{sh_amt_fu_4818_p3[11:5]}};

assign tmp_1568_fu_4872_p1 = tmp_784_fu_4866_p2[31:0];

assign tmp_1569_fu_5059_p1 = p_Val2_143_fu_5053_p2[78:0];

assign tmp_1571_fu_5137_p1 = tmp_789_fu_5129_p3[31:0];

assign tmp_1572_fu_5177_p1 = tmp_791_fu_5169_p3[31:0];

assign tmp_1573_fu_5201_p1 = msb_idx_fu_5195_p2[30:0];

assign tmp_1575_fu_5331_p4 = {{msb_idx_8_fu_5325_p3[30:5]}};

assign tmp_1577_fu_5366_p1 = msb_idx_8_fu_5325_p3[6:0];

assign tmp_1578_fu_5370_p2 = ((msb_idx_8_fu_5325_p3 < 31'd31) ? 1'b1 : 1'b0);

assign tmp_1579_fu_5376_p2 = ($signed(7'd97) + $signed(tmp_1577_fu_5366_p1));

integer ap_tvar_int_8;

always @ (p_Val2_267_cast_fu_5322_p1) begin
    for (ap_tvar_int_8 = 81 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > 80 - 0) begin
            tmp_1580_fu_5382_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            tmp_1580_fu_5382_p4[ap_tvar_int_8] = p_Val2_267_cast_fu_5322_p1[80 - ap_tvar_int_8];
        end
    end
end

assign tmp_1581_fu_5392_p2 = ($signed(7'd111) - $signed(tmp_1577_fu_5366_p1));

assign tmp_1582_fu_5398_p3 = ((tmp_1578_fu_5370_p2[0:0] === 1'b1) ? tmp_1580_fu_5382_p4 : p_Val2_267_cast_fu_5322_p1);

assign tmp_1583_fu_5406_p3 = ((tmp_1578_fu_5370_p2[0:0] === 1'b1) ? tmp_1581_fu_5392_p2 : tmp_1579_fu_5376_p2);

assign tmp_1584_fu_5414_p1 = tmp_1583_fu_5406_p3;

assign tmp_1585_fu_5418_p2 = tmp_1582_fu_5398_p3 >> tmp_1584_fu_5414_p1;

assign tmp_1587_fu_5583_p1 = msb_idx_reg_7989[7:0];

assign tmp_1593_fu_5950_p3 = tmp_1696_i_i_i_fu_5938_p2[32'd24];

assign tmp_1594_fu_5086_p1 = p_Val2_144_fu_5080_p2[78:0];

assign tmp_1596_fu_5246_p1 = tmp_797_fu_5238_p3[31:0];

assign tmp_1597_fu_5286_p1 = tmp_799_fu_5278_p3[31:0];

assign tmp_1598_fu_5310_p1 = msb_idx_9_fu_5304_p2[30:0];

assign tmp_1600_fu_5445_p4 = {{msb_idx_10_fu_5439_p3[30:5]}};

assign tmp_1602_fu_5480_p1 = msb_idx_10_fu_5439_p3[6:0];

assign tmp_1603_fu_5484_p2 = ((msb_idx_10_fu_5439_p3 < 31'd31) ? 1'b1 : 1'b0);

assign tmp_1604_fu_5490_p2 = ($signed(7'd97) + $signed(tmp_1602_fu_5480_p1));

integer ap_tvar_int_9;

always @ (p_Val2_271_cast_fu_5436_p1) begin
    for (ap_tvar_int_9 = 81 - 1; ap_tvar_int_9 >= 0; ap_tvar_int_9 = ap_tvar_int_9 - 1) begin
        if (ap_tvar_int_9 > 80 - 0) begin
            tmp_1605_fu_5496_p4[ap_tvar_int_9] = 1'b0;
        end else begin
            tmp_1605_fu_5496_p4[ap_tvar_int_9] = p_Val2_271_cast_fu_5436_p1[80 - ap_tvar_int_9];
        end
    end
end

assign tmp_1606_fu_5506_p2 = ($signed(7'd111) - $signed(tmp_1602_fu_5480_p1));

assign tmp_1607_fu_5512_p3 = ((tmp_1603_fu_5484_p2[0:0] === 1'b1) ? tmp_1605_fu_5496_p4 : p_Val2_271_cast_fu_5436_p1);

assign tmp_1608_fu_5520_p3 = ((tmp_1603_fu_5484_p2[0:0] === 1'b1) ? tmp_1606_fu_5506_p2 : tmp_1604_fu_5490_p2);

assign tmp_1609_fu_5528_p1 = tmp_1608_fu_5520_p3;

assign tmp_1610_fu_5532_p2 = tmp_1607_fu_5512_p3 >> tmp_1609_fu_5528_p1;

assign tmp_1612_fu_5676_p1 = msb_idx_9_reg_8010[7:0];

assign tmp_1618_fu_6166_p3 = tmp_1696_i_i_i1_fu_6154_p2[32'd24];

assign tmp_1619_fu_4442_p1 = octave[7:0];

assign tmp_1620_fu_6378_p1 = p_Val2_164_reg_1301[7:0];

assign tmp_1623_fu_4544_p1 = msb_idx_11_fu_4538_p2[30:0];

assign tmp_1624_fu_4548_p3 = msb_idx_11_fu_4538_p2[32'd31];

assign tmp_1625_fu_4564_p4 = {{msb_idx_12_fu_4556_p3[30:5]}};

assign tmp_1627_fu_4580_p1 = msb_idx_12_fu_4556_p3[5:0];

assign tmp_1628_fu_4584_p2 = ((msb_idx_12_fu_4556_p3 < 31'd31) ? 1'b1 : 1'b0);

assign tmp_1629_fu_4590_p2 = ($signed(6'd33) + $signed(tmp_1627_fu_4580_p1));

integer ap_tvar_int_10;

always @ (p_Val2_275_cast_fu_4505_p1) begin
    for (ap_tvar_int_10 = 49 - 1; ap_tvar_int_10 >= 0; ap_tvar_int_10 = ap_tvar_int_10 - 1) begin
        if (ap_tvar_int_10 > 48 - 0) begin
            tmp_1630_fu_4596_p4[ap_tvar_int_10] = 1'b0;
        end else begin
            tmp_1630_fu_4596_p4[ap_tvar_int_10] = p_Val2_275_cast_fu_4505_p1[48 - ap_tvar_int_10];
        end
    end
end

assign tmp_1631_fu_4606_p2 = (6'd15 - tmp_1627_fu_4580_p1);

assign tmp_1632_fu_4612_p3 = ((tmp_1628_fu_4584_p2[0:0] === 1'b1) ? tmp_1630_fu_4596_p4 : p_Val2_275_cast_fu_4505_p1);

assign tmp_1633_fu_4620_p3 = ((tmp_1628_fu_4584_p2[0:0] === 1'b1) ? tmp_1631_fu_4606_p2 : tmp_1629_fu_4590_p2);

assign tmp_1634_fu_4628_p1 = tmp_1633_fu_4620_p3;

assign tmp_1635_fu_4632_p2 = tmp_1632_fu_4612_p3 >> tmp_1634_fu_4628_p1;

assign tmp_1637_fu_4685_p1 = msb_idx_11_reg_7867[7:0];

assign tmp_1638_fu_6222_p1 = ireg_V_7_fu_6218_p1[62:0];

assign tmp_1640_fu_6248_p1 = ireg_V_7_fu_6218_p1[51:0];

assign tmp_1641_fu_6322_p1 = man_V_35_fu_6270_p3[31:0];

assign tmp_1642_fu_6326_p4 = {{sh_amt_7_fu_6308_p3[11:5]}};

assign tmp_1643_fu_6400_p1 = tmp_816_fu_6395_p2[31:0];

assign tmp_1685_i_i1_fu_2947_p2 = ((loc_V_33_fu_2931_p4 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_1685_i_i2_fu_3038_p2 = ((loc_V_37_fu_3022_p4 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_1685_i_i3_fu_5649_p2 = ((loc_V_41_fu_5633_p4 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_1685_i_i4_fu_5742_p2 = ((loc_V_45_fu_5726_p4 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_1685_i_i_fu_2856_p2 = ((loc_V_fu_2840_p4 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_1686_i_i1_fu_2963_p1 = index_V_3_fu_2953_p4;

assign tmp_1686_i_i2_fu_3054_p1 = index_V_4_fu_3044_p4;

assign tmp_1686_i_i3_fu_5665_p1 = index_V_5_fu_5655_p4;

assign tmp_1686_i_i4_fu_5758_p1 = index_V_6_fu_5748_p4;

assign tmp_1686_i_i_fu_2872_p1 = index_V_fu_2862_p4;

assign tmp_1688_i_i1_fu_3174_p2 = (mask_table1687_q1 ^ 23'd8388607);

assign tmp_1688_i_i2_fu_3260_p2 = (mask_table1687_q2 ^ 23'd8388607);

assign tmp_1688_i_i3_fu_5792_p2 = (mask_table1687_q0 ^ 23'd8388607);

assign tmp_1688_i_i4_fu_6008_p2 = (mask_table1687_q1 ^ 23'd8388607);

assign tmp_1688_i_i_fu_3088_p2 = (mask_table1687_q0 ^ 23'd8388607);

assign tmp_1693_i_i_i1_fu_6092_p4 = {{{{1'd1}, {loc_V_48_fu_6088_p1}}}, {1'd0}};

assign tmp_1693_i_i_i99_cas_fu_6102_p1 = tmp_1693_i_i_i1_fu_6092_p4;

assign tmp_1693_i_i_i_cast1_fu_5886_p1 = tmp_1693_i_i_i_fu_5876_p4;

assign tmp_1693_i_i_i_fu_5876_p4 = {{{{1'd1}, {loc_V_44_fu_5872_p1}}}, {1'd0}};

assign tmp_1694_i_i_i103_ca_fu_6130_p1 = $signed(tmp_1694_i_i_i1_fu_6124_p2);

assign tmp_1694_i_i_i1_fu_6124_p2 = (8'd127 - loc_V_47_fu_6078_p4);

assign tmp_1694_i_i_i_cast_fu_5914_p1 = $signed(tmp_1694_i_i_i_fu_5908_p2);

assign tmp_1694_i_i_i_fu_5908_p2 = (8'd127 - loc_V_43_fu_5862_p4);

assign tmp_1695_i_i_i1_fu_6150_p1 = $unsigned(sh_assign_5_i_i_i_fu_6142_p1);

assign tmp_1695_i_i_i_fu_5934_p1 = $unsigned(sh_assign_5_i_i_i_ca_fu_5926_p1);

assign tmp_1696_i_i_i1_fu_6154_p2 = tmp_1693_i_i_i1_fu_6092_p4 >> sh_assign_5_i_i_i104_1_fu_6146_p1;

assign tmp_1696_i_i_i_fu_5938_p2 = tmp_1693_i_i_i_fu_5876_p4 >> sh_assign_5_i_i_i_ca_1_fu_5930_p1;

assign tmp_1697_i_i_i1_fu_6160_p2 = tmp_1693_i_i_i99_cas_fu_6102_p1 << tmp_1695_i_i_i1_fu_6150_p1;

assign tmp_1697_i_i_i_fu_5944_p2 = tmp_1693_i_i_i_cast1_fu_5886_p1 << tmp_1695_i_i_i_fu_5934_p1;

assign tmp_1701_i_i_i2_fu_3492_p4 = {{{{1'd1}, {loc_V_36_fu_3488_p1}}}, {1'd0}};

assign tmp_1701_i_i_i3_fu_3641_p4 = {{{{1'd1}, {loc_V_40_fu_3637_p1}}}, {1'd0}};

assign tmp_1701_i_i_i41_cas_fu_3502_p1 = tmp_1701_i_i_i2_fu_3492_p4;

assign tmp_1701_i_i_i63_cas_fu_3651_p1 = tmp_1701_i_i_i3_fu_3641_p4;

assign tmp_1701_i_i_i_cast5_fu_3353_p1 = tmp_1701_i_i_i_fu_3343_p4;

assign tmp_1701_i_i_i_fu_3343_p4 = {{{{1'd1}, {loc_V_32_fu_3339_p1}}}, {1'd0}};

assign tmp_1702_i_i_i2_fu_3524_p2 = (8'd127 - loc_V_35_fu_3478_p4);

assign tmp_1702_i_i_i3_fu_3673_p2 = (8'd127 - loc_V_39_fu_3627_p4);

assign tmp_1702_i_i_i45_cas_fu_3530_p1 = $signed(tmp_1702_i_i_i2_fu_3524_p2);

assign tmp_1702_i_i_i67_cas_fu_3679_p1 = $signed(tmp_1702_i_i_i3_fu_3673_p2);

assign tmp_1702_i_i_i_cast_fu_3381_p1 = $signed(tmp_1702_i_i_i_fu_3375_p2);

assign tmp_1702_i_i_i_fu_3375_p2 = (8'd127 - loc_V_31_fu_3329_p4);

assign tmp_1703_i_i_i2_fu_3550_p1 = $unsigned(sh_assign_6_i_i_i46_s_fu_3542_p1);

assign tmp_1703_i_i_i3_fu_3699_p1 = $unsigned(sh_assign_6_i_i_i68_s_fu_3691_p1);

assign tmp_1703_i_i_i_fu_3401_p1 = $unsigned(sh_assign_6_i_i_i_ca_fu_3393_p1);

assign tmp_1704_i_i_i2_fu_3554_p2 = tmp_1701_i_i_i2_fu_3492_p4 >> sh_assign_6_i_i_i46_1_fu_3546_p1;

assign tmp_1704_i_i_i3_fu_3703_p2 = tmp_1701_i_i_i3_fu_3641_p4 >> sh_assign_6_i_i_i68_1_fu_3695_p1;

assign tmp_1704_i_i_i_fu_3405_p2 = tmp_1701_i_i_i_fu_3343_p4 >> sh_assign_6_i_i_i_ca_7_fu_3397_p1;

assign tmp_1705_i_i_i2_fu_3560_p2 = tmp_1701_i_i_i41_cas_fu_3502_p1 << tmp_1703_i_i_i2_fu_3550_p1;

assign tmp_1705_i_i_i3_fu_3709_p2 = tmp_1701_i_i_i63_cas_fu_3651_p1 << tmp_1703_i_i_i3_fu_3699_p1;

assign tmp_1705_i_i_i_fu_3411_p2 = tmp_1701_i_i_i_cast5_fu_3353_p1 << tmp_1703_i_i_i_fu_3401_p1;

assign tmp_280_cast_fu_1894_p3 = {{tmp_1499_fu_1890_p1}, {8'd0}};

assign tmp_281_cast_fu_1908_p1 = $signed(tmp_281_fu_1902_p2);

assign tmp_281_fu_1902_p2 = (tmp_280_cast_fu_1894_p3 + tmp_1498_fu_1884_p2);

assign tmp_282_cast_fu_1932_p1 = $signed(tmp_282_fu_1927_p2);

assign tmp_282_fu_1927_p2 = (tmp_280_cast_reg_6686 + tmp_1501_fu_1921_p2);

assign tmp_283_cast_fu_2001_p1 = $signed(tmp_283_fu_1997_p2);

assign tmp_283_fu_1997_p2 = (tmp_280_cast_reg_6686 + tmp_1503_reg_6760);

assign tmp_285_cast_fu_1960_p3 = {{tmp_1505_fu_1954_p2}, {8'd0}};

assign tmp_286_cast_fu_1974_p1 = $signed(tmp_286_fu_1968_p2);

assign tmp_286_fu_1968_p2 = (tmp_285_cast_fu_1960_p3 + tmp_1503_fu_1946_p1);

assign tmp_287_cast_fu_2114_p1 = $signed(tmp_287_fu_2110_p2);

assign tmp_287_fu_2110_p2 = (tmp_285_cast_reg_6766 + tmp_1498_reg_6680);

assign tmp_288_cast_fu_2127_p1 = $signed(tmp_288_fu_2123_p2);

assign tmp_288_fu_2123_p2 = (tmp_285_cast_reg_6766 + tmp_1501_reg_6717);

assign tmp_290_cast_fu_2020_p3 = {{tmp_1507_fu_2014_p2}, {8'd0}};

assign tmp_291_cast_fu_2033_p1 = $signed(tmp_291_fu_2028_p2);

assign tmp_291_fu_2028_p2 = (tmp_290_cast_fu_2020_p3 + tmp_1503_reg_6760);

assign tmp_292_cast_fu_2276_p1 = $signed(tmp_292_reg_6957);

assign tmp_292_fu_2136_p2 = (tmp_290_cast_reg_6850 + tmp_1498_reg_6680);

assign tmp_293_cast_fu_2284_p1 = $signed(tmp_293_reg_6962);

assign tmp_293_fu_2140_p2 = (tmp_290_cast_reg_6850 + tmp_1501_reg_6717);

assign tmp_296_fu_3425_p1 = tmp_1531_fu_3417_p3;

assign tmp_297_fu_3429_p4 = {{tmp_1705_i_i_i_fu_3411_p2[55:24]}};

assign tmp_300_fu_3574_p1 = tmp_1539_fu_3566_p3;

assign tmp_301_fu_3578_p4 = {{tmp_1705_i_i_i2_fu_3560_p2[55:24]}};

assign tmp_304_fu_3723_p1 = tmp_1546_fu_3715_p3;

assign tmp_305_fu_3727_p4 = {{tmp_1705_i_i_i3_fu_3709_p2[55:24]}};

assign tmp_308_cast_fu_2722_p3 = {{tmp_1551_fu_2718_p1}, {8'd0}};

assign tmp_309_cast_fu_2736_p1 = $signed(tmp_309_fu_2730_p2);

assign tmp_309_fu_2730_p2 = (tmp_308_cast_fu_2722_p3 + tmp_1550_fu_2712_p2);

assign tmp_310_cast_fu_3836_p1 = $signed(tmp_310_fu_3831_p2);

assign tmp_310_fu_3831_p2 = (tmp_308_cast_reg_7173 + tmp_1553_fu_3825_p2);

assign tmp_311_cast_fu_3886_p1 = $signed(tmp_311_fu_3882_p2);

assign tmp_311_fu_3882_p2 = (tmp_308_cast_reg_7173 + tmp_1554_reg_7447);

assign tmp_313_cast_fu_3859_p3 = {{tmp_1556_fu_3853_p2}, {8'd0}};

assign tmp_314_cast_fu_3873_p1 = $signed(tmp_314_fu_3867_p2);

assign tmp_314_fu_3867_p2 = (tmp_313_cast_fu_3859_p3 + tmp_1554_fu_3845_p1);

assign tmp_315_cast_fu_4184_p1 = $signed(tmp_315_fu_4180_p2);

assign tmp_315_fu_4180_p2 = (tmp_313_cast_reg_7453 + tmp_1550_reg_7167);

assign tmp_316_cast_fu_4197_p1 = $signed(tmp_316_fu_4193_p2);

assign tmp_316_fu_4193_p2 = (tmp_313_cast_reg_7453 + tmp_1553_reg_7391);

assign tmp_318_cast_fu_3905_p3 = {{tmp_1558_fu_3899_p2}, {8'd0}};

assign tmp_319_cast_fu_3918_p1 = $signed(tmp_319_fu_3913_p2);

assign tmp_319_fu_3913_p2 = (tmp_318_cast_fu_3905_p3 + tmp_1554_reg_7447);

assign tmp_320_cast_fu_4210_p1 = $signed(tmp_320_fu_4206_p2);

assign tmp_320_fu_4206_p2 = (tmp_318_cast_reg_7534 + tmp_1550_reg_7167);

assign tmp_321_cast_fu_4223_p1 = $signed(tmp_321_fu_4219_p2);

assign tmp_321_fu_4219_p2 = (tmp_318_cast_reg_7534 + tmp_1553_reg_7391);

assign tmp_322_fu_4128_p1 = p_lshr_fu_4118_p4;

assign tmp_323_fu_4138_p4 = {{p_neg_t_fu_4132_p2[47:16]}};

assign tmp_324_fu_4148_p4 = {{r_V_29_fu_4098_p2[48:17]}};

assign tmp_328_fu_5958_p1 = tmp_1593_fu_5950_p3;

assign tmp_329_fu_5962_p4 = {{tmp_1697_i_i_i_fu_5944_p2[39:24]}};

assign tmp_332_fu_6174_p1 = tmp_1618_fu_6166_p3;

assign tmp_333_fu_6178_p4 = {{tmp_1697_i_i_i1_fu_6160_p2[39:24]}};

assign tmp_412_fu_3100_p4 = {{p_Val2_163_fu_3079_p2[31:23]}};

assign tmp_413_fu_3186_p4 = {{p_Val2_165_fu_3165_p2[31:23]}};

assign tmp_414_fu_3272_p4 = {{p_Val2_167_fu_3251_p2[31:23]}};

assign tmp_435_fu_5115_p4 = {{p_Val2_266_fu_5109_p3[78:17]}};

assign tmp_436_fu_5804_p4 = {{p_Val2_185_fu_5783_p2[31:23]}};

assign tmp_437_fu_5224_p4 = {{p_Val2_277_fu_5218_p3[78:17]}};

assign tmp_438_fu_6020_p4 = {{p_Val2_188_fu_5999_p2[31:23]}};

assign tmp_439_fu_4461_p1 = p_Val2_123_reg_1359;

assign tmp_690_fu_2352_p1 = grp_solve_ap_fixed_s_fu_1608_ap_return_0;

assign tmp_692_fu_2792_p2 = ($signed(8'd142) - $signed(tmp_1525_reg_7123));

assign tmp_693_fu_2797_p1 = tmp_742_fu_2787_p2;

assign tmp_694_fu_2807_p3 = {{is_neg_reg_7113}, {p_Repl2_86_trunc_fu_2801_p2}};

assign tmp_711_fu_1868_p2 = ((i_reg_1347 < 3'd5) ? 1'b1 : 1'b0);

assign tmp_712_fu_2088_p1 = p_Val2_s_reg_6754;

assign tmp_713_fu_2091_p1 = p_Val2_130_reg_6819;

assign tmp_714_fu_2144_p1 = p_Val2_141_reg_6881;

assign tmp_715_fu_2147_p1 = grp_fu_1710_p7;

assign tmp_716_fu_2167_p0 = grp_fu_1680_p7;

assign tmp_716_fu_2167_p1 = tmp_716_fu_2167_p0;

assign tmp_717_fu_2883_p2 = ($signed(8'd142) - $signed(tmp_1533_reg_7143));

assign tmp_718_fu_2888_p1 = tmp_745_fu_2878_p2;

assign tmp_719_fu_2898_p3 = {{is_neg_11_reg_7133}, {p_Repl2_89_trunc_fu_2892_p2}};

assign tmp_720_fu_4770_p3 = {{1'd1}, {tmp_1565_reg_7923}};

assign tmp_721_fu_2171_p0 = grp_fu_1695_p7;

assign tmp_721_fu_2171_p1 = tmp_721_fu_2171_p0;

assign tmp_722_fu_2974_p2 = ($signed(8'd142) - $signed(tmp_1540_reg_7158));

assign tmp_723_fu_2979_p1 = tmp_748_fu_2969_p2;

assign tmp_724_fu_2989_p3 = {{is_neg_12_reg_7091}, {p_Repl2_92_trunc_fu_2983_p2}};

assign tmp_725_fu_2292_p0 = grp_fu_1710_p7;

assign tmp_725_fu_2292_p1 = $signed(tmp_725_fu_2292_p0);

assign tmp_726_fu_2296_p0 = grp_fu_1665_p7;

assign tmp_726_fu_2296_p1 = $signed(tmp_726_fu_2296_p0);

assign tmp_727_fu_2318_p1 = $signed(p_Val2_114_reg_7047);

assign tmp_728_fu_5600_p3 = {{is_neg_13_reg_7960}, {p_Repl2_96_trunc_fu_5594_p2}};

assign tmp_729_fu_2321_p0 = grp_fu_1710_p7;

assign tmp_729_fu_2321_p1 = $signed(tmp_729_fu_2321_p0);

assign tmp_730_fu_2042_p1 = $signed(p_Val2_155_reg_6809);

assign tmp_731_fu_2045_p1 = $signed(grp_fu_1680_p7);

assign tmp_732_fu_5693_p3 = {{is_neg_14_reg_7977}, {p_Repl2_100_trunc_fu_5687_p2}};

assign tmp_733_fu_2055_p1 = $signed(p_Val2_116_fu_2049_p2);

assign tmp_734_fu_2059_p1 = $signed(p_Val2_157_reg_6814);

assign tmp_735_fu_2230_p1 = $signed(p_Val2_159_reg_6892);

assign tmp_736_fu_4702_p3 = {{is_neg_15_reg_7851}, {p_Repl2_103_trunc_fu_4696_p2}};

assign tmp_737_fu_6252_p3 = {{1'd1}, {tmp_1640_fu_6248_p1}};

assign tmp_738_fu_2233_p1 = $signed(grp_fu_1725_p7);

assign tmp_739_fu_2243_p1 = $signed(p_Val2_118_fu_2237_p2);

assign tmp_740_fu_2247_p1 = $signed(p_Val2_161_reg_6897);

assign tmp_741_fu_2560_p2 = ((grp_solve_ap_fixed_s_fu_1608_ap_return_1 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_742_fu_2787_p2 = ((p_Result_s_reg_7209 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_743_fu_3461_p2 = (p_Val2_241_fu_3453_p3 + p_Val2_128_reg_1281);

assign tmp_744_fu_2610_p2 = ((grp_solve_ap_fixed_s_fu_1608_ap_return_2 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_745_fu_2878_p2 = ((p_Result_72_reg_7219 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_746_fu_3610_p2 = (p_Val2_252_fu_3602_p3 + p_Val2_132_reg_1291);

assign tmp_747_fu_2660_p2 = ((grp_solve_ap_fixed_s_fu_1608_ap_return_3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_748_fu_2969_p2 = ((p_Result_77_reg_7229 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_749_fu_3759_p2 = (p_Val2_263_fu_3751_p3 + p_Val2_164_reg_1301);

assign tmp_750_fu_3781_p2 = (($signed(tmp_749_reg_7365) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign tmp_751_fu_2702_p2 = ((i_reg_1347 > 3'd4) ? 1'b1 : 1'b0);

assign tmp_752_fu_3791_p2 = (($signed(tmp_743_reg_7345) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign tmp_753_fu_3796_p2 = (($signed(tmp_743_reg_7345) < $signed(tmp_reg_6661)) ? 1'b1 : 1'b0);

assign tmp_754_fu_3935_p1 = $signed(grp_fu_1755_p7);

assign tmp_755_fu_3939_p1 = $signed(grp_fu_1765_p7);

assign tmp_756_fu_3949_p4 = {{r_V_18_fu_3943_p2[32:1]}};

assign tmp_757_fu_3959_p1 = $signed(grp_fu_1775_p7);

assign tmp_758_fu_3963_p1 = $signed(grp_fu_1785_p7);

assign tmp_759_fu_3973_p4 = {{r_V_19_fu_3967_p2[32:1]}};

assign tmp_760_fu_4000_p1 = $signed(p_Val2_173_fu_3989_p7);

assign tmp_761_fu_4021_p1 = $signed(p_Val2_174_fu_4010_p7);

assign tmp_762_fu_4031_p4 = {{r_V_20_fu_4025_p2[32:1]}};

assign tmp_763_fu_4083_p1 = $signed(p_Val2_126_reg_7661);

assign tmp_764_fu_4086_p1 = $signed(p_Val2_127_reg_7666);

assign tmp_765_fu_4275_p2 = (($signed(r_V_22_fu_4269_p2) < $signed(35'd2621)) ? 1'b1 : 1'b0);

assign tmp_766_fu_3806_p2 = (($signed(tmp_746_reg_7355) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign tmp_767_fu_3811_p2 = (($signed(tmp_746_reg_7355) < $signed(tmp_s_reg_6666)) ? 1'b1 : 1'b0);

assign tmp_768_fu_4311_p1 = $signed(grp_fu_1805_p7);

assign tmp_769_fu_4315_p1 = $signed(grp_fu_1820_p7);

assign tmp_770_fu_4325_p1 = $signed(p_Val2_137_reg_7808);

assign tmp_771_fu_4328_p1 = $signed(grp_fu_1805_p7);

assign tmp_773_fu_4389_p4 = {{p_Val2_142_fu_4383_p2[47:16]}};

assign tmp_774_fu_4399_p2 = (($signed(tmp_773_fu_4389_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_775_fu_4437_p2 = (($signed(r_V_25_reg_7832) < $signed(r_V_25_cast_fu_4433_p1)) ? 1'b1 : 1'b0);

assign tmp_776_fu_4767_p1 = exp_tmp_V_reg_7918;

assign tmp_777_fu_4761_p2 = ((tmp_1563_fu_4735_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_778_fu_4800_p2 = (($signed(F2_fu_4794_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_779_fu_4806_p2 = ($signed(12'd4080) + $signed(F2_fu_4794_p2));

assign tmp_780_fu_4812_p2 = (12'd16 - F2_fu_4794_p2);

assign tmp_781_fu_4830_p2 = ((F2_fu_4794_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_782_fu_4840_p2 = ((sh_amt_fu_4818_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_783_fu_4862_p1 = $unsigned(sh_amt_cast_fu_4826_p1);

assign tmp_784_fu_4866_p2 = $signed(man_V_32_fu_4787_p3) >>> tmp_783_fu_4862_p1;

assign tmp_785_fu_4883_p2 = tmp_1566_fu_4836_p1 << sh_amt_cast_fu_4826_p1;

assign tmp_786_fu_5003_p3 = {{p_Val2_128_reg_1281}, {16'd0}};

assign tmp_787_fu_5015_p1 = p_Val2_125_reg_1381;

assign tmp_788_fu_5063_p2 = ((p_Val2_143_fu_5053_p2 == 80'd0) ? 1'b1 : 1'b0);

always @ (p_Result_82_fu_5125_p1) begin
    if (p_Result_82_fu_5125_p1[63] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd0;
    end else if (p_Result_82_fu_5125_p1[62] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd1;
    end else if (p_Result_82_fu_5125_p1[61] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd2;
    end else if (p_Result_82_fu_5125_p1[60] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd3;
    end else if (p_Result_82_fu_5125_p1[59] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd4;
    end else if (p_Result_82_fu_5125_p1[58] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd5;
    end else if (p_Result_82_fu_5125_p1[57] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd6;
    end else if (p_Result_82_fu_5125_p1[56] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd7;
    end else if (p_Result_82_fu_5125_p1[55] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd8;
    end else if (p_Result_82_fu_5125_p1[54] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd9;
    end else if (p_Result_82_fu_5125_p1[53] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd10;
    end else if (p_Result_82_fu_5125_p1[52] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd11;
    end else if (p_Result_82_fu_5125_p1[51] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd12;
    end else if (p_Result_82_fu_5125_p1[50] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd13;
    end else if (p_Result_82_fu_5125_p1[49] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd14;
    end else if (p_Result_82_fu_5125_p1[48] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd15;
    end else if (p_Result_82_fu_5125_p1[47] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd16;
    end else if (p_Result_82_fu_5125_p1[46] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd17;
    end else if (p_Result_82_fu_5125_p1[45] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd18;
    end else if (p_Result_82_fu_5125_p1[44] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd19;
    end else if (p_Result_82_fu_5125_p1[43] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd20;
    end else if (p_Result_82_fu_5125_p1[42] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd21;
    end else if (p_Result_82_fu_5125_p1[41] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd22;
    end else if (p_Result_82_fu_5125_p1[40] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd23;
    end else if (p_Result_82_fu_5125_p1[39] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd24;
    end else if (p_Result_82_fu_5125_p1[38] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd25;
    end else if (p_Result_82_fu_5125_p1[37] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd26;
    end else if (p_Result_82_fu_5125_p1[36] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd27;
    end else if (p_Result_82_fu_5125_p1[35] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd28;
    end else if (p_Result_82_fu_5125_p1[34] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd29;
    end else if (p_Result_82_fu_5125_p1[33] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd30;
    end else if (p_Result_82_fu_5125_p1[32] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd31;
    end else if (p_Result_82_fu_5125_p1[31] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd32;
    end else if (p_Result_82_fu_5125_p1[30] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd33;
    end else if (p_Result_82_fu_5125_p1[29] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd34;
    end else if (p_Result_82_fu_5125_p1[28] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd35;
    end else if (p_Result_82_fu_5125_p1[27] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd36;
    end else if (p_Result_82_fu_5125_p1[26] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd37;
    end else if (p_Result_82_fu_5125_p1[25] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd38;
    end else if (p_Result_82_fu_5125_p1[24] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd39;
    end else if (p_Result_82_fu_5125_p1[23] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd40;
    end else if (p_Result_82_fu_5125_p1[22] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd41;
    end else if (p_Result_82_fu_5125_p1[21] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd42;
    end else if (p_Result_82_fu_5125_p1[20] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd43;
    end else if (p_Result_82_fu_5125_p1[19] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd44;
    end else if (p_Result_82_fu_5125_p1[18] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd45;
    end else if (p_Result_82_fu_5125_p1[17] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd46;
    end else if (p_Result_82_fu_5125_p1[16] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd47;
    end else if (p_Result_82_fu_5125_p1[15] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd48;
    end else if (p_Result_82_fu_5125_p1[14] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd49;
    end else if (p_Result_82_fu_5125_p1[13] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd50;
    end else if (p_Result_82_fu_5125_p1[12] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd51;
    end else if (p_Result_82_fu_5125_p1[11] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd52;
    end else if (p_Result_82_fu_5125_p1[10] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd53;
    end else if (p_Result_82_fu_5125_p1[9] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd54;
    end else if (p_Result_82_fu_5125_p1[8] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd55;
    end else if (p_Result_82_fu_5125_p1[7] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd56;
    end else if (p_Result_82_fu_5125_p1[6] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd57;
    end else if (p_Result_82_fu_5125_p1[5] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd58;
    end else if (p_Result_82_fu_5125_p1[4] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd59;
    end else if (p_Result_82_fu_5125_p1[3] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd60;
    end else if (p_Result_82_fu_5125_p1[2] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd61;
    end else if (p_Result_82_fu_5125_p1[1] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd62;
    end else if (p_Result_82_fu_5125_p1[0] == 1'b1) begin
        tmp_789_fu_5129_p3 = 64'd63;
    end else begin
        tmp_789_fu_5129_p3 = 64'd64;
    end
end

assign tmp_790_fu_5141_p2 = ((tmp_435_fu_5115_p4 == 62'd0) ? 1'b1 : 1'b0);

always @ (p_Result_337_fu_5157_p5) begin
    if (p_Result_337_fu_5157_p5[63] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd0;
    end else if (p_Result_337_fu_5157_p5[62] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd1;
    end else if (p_Result_337_fu_5157_p5[61] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd2;
    end else if (p_Result_337_fu_5157_p5[60] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd3;
    end else if (p_Result_337_fu_5157_p5[59] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd4;
    end else if (p_Result_337_fu_5157_p5[58] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd5;
    end else if (p_Result_337_fu_5157_p5[57] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd6;
    end else if (p_Result_337_fu_5157_p5[56] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd7;
    end else if (p_Result_337_fu_5157_p5[55] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd8;
    end else if (p_Result_337_fu_5157_p5[54] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd9;
    end else if (p_Result_337_fu_5157_p5[53] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd10;
    end else if (p_Result_337_fu_5157_p5[52] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd11;
    end else if (p_Result_337_fu_5157_p5[51] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd12;
    end else if (p_Result_337_fu_5157_p5[50] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd13;
    end else if (p_Result_337_fu_5157_p5[49] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd14;
    end else if (p_Result_337_fu_5157_p5[48] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd15;
    end else if (p_Result_337_fu_5157_p5[47] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd16;
    end else if (p_Result_337_fu_5157_p5[46] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd17;
    end else if (p_Result_337_fu_5157_p5[45] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd18;
    end else if (p_Result_337_fu_5157_p5[44] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd19;
    end else if (p_Result_337_fu_5157_p5[43] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd20;
    end else if (p_Result_337_fu_5157_p5[42] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd21;
    end else if (p_Result_337_fu_5157_p5[41] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd22;
    end else if (p_Result_337_fu_5157_p5[40] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd23;
    end else if (p_Result_337_fu_5157_p5[39] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd24;
    end else if (p_Result_337_fu_5157_p5[38] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd25;
    end else if (p_Result_337_fu_5157_p5[37] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd26;
    end else if (p_Result_337_fu_5157_p5[36] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd27;
    end else if (p_Result_337_fu_5157_p5[35] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd28;
    end else if (p_Result_337_fu_5157_p5[34] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd29;
    end else if (p_Result_337_fu_5157_p5[33] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd30;
    end else if (p_Result_337_fu_5157_p5[32] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd31;
    end else if (p_Result_337_fu_5157_p5[31] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd32;
    end else if (p_Result_337_fu_5157_p5[30] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd33;
    end else if (p_Result_337_fu_5157_p5[29] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd34;
    end else if (p_Result_337_fu_5157_p5[28] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd35;
    end else if (p_Result_337_fu_5157_p5[27] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd36;
    end else if (p_Result_337_fu_5157_p5[26] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd37;
    end else if (p_Result_337_fu_5157_p5[25] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd38;
    end else if (p_Result_337_fu_5157_p5[24] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd39;
    end else if (p_Result_337_fu_5157_p5[23] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd40;
    end else if (p_Result_337_fu_5157_p5[22] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd41;
    end else if (p_Result_337_fu_5157_p5[21] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd42;
    end else if (p_Result_337_fu_5157_p5[20] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd43;
    end else if (p_Result_337_fu_5157_p5[19] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd44;
    end else if (p_Result_337_fu_5157_p5[18] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd45;
    end else if (p_Result_337_fu_5157_p5[17] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd46;
    end else if (p_Result_337_fu_5157_p5[16] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd47;
    end else if (p_Result_337_fu_5157_p5[15] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd48;
    end else if (p_Result_337_fu_5157_p5[14] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd49;
    end else if (p_Result_337_fu_5157_p5[13] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd50;
    end else if (p_Result_337_fu_5157_p5[12] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd51;
    end else if (p_Result_337_fu_5157_p5[11] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd52;
    end else if (p_Result_337_fu_5157_p5[10] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd53;
    end else if (p_Result_337_fu_5157_p5[9] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd54;
    end else if (p_Result_337_fu_5157_p5[8] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd55;
    end else if (p_Result_337_fu_5157_p5[7] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd56;
    end else if (p_Result_337_fu_5157_p5[6] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd57;
    end else if (p_Result_337_fu_5157_p5[5] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd58;
    end else if (p_Result_337_fu_5157_p5[4] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd59;
    end else if (p_Result_337_fu_5157_p5[3] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd60;
    end else if (p_Result_337_fu_5157_p5[2] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd61;
    end else if (p_Result_337_fu_5157_p5[1] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd62;
    end else if (p_Result_337_fu_5157_p5[0] == 1'b1) begin
        tmp_791_fu_5169_p3 = 64'd63;
    end else begin
        tmp_791_fu_5169_p3 = 64'd64;
    end
end

assign tmp_792_fu_5350_p2 = (31'd31 - msb_idx_8_fu_5325_p3);

assign tmp_793_fu_5578_p2 = ((p_Result_85_reg_8040 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_794_fu_5025_p3 = {{p_Val2_132_reg_1291}, {16'd0}};

assign tmp_795_fu_5037_p1 = p_Val2_124_reg_1370;

assign tmp_796_fu_5090_p2 = ((p_Val2_144_fu_5080_p2 == 80'd0) ? 1'b1 : 1'b0);

always @ (p_Result_89_fu_5234_p1) begin
    if (p_Result_89_fu_5234_p1[63] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd0;
    end else if (p_Result_89_fu_5234_p1[62] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd1;
    end else if (p_Result_89_fu_5234_p1[61] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd2;
    end else if (p_Result_89_fu_5234_p1[60] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd3;
    end else if (p_Result_89_fu_5234_p1[59] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd4;
    end else if (p_Result_89_fu_5234_p1[58] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd5;
    end else if (p_Result_89_fu_5234_p1[57] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd6;
    end else if (p_Result_89_fu_5234_p1[56] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd7;
    end else if (p_Result_89_fu_5234_p1[55] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd8;
    end else if (p_Result_89_fu_5234_p1[54] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd9;
    end else if (p_Result_89_fu_5234_p1[53] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd10;
    end else if (p_Result_89_fu_5234_p1[52] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd11;
    end else if (p_Result_89_fu_5234_p1[51] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd12;
    end else if (p_Result_89_fu_5234_p1[50] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd13;
    end else if (p_Result_89_fu_5234_p1[49] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd14;
    end else if (p_Result_89_fu_5234_p1[48] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd15;
    end else if (p_Result_89_fu_5234_p1[47] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd16;
    end else if (p_Result_89_fu_5234_p1[46] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd17;
    end else if (p_Result_89_fu_5234_p1[45] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd18;
    end else if (p_Result_89_fu_5234_p1[44] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd19;
    end else if (p_Result_89_fu_5234_p1[43] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd20;
    end else if (p_Result_89_fu_5234_p1[42] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd21;
    end else if (p_Result_89_fu_5234_p1[41] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd22;
    end else if (p_Result_89_fu_5234_p1[40] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd23;
    end else if (p_Result_89_fu_5234_p1[39] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd24;
    end else if (p_Result_89_fu_5234_p1[38] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd25;
    end else if (p_Result_89_fu_5234_p1[37] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd26;
    end else if (p_Result_89_fu_5234_p1[36] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd27;
    end else if (p_Result_89_fu_5234_p1[35] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd28;
    end else if (p_Result_89_fu_5234_p1[34] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd29;
    end else if (p_Result_89_fu_5234_p1[33] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd30;
    end else if (p_Result_89_fu_5234_p1[32] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd31;
    end else if (p_Result_89_fu_5234_p1[31] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd32;
    end else if (p_Result_89_fu_5234_p1[30] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd33;
    end else if (p_Result_89_fu_5234_p1[29] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd34;
    end else if (p_Result_89_fu_5234_p1[28] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd35;
    end else if (p_Result_89_fu_5234_p1[27] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd36;
    end else if (p_Result_89_fu_5234_p1[26] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd37;
    end else if (p_Result_89_fu_5234_p1[25] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd38;
    end else if (p_Result_89_fu_5234_p1[24] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd39;
    end else if (p_Result_89_fu_5234_p1[23] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd40;
    end else if (p_Result_89_fu_5234_p1[22] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd41;
    end else if (p_Result_89_fu_5234_p1[21] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd42;
    end else if (p_Result_89_fu_5234_p1[20] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd43;
    end else if (p_Result_89_fu_5234_p1[19] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd44;
    end else if (p_Result_89_fu_5234_p1[18] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd45;
    end else if (p_Result_89_fu_5234_p1[17] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd46;
    end else if (p_Result_89_fu_5234_p1[16] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd47;
    end else if (p_Result_89_fu_5234_p1[15] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd48;
    end else if (p_Result_89_fu_5234_p1[14] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd49;
    end else if (p_Result_89_fu_5234_p1[13] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd50;
    end else if (p_Result_89_fu_5234_p1[12] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd51;
    end else if (p_Result_89_fu_5234_p1[11] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd52;
    end else if (p_Result_89_fu_5234_p1[10] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd53;
    end else if (p_Result_89_fu_5234_p1[9] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd54;
    end else if (p_Result_89_fu_5234_p1[8] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd55;
    end else if (p_Result_89_fu_5234_p1[7] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd56;
    end else if (p_Result_89_fu_5234_p1[6] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd57;
    end else if (p_Result_89_fu_5234_p1[5] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd58;
    end else if (p_Result_89_fu_5234_p1[4] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd59;
    end else if (p_Result_89_fu_5234_p1[3] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd60;
    end else if (p_Result_89_fu_5234_p1[2] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd61;
    end else if (p_Result_89_fu_5234_p1[1] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd62;
    end else if (p_Result_89_fu_5234_p1[0] == 1'b1) begin
        tmp_797_fu_5238_p3 = 64'd63;
    end else begin
        tmp_797_fu_5238_p3 = 64'd64;
    end
end

assign tmp_798_fu_5250_p2 = ((tmp_437_fu_5224_p4 == 62'd0) ? 1'b1 : 1'b0);

always @ (p_Result_342_fu_5266_p5) begin
    if (p_Result_342_fu_5266_p5[63] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd0;
    end else if (p_Result_342_fu_5266_p5[62] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd1;
    end else if (p_Result_342_fu_5266_p5[61] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd2;
    end else if (p_Result_342_fu_5266_p5[60] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd3;
    end else if (p_Result_342_fu_5266_p5[59] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd4;
    end else if (p_Result_342_fu_5266_p5[58] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd5;
    end else if (p_Result_342_fu_5266_p5[57] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd6;
    end else if (p_Result_342_fu_5266_p5[56] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd7;
    end else if (p_Result_342_fu_5266_p5[55] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd8;
    end else if (p_Result_342_fu_5266_p5[54] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd9;
    end else if (p_Result_342_fu_5266_p5[53] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd10;
    end else if (p_Result_342_fu_5266_p5[52] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd11;
    end else if (p_Result_342_fu_5266_p5[51] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd12;
    end else if (p_Result_342_fu_5266_p5[50] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd13;
    end else if (p_Result_342_fu_5266_p5[49] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd14;
    end else if (p_Result_342_fu_5266_p5[48] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd15;
    end else if (p_Result_342_fu_5266_p5[47] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd16;
    end else if (p_Result_342_fu_5266_p5[46] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd17;
    end else if (p_Result_342_fu_5266_p5[45] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd18;
    end else if (p_Result_342_fu_5266_p5[44] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd19;
    end else if (p_Result_342_fu_5266_p5[43] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd20;
    end else if (p_Result_342_fu_5266_p5[42] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd21;
    end else if (p_Result_342_fu_5266_p5[41] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd22;
    end else if (p_Result_342_fu_5266_p5[40] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd23;
    end else if (p_Result_342_fu_5266_p5[39] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd24;
    end else if (p_Result_342_fu_5266_p5[38] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd25;
    end else if (p_Result_342_fu_5266_p5[37] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd26;
    end else if (p_Result_342_fu_5266_p5[36] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd27;
    end else if (p_Result_342_fu_5266_p5[35] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd28;
    end else if (p_Result_342_fu_5266_p5[34] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd29;
    end else if (p_Result_342_fu_5266_p5[33] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd30;
    end else if (p_Result_342_fu_5266_p5[32] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd31;
    end else if (p_Result_342_fu_5266_p5[31] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd32;
    end else if (p_Result_342_fu_5266_p5[30] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd33;
    end else if (p_Result_342_fu_5266_p5[29] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd34;
    end else if (p_Result_342_fu_5266_p5[28] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd35;
    end else if (p_Result_342_fu_5266_p5[27] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd36;
    end else if (p_Result_342_fu_5266_p5[26] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd37;
    end else if (p_Result_342_fu_5266_p5[25] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd38;
    end else if (p_Result_342_fu_5266_p5[24] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd39;
    end else if (p_Result_342_fu_5266_p5[23] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd40;
    end else if (p_Result_342_fu_5266_p5[22] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd41;
    end else if (p_Result_342_fu_5266_p5[21] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd42;
    end else if (p_Result_342_fu_5266_p5[20] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd43;
    end else if (p_Result_342_fu_5266_p5[19] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd44;
    end else if (p_Result_342_fu_5266_p5[18] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd45;
    end else if (p_Result_342_fu_5266_p5[17] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd46;
    end else if (p_Result_342_fu_5266_p5[16] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd47;
    end else if (p_Result_342_fu_5266_p5[15] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd48;
    end else if (p_Result_342_fu_5266_p5[14] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd49;
    end else if (p_Result_342_fu_5266_p5[13] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd50;
    end else if (p_Result_342_fu_5266_p5[12] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd51;
    end else if (p_Result_342_fu_5266_p5[11] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd52;
    end else if (p_Result_342_fu_5266_p5[10] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd53;
    end else if (p_Result_342_fu_5266_p5[9] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd54;
    end else if (p_Result_342_fu_5266_p5[8] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd55;
    end else if (p_Result_342_fu_5266_p5[7] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd56;
    end else if (p_Result_342_fu_5266_p5[6] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd57;
    end else if (p_Result_342_fu_5266_p5[5] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd58;
    end else if (p_Result_342_fu_5266_p5[4] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd59;
    end else if (p_Result_342_fu_5266_p5[3] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd60;
    end else if (p_Result_342_fu_5266_p5[2] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd61;
    end else if (p_Result_342_fu_5266_p5[1] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd62;
    end else if (p_Result_342_fu_5266_p5[0] == 1'b1) begin
        tmp_799_fu_5278_p3 = 64'd63;
    end else begin
        tmp_799_fu_5278_p3 = 64'd64;
    end
end

assign tmp_800_fu_5464_p2 = (31'd31 - msb_idx_10_fu_5439_p3);

assign tmp_801_fu_5671_p2 = ((p_Result_92_reg_8050 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_802_fu_4445_p3 = {{p_Val2_164_reg_1301}, {16'd0}};

assign tmp_803_fu_4457_p1 = p_Val2_123_reg_1359;

assign tmp_804_fu_4477_p2 = ((p_Val2_145_fu_4465_p2 == 49'd0) ? 1'b1 : 1'b0);


always @ (p_Result_348_fu_4518_p3) begin
    if (p_Result_348_fu_4518_p3[0] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd0;
    end else if (p_Result_348_fu_4518_p3[1] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd1;
    end else if (p_Result_348_fu_4518_p3[2] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd2;
    end else if (p_Result_348_fu_4518_p3[3] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd3;
    end else if (p_Result_348_fu_4518_p3[4] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd4;
    end else if (p_Result_348_fu_4518_p3[5] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd5;
    end else if (p_Result_348_fu_4518_p3[6] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd6;
    end else if (p_Result_348_fu_4518_p3[7] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd7;
    end else if (p_Result_348_fu_4518_p3[8] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd8;
    end else if (p_Result_348_fu_4518_p3[9] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd9;
    end else if (p_Result_348_fu_4518_p3[10] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd10;
    end else if (p_Result_348_fu_4518_p3[11] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd11;
    end else if (p_Result_348_fu_4518_p3[12] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd12;
    end else if (p_Result_348_fu_4518_p3[13] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd13;
    end else if (p_Result_348_fu_4518_p3[14] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd14;
    end else if (p_Result_348_fu_4518_p3[15] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd15;
    end else if (p_Result_348_fu_4518_p3[16] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd16;
    end else if (p_Result_348_fu_4518_p3[17] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd17;
    end else if (p_Result_348_fu_4518_p3[18] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd18;
    end else if (p_Result_348_fu_4518_p3[19] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd19;
    end else if (p_Result_348_fu_4518_p3[20] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd20;
    end else if (p_Result_348_fu_4518_p3[21] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd21;
    end else if (p_Result_348_fu_4518_p3[22] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd22;
    end else if (p_Result_348_fu_4518_p3[23] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd23;
    end else if (p_Result_348_fu_4518_p3[24] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd24;
    end else if (p_Result_348_fu_4518_p3[25] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd25;
    end else if (p_Result_348_fu_4518_p3[26] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd26;
    end else if (p_Result_348_fu_4518_p3[27] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd27;
    end else if (p_Result_348_fu_4518_p3[28] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd28;
    end else if (p_Result_348_fu_4518_p3[29] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd29;
    end else if (p_Result_348_fu_4518_p3[30] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd30;
    end else if (p_Result_348_fu_4518_p3[31] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd31;
    end else if (p_Result_348_fu_4518_p3[32] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd32;
    end else if (p_Result_348_fu_4518_p3[33] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd33;
    end else if (p_Result_348_fu_4518_p3[34] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd34;
    end else if (p_Result_348_fu_4518_p3[35] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd35;
    end else if (p_Result_348_fu_4518_p3[36] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd36;
    end else if (p_Result_348_fu_4518_p3[37] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd37;
    end else if (p_Result_348_fu_4518_p3[38] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd38;
    end else if (p_Result_348_fu_4518_p3[39] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd39;
    end else if (p_Result_348_fu_4518_p3[40] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd40;
    end else if (p_Result_348_fu_4518_p3[41] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd41;
    end else if (p_Result_348_fu_4518_p3[42] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd42;
    end else if (p_Result_348_fu_4518_p3[43] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd43;
    end else if (p_Result_348_fu_4518_p3[44] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd44;
    end else if (p_Result_348_fu_4518_p3[45] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd45;
    end else if (p_Result_348_fu_4518_p3[46] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd46;
    end else if (p_Result_348_fu_4518_p3[47] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd47;
    end else if (p_Result_348_fu_4518_p3[48] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd48;
    end else if (p_Result_348_fu_4518_p3[49] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd49;
    end else if (p_Result_348_fu_4518_p3[50] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd50;
    end else if (p_Result_348_fu_4518_p3[51] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd51;
    end else if (p_Result_348_fu_4518_p3[52] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd52;
    end else if (p_Result_348_fu_4518_p3[53] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd53;
    end else if (p_Result_348_fu_4518_p3[54] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd54;
    end else if (p_Result_348_fu_4518_p3[55] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd55;
    end else if (p_Result_348_fu_4518_p3[56] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd56;
    end else if (p_Result_348_fu_4518_p3[57] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd57;
    end else if (p_Result_348_fu_4518_p3[58] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd58;
    end else if (p_Result_348_fu_4518_p3[59] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd59;
    end else if (p_Result_348_fu_4518_p3[60] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd60;
    end else if (p_Result_348_fu_4518_p3[61] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd61;
    end else if (p_Result_348_fu_4518_p3[62] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd62;
    end else if (p_Result_348_fu_4518_p3[63] == 1'b1) begin
        tmp_805_fu_4526_p3 = 64'd63;
    end else begin
        tmp_805_fu_4526_p3 = 64'd64;
    end
end

assign tmp_806_fu_4645_p2 = (31'd31 - msb_idx_12_reg_7872);

assign tmp_807_fu_4680_p2 = ((p_Result_98_reg_7897 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_808_fu_6244_p1 = exp_tmp_V_7_fu_6234_p4;

assign tmp_809_fu_6278_p2 = ((tmp_1638_fu_6222_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_810_fu_6290_p2 = (($signed(F2_7_fu_6284_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_811_fu_6296_p2 = ($signed(12'd4080) + $signed(F2_7_fu_6284_p2));

assign tmp_812_fu_6302_p2 = (12'd16 - F2_7_fu_6284_p2);

assign tmp_813_fu_6316_p2 = ((F2_7_fu_6284_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_814_fu_6386_p2 = ((sh_amt_7_reg_8166 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_815_fu_6391_p1 = $unsigned(sh_amt_8_cast_fu_6383_p1);

assign tmp_816_fu_6395_p2 = $signed(man_V_35_reg_8156) >>> tmp_815_fu_6391_p1;

assign tmp_817_fu_6411_p2 = tmp_1641_reg_8177 << sh_amt_8_cast_fu_6383_p1;

assign tmp_863_cast_fu_2331_p0 = grp_fu_1665_p7;

assign tmp_863_cast_fu_2331_p1 = $signed(tmp_863_cast_fu_2331_p0);

assign tmp_869_cast_fu_2068_p1 = $signed(grp_fu_1695_p7);

assign tmp_875_cast_fu_2256_p1 = $signed(grp_fu_1740_p7);

assign tmp_904_cast_fu_4089_p1 = $signed(p_Val2_129_reg_7671);

assign tmp_917_cast_fu_4338_p1 = $signed(grp_fu_1820_p7);

assign tmp_920_cast_fu_4377_p0 = tmp_11_fu_4374_p1;

assign tmp_920_cast_fu_4377_p1 = tmp_11_fu_4374_p1;

assign tmp_920_cast_fu_4377_p2 = ($signed(tmp_920_cast_fu_4377_p0) * $signed(tmp_920_cast_fu_4377_p1));

assign tmp_959_cast_fu_5011_p1 = $signed(tmp_786_fu_5003_p3);

assign tmp_962_cast_fu_5104_p2 = (79'd0 - tmp_1569_reg_7949);

assign tmp_967_cast_fu_5356_p1 = tmp_792_fu_5350_p2;

assign tmp_972_cast_fu_5033_p1 = $signed(tmp_794_fu_5025_p3);

assign tmp_975_cast_fu_5213_p2 = (79'd0 - tmp_1594_reg_7966);

assign tmp_980_cast_fu_5470_p1 = tmp_800_fu_5464_p2;

assign tmp_985_cast_fu_4453_p1 = tmp_802_fu_4445_p3;

assign tmp_988_cast_fu_4491_p2 = (48'd0 - p_Val2_145_cast_fu_4471_p2);

assign tmp_992_cast_fu_4650_p1 = tmp_806_fu_4645_p2;

assign tmp_V_2_fu_2624_p3 = ((is_neg_11_fu_2616_p3[0:0] === 1'b1) ? grp_solve_ap_fixed_s_fu_1608_ap_return_2 : p_Val2_121_fu_2390_p2);

assign tmp_V_3_fu_2666_p3 = ((is_neg_12_fu_2414_p3[0:0] === 1'b1) ? grp_solve_ap_fixed_s_fu_1608_ap_return_3 : p_Val2_122_fu_2397_p2);

assign tmp_V_fu_2574_p3 = ((is_neg_fu_2566_p3[0:0] === 1'b1) ? grp_solve_ap_fixed_s_fu_1608_ap_return_1 : p_Val2_120_fu_2383_p2);

assign tmp_fu_1856_p2 = ($signed(dog_pyr_0_cols_read) + $signed(32'd4294967291));

assign tmp_i_i1_fu_2941_p2 = ((loc_V_33_fu_2931_p4 < 8'd126) ? 1'b1 : 1'b0);

assign tmp_i_i2_fu_3032_p2 = ((loc_V_37_fu_3022_p4 < 8'd126) ? 1'b1 : 1'b0);

assign tmp_i_i3_fu_5643_p2 = ((loc_V_41_fu_5633_p4 < 8'd126) ? 1'b1 : 1'b0);

assign tmp_i_i4_fu_5736_p2 = ((loc_V_45_fu_5726_p4 < 8'd126) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_2850_p2 = ((loc_V_fu_2840_p4 < 8'd126) ? 1'b1 : 1'b0);

assign tmp_i_i_i_i100_cast_fu_6106_p1 = loc_V_47_fu_6078_p4;

assign tmp_i_i_i_i42_cast_fu_3506_p1 = loc_V_35_fu_3478_p4;

assign tmp_i_i_i_i64_cast_fu_3655_p1 = loc_V_39_fu_3627_p4;

assign tmp_i_i_i_i87_cast_fu_5890_p1 = loc_V_43_fu_5862_p4;

assign tmp_i_i_i_i_cast_fu_3357_p1 = loc_V_31_fu_3329_p4;

assign tmp_s_fu_1862_p2 = ($signed(dog_pyr_0_rows_read) + $signed(32'd4294967291));

assign x_assign_72_fu_2920_p3 = ((tmp_744_reg_7128[0:0] === 1'b1) ? 32'd0 : f_29_fu_2916_p1);

assign x_assign_73_fu_3225_p3 = ((sel_tmp2_i1_fu_3220_p2[0:0] === 1'b1) ? x_assign_72_reg_7266 : sel_tmp_i1_fu_3211_p1);

assign x_assign_74_fu_3011_p3 = ((tmp_747_reg_7148[0:0] === 1'b1) ? 32'd0 : f_31_fu_3007_p1);

assign x_assign_75_fu_3311_p3 = ((sel_tmp2_i2_fu_3306_p2[0:0] === 1'b1) ? x_assign_74_reg_7298 : sel_tmp_i2_fu_3297_p1);

assign x_assign_76_fu_5622_p3 = ((tmp_788_reg_7955[0:0] === 1'b1) ? 32'd0 : f_33_fu_5618_p1);

assign x_assign_77_fu_5843_p3 = ((sel_tmp2_i3_fu_5838_p2[0:0] === 1'b1) ? x_assign_76_reg_8055 : sel_tmp_i3_fu_5829_p1);

assign x_assign_78_fu_5715_p3 = ((tmp_796_reg_7972[0:0] === 1'b1) ? 32'd0 : f_35_fu_5711_p1);

assign x_assign_79_fu_6059_p3 = ((sel_tmp2_i4_fu_6054_p2[0:0] === 1'b1) ? x_assign_78_reg_8087 : sel_tmp_i4_fu_6045_p1);

assign x_assign_fu_2829_p3 = ((tmp_741_reg_7108[0:0] === 1'b1) ? 32'd0 : f_fu_2825_p1);

assign x_assign_s_fu_3139_p3 = ((sel_tmp2_i_fu_3134_p2[0:0] === 1'b1) ? x_assign_reg_7234 : sel_tmp_i_fu_3125_p1);

assign xs_sig_V_1_fu_3180_p2 = (tmp_1688_i_i1_fu_3174_p2 & loc_V_34_fu_3170_p1);

assign xs_sig_V_2_fu_3266_p2 = (tmp_1688_i_i2_fu_3260_p2 & loc_V_38_fu_3256_p1);

assign xs_sig_V_3_fu_5798_p2 = (tmp_1688_i_i3_fu_5792_p2 & loc_V_42_fu_5788_p1);

assign xs_sig_V_4_fu_6014_p2 = (tmp_1688_i_i4_fu_6008_p2 & loc_V_46_fu_6004_p1);

assign xs_sig_V_fu_3094_p2 = (tmp_1688_i_i_fu_3088_p2 & loc_V_30_fu_3084_p1);

always @ (posedge ap_clk) begin
    octave_cast_reg_6656[31] <= 1'b0;
    tmp_280_cast_reg_6686[7:0] <= 8'b00000000;
    tmp_285_cast_reg_6766[7:0] <= 8'b00000000;
    tmp_290_cast_reg_6850[7:0] <= 8'b00000000;
    tmp_308_cast_reg_7173[7:0] <= 8'b00000000;
    tmp_313_cast_reg_7453[7:0] <= 8'b00000000;
    tmp_318_cast_reg_7534[7:0] <= 8'b00000000;
    r_V_25_reg_7832[16:0] <= 17'b00000000000000000;
end

endmodule //adjustLocalExtrema
