statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     343.7575
gpu_ipc_2 =      22.0259
gpu_tot_sim_cycle_stream_1 = 211446
gpu_tot_sim_cycle_stream_2 = 211435
gpu_sim_insn_1 = 72686144
gpu_sim_insn_2 = 4657045
gpu_sim_cycle = 211448
gpu_sim_insn = 77343189
gpu_ipc =     365.7788
gpu_tot_sim_cycle = 211448
gpu_tot_sim_insn = 77343189
gpu_tot_ipc =     365.7788
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 504695
gpu_stall_icnt2sh    = 1000560
gpu_total_sim_rate=225490

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2150939
	L1I_total_cache_misses = 9448
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9541
L1D_cache:
	L1D_cache_core[0]: Access = 11450, Miss = 8050, Miss_rate = 0.703, Pending_hits = 1053, Reservation_fails = 40333
	L1D_cache_core[1]: Access = 9300, Miss = 6850, Miss_rate = 0.737, Pending_hits = 749, Reservation_fails = 27004
	L1D_cache_core[2]: Access = 12450, Miss = 8754, Miss_rate = 0.703, Pending_hits = 1109, Reservation_fails = 57761
	L1D_cache_core[3]: Access = 8200, Miss = 5800, Miss_rate = 0.707, Pending_hits = 751, Reservation_fails = 20607
	L1D_cache_core[4]: Access = 13200, Miss = 8956, Miss_rate = 0.678, Pending_hits = 1235, Reservation_fails = 62169
	L1D_cache_core[5]: Access = 6250, Miss = 4250, Miss_rate = 0.680, Pending_hits = 727, Reservation_fails = 3761
	L1D_cache_core[6]: Access = 7900, Miss = 6000, Miss_rate = 0.759, Pending_hits = 642, Reservation_fails = 16373
	L1D_cache_core[7]: Access = 2450, Miss = 1950, Miss_rate = 0.796, Pending_hits = 188, Reservation_fails = 1815
	L1D_cache_core[8]: Access = 11600, Miss = 8101, Miss_rate = 0.698, Pending_hits = 1161, Reservation_fails = 50403
	L1D_cache_core[9]: Access = 9150, Miss = 6150, Miss_rate = 0.672, Pending_hits = 974, Reservation_fails = 23105
	L1D_cache_core[10]: Access = 7850, Miss = 5350, Miss_rate = 0.682, Pending_hits = 862, Reservation_fails = 7906
	L1D_cache_core[11]: Access = 4900, Miss = 3900, Miss_rate = 0.796, Pending_hits = 359, Reservation_fails = 9748
	L1D_cache_core[12]: Access = 11600, Miss = 8100, Miss_rate = 0.698, Pending_hits = 1163, Reservation_fails = 48591
	L1D_cache_core[13]: Access = 9150, Miss = 6150, Miss_rate = 0.672, Pending_hits = 962, Reservation_fails = 23489
	L1D_cache_core[14]: Access = 7850, Miss = 5350, Miss_rate = 0.682, Pending_hits = 885, Reservation_fails = 6985
	L1D_cache_core[15]: Access = 2450, Miss = 1950, Miss_rate = 0.796, Pending_hits = 175, Reservation_fails = 2774
	L1D_cache_core[16]: Access = 9550, Miss = 7050, Miss_rate = 0.738, Pending_hits = 849, Reservation_fails = 35596
	L1D_cache_core[17]: Access = 8550, Miss = 6050, Miss_rate = 0.708, Pending_hits = 776, Reservation_fails = 24353
	L1D_cache_core[18]: Access = 10750, Miss = 7251, Miss_rate = 0.675, Pending_hits = 1141, Reservation_fails = 35286
	L1D_cache_core[19]: Access = 4050, Miss = 3050, Miss_rate = 0.753, Pending_hits = 371, Reservation_fails = 3062
	L1D_cache_core[20]: Access = 11600, Miss = 8100, Miss_rate = 0.698, Pending_hits = 1130, Reservation_fails = 51509
	L1D_cache_core[21]: Access = 7700, Miss = 5200, Miss_rate = 0.675, Pending_hits = 842, Reservation_fails = 14032
	L1D_cache_core[22]: Access = 8700, Miss = 6200, Miss_rate = 0.713, Pending_hits = 880, Reservation_fails = 18879
	L1D_cache_core[23]: Access = 2450, Miss = 1950, Miss_rate = 0.796, Pending_hits = 168, Reservation_fails = 2543
	L1D_cache_core[24]: Access = 10150, Miss = 7150, Miss_rate = 0.704, Pending_hits = 966, Reservation_fails = 33427
	L1D_cache_core[25]: Access = 8550, Miss = 6050, Miss_rate = 0.708, Pending_hits = 793, Reservation_fails = 24753
	L1D_cache_core[26]: Access = 9300, Miss = 6300, Miss_rate = 0.677, Pending_hits = 1030, Reservation_fails = 17672
	L1D_cache_core[27]: Access = 5500, Miss = 4000, Miss_rate = 0.727, Pending_hits = 577, Reservation_fails = 11968
	L1D_cache_core[28]: Access = 10150, Miss = 7150, Miss_rate = 0.704, Pending_hits = 1004, Reservation_fails = 34387
	L1D_cache_core[29]: Access = 8550, Miss = 6050, Miss_rate = 0.708, Pending_hits = 827, Reservation_fails = 24225
	L1D_cache_core[30]: Access = 10961, Miss = 7881, Miss_rate = 0.719, Pending_hits = 718, Reservation_fails = 146922
	L1D_cache_core[31]: Access = 11435, Miss = 7933, Miss_rate = 0.694, Pending_hits = 711, Reservation_fails = 146821
	L1D_cache_core[32]: Access = 9181, Miss = 6218, Miss_rate = 0.677, Pending_hits = 586, Reservation_fails = 125267
	L1D_cache_core[33]: Access = 10871, Miss = 7987, Miss_rate = 0.735, Pending_hits = 738, Reservation_fails = 149046
	L1D_cache_core[34]: Access = 10952, Miss = 7863, Miss_rate = 0.718, Pending_hits = 697, Reservation_fails = 147640
	L1D_cache_core[35]: Access = 10019, Miss = 6733, Miss_rate = 0.672, Pending_hits = 620, Reservation_fails = 135083
	L1D_cache_core[36]: Access = 10585, Miss = 7269, Miss_rate = 0.687, Pending_hits = 641, Reservation_fails = 142036
	L1D_cache_core[37]: Access = 9626, Miss = 6549, Miss_rate = 0.680, Pending_hits = 644, Reservation_fails = 136724
	L1D_cache_core[38]: Access = 10020, Miss = 7171, Miss_rate = 0.716, Pending_hits = 651, Reservation_fails = 145612
	L1D_cache_core[39]: Access = 10804, Miss = 7329, Miss_rate = 0.678, Pending_hits = 644, Reservation_fails = 140834
	L1D_cache_core[40]: Access = 9840, Miss = 6574, Miss_rate = 0.668, Pending_hits = 630, Reservation_fails = 135785
	L1D_cache_core[41]: Access = 11397, Miss = 7574, Miss_rate = 0.665, Pending_hits = 663, Reservation_fails = 141096
	L1D_cache_core[42]: Access = 9685, Miss = 6728, Miss_rate = 0.695, Pending_hits = 630, Reservation_fails = 136301
	L1D_cache_core[43]: Access = 10176, Miss = 7129, Miss_rate = 0.701, Pending_hits = 643, Reservation_fails = 132417
	L1D_cache_core[44]: Access = 11022, Miss = 7753, Miss_rate = 0.703, Pending_hits = 592, Reservation_fails = 149204
	L1D_cache_core[45]: Access = 12814, Miss = 9124, Miss_rate = 0.712, Pending_hits = 869, Reservation_fails = 150410
	L1D_cache_core[46]: Access = 12532, Miss = 9282, Miss_rate = 0.741, Pending_hits = 881, Reservation_fails = 154161
	L1D_cache_core[47]: Access = 12615, Miss = 9304, Miss_rate = 0.738, Pending_hits = 896, Reservation_fails = 155021
	L1D_cache_core[48]: Access = 9989, Miss = 6967, Miss_rate = 0.697, Pending_hits = 624, Reservation_fails = 144248
	L1D_cache_core[49]: Access = 11513, Miss = 8299, Miss_rate = 0.721, Pending_hits = 712, Reservation_fails = 148432
	L1D_cache_core[50]: Access = 10050, Miss = 7089, Miss_rate = 0.705, Pending_hits = 622, Reservation_fails = 143374
	L1D_cache_core[51]: Access = 11316, Miss = 8029, Miss_rate = 0.710, Pending_hits = 700, Reservation_fails = 149237
	L1D_cache_core[52]: Access = 10002, Miss = 7055, Miss_rate = 0.705, Pending_hits = 591, Reservation_fails = 135172
	L1D_cache_core[53]: Access = 10824, Miss = 7432, Miss_rate = 0.687, Pending_hits = 677, Reservation_fails = 147848
	L1D_cache_core[54]: Access = 11045, Miss = 7725, Miss_rate = 0.699, Pending_hits = 611, Reservation_fails = 143901
	L1D_cache_core[55]: Access = 10869, Miss = 7602, Miss_rate = 0.699, Pending_hits = 627, Reservation_fails = 141395
	L1D_cache_core[56]: Access = 9626, Miss = 6702, Miss_rate = 0.696, Pending_hits = 665, Reservation_fails = 132970
	L1D_cache_core[57]: Access = 9557, Miss = 6646, Miss_rate = 0.695, Pending_hits = 598, Reservation_fails = 138000
	L1D_cache_core[58]: Access = 10981, Miss = 7718, Miss_rate = 0.703, Pending_hits = 683, Reservation_fails = 139148
	L1D_cache_core[59]: Access = 10703, Miss = 7427, Miss_rate = 0.694, Pending_hits = 664, Reservation_fails = 145385
	L1D_total_cache_accesses = 572310
	L1D_total_cache_misses = 402304
	L1D_total_cache_miss_rate = 0.7029
	L1D_total_cache_pending_hits = 44577
	L1D_total_cache_reservation_fails = 5014006
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 171071
	L1C_total_cache_misses = 1756
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 10063
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3365342
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 169315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1756
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 10063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1648664
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2141491
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9541
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
5489, 9270, 9285, 7233, 9270, 9270, 9285, 7233, 8770, 8770, 8785, 6733, 8770, 8770, 8785, 6733, 9270, 9270, 9285, 7233, 
gpgpu_n_tot_thrd_icount = 128850592
gpgpu_n_tot_w_icount = 4026581
gpgpu_n_stall_shd_mem = 5334733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224503
gpgpu_n_mem_write_global = 179372
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 2081757
gpgpu_n_store_insn = 1126256
gpgpu_n_shmem_insn = 13549960
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3199889
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 10063
gpgpu_stall_shd_mem[c_mem][bk_conf] = 10063
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5324670
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8886630	W0_Idle:1135470	W0_Scoreboard:8344589	W1:253498	W2:107037	W3:356959	W4:465763	W5:65143	W6:118569	W7:14144	W8:4067	W9:1225	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2260626
Warp Occupancy Distribution:
Stall:1052771	W0_Idle:255030	W0_Scoreboard:6776861	W1:100000	W2:0	W3:254248	W4:387040	W5:8020	W6:92230	W7:0	W8:0	W9:0	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2155216
Warp Occupancy Distribution:
Stall:7833859	W0_Idle:880440	W0_Scoreboard:1567728	W1:153498	W2:107037	W3:102711	W4:78723	W5:57123	W6:26339	W7:14144	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105410
warp_utilization0: 0.179814
warp_utilization1: 0.294595
warp_utilization2: 0.059482
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1796024 {8:224503,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10178304 {40:138079,72:15011,136:26282,}
traffic_breakdown_coretomem[INST_ACC_R] = 5280 {8:660,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30525336 {136:224451,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1434328 {8:179291,}
traffic_breakdown_memtocore[INST_ACC_R] = 89760 {136:660,}
maxmrqlatency = 1124 
maxdqlatency = 0 
maxmflatency = 3595 
averagemflatency = 583 
averagemflatency_1 = 507 
averagemflatency_2= 642 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 43 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 211447 
mrq_lat_table:76005 	3713 	4718 	10292 	28075 	36693 	37978 	21146 	4576 	291 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45018 	141058 	185676 	31748 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40219 	23545 	23773 	41297 	70106 	123555 	74921 	7113 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31973 	164044 	27919 	567 	8 	0 	0 	1 	2 	1314 	3374 	11805 	27295 	59337 	76163 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	95 	303 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        23        26        56        23        39        36        49        66        72        52        24        27        37        38        56 
dram[1]:        53        32        40        37        23        40        42        41        70        75        51        28        42        35        46        37 
dram[2]:        63        51        43        59        35        40        50        37        63        78        39        42        29        29        29        43 
dram[3]:        51        57        50        33        32        41        46        44        77        76        46        29        36        44        33        59 
dram[4]:        25        69        51        32        36        27        51        32        74        70        51        32        41        51        35        62 
dram[5]:        23        69        53        37        35        21        49        32        74        70        45        32        35        35        28        59 
maximum service time to same row:
dram[0]:     11218     12100     13293     13735     14678     14409     12382     12425     12308      9315      7453      7671      5856      8710     10475      6197 
dram[1]:      8093     10500     12532     13727     11943     14450     16112     16095     12192      6631      7203      7388      8679      8922     10463     10494 
dram[2]:      8194     12085     11788     13799     14093     11951     16164     16142     12157      7657      6517      8778      5437      6935     10460     10616 
dram[3]:      7634     11781     13738     13893     14458     11955     16121     16091     12172      7508      7418      6642      4837      8785     10488     10479 
dram[4]:      7715     11467     13738     13916     14459     13027     16156     16213      5663      6093      7650      6844      8702      8281     10471     10494 
dram[5]:     12077      8277     13737     13618     14435     14733     16088     16184      8121      5765      7956      7016      8882      4756     10466      8706 
average row accesses per activate:
dram[0]:  2.126462  2.053818  1.994291  1.953807  2.018293  1.977842  2.077660  1.992040  2.192067  2.159420  2.105893  2.018723  2.044570  2.009352  2.124642  2.179693 
dram[1]:  2.120843  2.040092  2.024948  2.078252  2.133949  2.113208  2.160000  2.076923  2.265439  2.316940  2.175175  2.096651  2.014570  1.991660  2.065997  2.072524 
dram[2]:  1.970949  2.051357  1.938612  2.041148  1.936626  2.036999  2.181503  2.113348  2.072089  2.207071  2.068906  2.090825  1.958914  2.068992  2.104930  2.283471 
dram[3]:  2.030016  1.997706  2.025202  2.087191  2.139111  1.961616  2.045881  2.165127  2.322209  2.246471  2.050877  2.094675  2.038057  2.012251  2.087641  2.021409 
dram[4]:  2.065990  2.041237  2.088119  2.085331  2.113108  2.072970  2.171361  2.206897  2.259875  2.174619  2.165128  2.018834  2.075260  2.132611  2.214400  2.151627 
dram[5]:  2.137759  2.063761  2.036036  2.074479  2.096501  2.087346  2.188995  2.165049  2.194561  2.225603  2.031394  2.002618  2.067181  1.953523  2.159786  2.085834 
average row locality = 223488/107116 = 2.086411
average row locality_1 = 162410/67801 = 2.395392
average row locality_2 = 61078/39315 = 1.553555
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1820      1763      1457      1638      1341      1408      1306      1371      1316      1438      1491      1602      1606      1801      1839      1829 
dram[1]:      1537      1602      1313      1397      1212      1257      1292      1366      1312      1321      1389      1434      1692      1664      1765      1799 
dram[2]:      1917      1725      1536      1485      1440      1347      1243      1353      1450      1377      1553      1462      1860      1654      1865      1603 
dram[3]:      1549      1548      1367      1290      1225      1314      1325      1237      1211      1275      1540      1386      1582      1659      1697      1817 
dram[4]:      1752      1738      1471      1522      1348      1379      1220      1213      1374      1360      1330      1478      1633      1610      1631      1806 
dram[5]:      1537      1529      1389      1433      1321      1232      1197      1357      1304      1318      1432      1515      1715      1635      1692      1847 
total reads: 143588
bank skew: 1917/1197 = 1.60
chip skew: 25026/23022 = 1.09
number of total write accesses:
dram[0]:      1089      1061       639       646       645       645       647       631       784       797       796       770       917       992      1127      1155 
dram[1]:      1078      1044       635       648       636       647       652       632       779       799       784       757       935       963      1115      1173 
dram[2]:      1136      1071       643       648       638       635       644       642       792       808       849       794       953      1015      1124      1160 
dram[3]:      1021      1065       642       649       651       628       637       638       807       794       798       738       935       969      1090      1110 
dram[4]:      1097      1034       638       653       651       638       630       643       800       782       781       773       959       947      1137      1103 
dram[5]:      1039      1028       645       656       656       632       633       650       794       803       768       780       962       971      1133      1142 
total reads: 79900
bank skew: 1173/628 = 1.87
chip skew: 13552/13172 = 1.03
average mf latency per bank:
dram[0]:        949       976       696       765       698       750       677       729       712       873      2340      2426      1399      1343       973       992
dram[1]:        880       892       646       641       627       639       614       649       639       787      2307      2339      1284      1204       942       903
dram[2]:        986       879       761       682       754       688       704       656       748       783      2451      2262      1405      1223      1064       920
dram[3]:        871       917       639       651       619       668       608       641       613       782      2175      2429      1215      1282       924       993
dram[4]:        849      1289       654       700       650       711       633       633       773       821      2336      2333      1184      1298       902       957
dram[5]:        906       895       678       666       662       667       654       636       790       785      2355      2309      1245      1251       928       945
maximum mf latency per bank:
dram[0]:       2861      3374      2539      3595      2613      2802      2274      2268      2048      2599      2580      2295      2376      3408      2320      2353
dram[1]:       1932      1917      1897      1910      2833      1871      2284      1949      1686      2225      2252      1982      3103      1793      2260      2420
dram[2]:       2387      2474      2416      3075      2478      2615      2237      2085      1930      1929      2351      2182      2604      3146      2378      2379
dram[3]:       1828      2120      1625      1948      2463      2043      2053      2019      2263      2945      2334      2119      1794      2373      2271      2088
dram[4]:       2299      2460      2097      2963      2702      2469      1870      1735      2156      3142      2109      2361      2061      2695      2090      2478
dram[5]:       1980      2083      2097      1714      1956      2552      2049      2116      2380      2181      2896      2002      2270      3045      2322      2061
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=171561 n_act=18574 n_pre=18558 n_req=34562 n_req_1=23146 n_req_2=11416 n_req_3=0 n_rd=50052 n_write=20366 bw_util=0.4501 bw_util_1=0.2977 bw_util_2=0.1523 bw_util_3=0 blp=6.379438 blp_1= 3.809441 blp_2= 2.702954 blp_3= -nan
 n_activity=255075 dram_eff=0.4925 dram_eff_1=0.3258 dram_eff_2=0.1667 dram_eff_3=0
bk0: 3640a 164378i bk1: 3526a 162021i bk2: 2914a 195823i bk3: 3276a 186174i bk4: 2682a 195345i bk5: 2816a 191824i bk6: 2612a 196475i bk7: 2742a 190487i bk8: 2632a 199938i bk9: 2876a 192286i bk10: 2982a 187965i bk11: 3204a 181493i bk12: 3212a 174464i bk13: 3602a 159511i bk14: 3678a 150799i bk15: 3658a 149761i 
bw_dist = 0.298	0.152	0.000	0.464	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.75832
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=177150 n_act=17438 n_pre=17422 n_req=32677 n_req_1=22697 n_req_2=9980 n_req_3=0 n_rd=46704 n_write=20397 bw_util=0.4242 bw_util_1=0.2923 bw_util_2=0.1319 bw_util_3=0 blp=5.710685 blp_1= 3.561931 blp_2= 2.372101 blp_3= -nan
 n_activity=255561 dram_eff=0.4633 dram_eff_1=0.3192 dram_eff_2=0.144 dram_eff_3=0
bk0: 3074a 178114i bk1: 3204a 176993i bk2: 2626a 205523i bk3: 2794a 201401i bk4: 2424a 207890i bk5: 2514a 203638i bk6: 2584a 202990i bk7: 2732a 198878i bk8: 2624a 205527i bk9: 2642a 204197i bk10: 2778a 198317i bk11: 2868a 195883i bk12: 3384a 177101i bk13: 3328a 173978i bk14: 3530a 162602i bk15: 3598a 156060i 
bw_dist = 0.292	0.132	0.000	0.491	0.084
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.08817
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=171539 n_act=18604 n_pre=18588 n_req=34542 n_req_1=23096 n_req_2=11446 n_req_3=0 n_rd=49740 n_write=20640 bw_util=0.4487 bw_util_1=0.297 bw_util_2=0.1517 bw_util_3=0 blp=6.385503 blp_1= 3.797705 blp_2= 2.710857 blp_3= -nan
 n_activity=254549 dram_eff=0.492 dram_eff_1=0.3257 dram_eff_2=0.1663 dram_eff_3=0
bk0: 3834a 157647i bk1: 3450a 163009i bk2: 3072a 192358i bk3: 2970a 194074i bk4: 2880a 192199i bk5: 2694a 196192i bk6: 2486a 198871i bk7: 2706a 194121i bk8: 2900a 193275i bk9: 2754a 196104i bk10: 3106a 180946i bk11: 2924a 187202i bk12: 3720a 159664i bk13: 3308a 164150i bk14: 3730a 151679i bk15: 3206a 157232i 
bw_dist = 0.297	0.152	0.000	0.463	0.088
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.9573
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=177981 n_act=17455 n_pre=17439 n_req=32353 n_req_1=22740 n_req_2=9613 n_req_3=0 n_rd=46044 n_write=20192 bw_util=0.4196 bw_util_1=0.2925 bw_util_2=0.1271 bw_util_3=0 blp=5.628286 blp_1= 3.534806 blp_2= 2.314899 blp_3= -nan
 n_activity=255247 dram_eff=0.4588 dram_eff_1=0.3199 dram_eff_2=0.1389 dram_eff_3=0
bk0: 3098a 181354i bk1: 3096a 178010i bk2: 2734a 203310i bk3: 2580a 204957i bk4: 2450a 206680i bk5: 2628a 201561i bk6: 2650a 202264i bk7: 2474a 204150i bk8: 2422a 207807i bk9: 2550a 206861i bk10: 3080a 193278i bk11: 2772a 198575i bk12: 3164a 180266i bk13: 3318a 174387i bk14: 3394a 165992i bk15: 3634a 158691i 
bw_dist = 0.293	0.127	0.000	0.495	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.86023
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=176135 n_act=17489 n_pre=17473 n_req=33326 n_req_1=22942 n_req_2=10384 n_req_3=0 n_rd=47730 n_write=20284 bw_util=0.4328 bw_util_1=0.2951 bw_util_2=0.1378 bw_util_3=0 blp=5.982018 blp_1= 3.688228 blp_2= 2.452149 blp_3= -nan
 n_activity=253742 dram_eff=0.4761 dram_eff_1=0.3246 dram_eff_2=0.1515 dram_eff_3=0
bk0: 3504a 168647i bk1: 3476a 169573i bk2: 2942a 196687i bk3: 3044a 196969i bk4: 2696a 198437i bk5: 2758a 195368i bk6: 2440a 202099i bk7: 2426a 201710i bk8: 2748a 199957i bk9: 2720a 199482i bk10: 2660a 194018i bk11: 2956a 189403i bk12: 3266a 175009i bk13: 3220a 177042i bk14: 3262a 165648i bk15: 3612a 157636i 
bw_dist = 0.295	0.138	0.000	0.476	0.091
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.82755
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=176756 n_act=17556 n_pre=17541 n_req=32888 n_req_1=22909 n_req_2=9979 n_req_3=0 n_rd=46904 n_write=20354 bw_util=0.4267 bw_util_1=0.2948 bw_util_2=0.1319 bw_util_3=0 blp=5.831720 blp_1= 3.647574 blp_2= 2.399262 blp_3= -nan
 n_activity=254775 dram_eff=0.4674 dram_eff_1=0.3229 dram_eff_2=0.1445 dram_eff_3=0
bk0: 3074a 178865i bk1: 3058a 178085i bk2: 2778a 199756i bk3: 2866a 199680i bk4: 2642a 199625i bk5: 2464a 203870i bk6: 2392a 205041i bk7: 2714a 199599i bk8: 2608a 202949i bk9: 2636a 201762i bk10: 2864a 195657i bk11: 3030a 190705i bk12: 3430a 172961i bk13: 3270a 172134i bk14: 3384a 161381i bk15: 3694a 157591i 
bw_dist = 0.295	0.132	0.000	0.486	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.33249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33706, Miss = 12176, Miss_rate = 0.361, Pending_hits = 1246, Reservation_fails = 3026
L2_cache_bank[1]: Access = 34136, Miss = 12850, Miss_rate = 0.376, Pending_hits = 1310, Reservation_fails = 4038
L2_cache_bank[2]: Access = 33478, Miss = 11512, Miss_rate = 0.344, Pending_hits = 1168, Reservation_fails = 818
L2_cache_bank[3]: Access = 33596, Miss = 11840, Miss_rate = 0.352, Pending_hits = 1253, Reservation_fails = 2161
L2_cache_bank[4]: Access = 33996, Miss = 12864, Miss_rate = 0.378, Pending_hits = 1302, Reservation_fails = 6141
L2_cache_bank[5]: Access = 33294, Miss = 12006, Miss_rate = 0.361, Pending_hits = 1336, Reservation_fails = 1456
L2_cache_bank[6]: Access = 33279, Miss = 11496, Miss_rate = 0.345, Pending_hits = 1193, Reservation_fails = 362
L2_cache_bank[7]: Access = 33718, Miss = 11526, Miss_rate = 0.342, Pending_hits = 1293, Reservation_fails = 1533
L2_cache_bank[8]: Access = 33425, Miss = 11759, Miss_rate = 0.352, Pending_hits = 1212, Reservation_fails = 1192
L2_cache_bank[9]: Access = 34736, Miss = 12106, Miss_rate = 0.349, Pending_hits = 1324, Reservation_fails = 2687
L2_cache_bank[10]: Access = 33484, Miss = 11587, Miss_rate = 0.346, Pending_hits = 1222, Reservation_fails = 1766
L2_cache_bank[11]: Access = 33629, Miss = 11866, Miss_rate = 0.353, Pending_hits = 1280, Reservation_fails = 1843
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33706, Miss = 12176 (0.361), PendingHit = 1246 (0.037)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34136, Miss = 12850 (0.376), PendingHit = 1310 (0.0384)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33478, Miss = 11512 (0.344), PendingHit = 1168 (0.0349)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33596, Miss = 11840 (0.352), PendingHit = 1253 (0.0373)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33996, Miss = 12864 (0.378), PendingHit = 1302 (0.0383)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33294, Miss = 12006 (0.361), PendingHit = 1336 (0.0401)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33279, Miss = 11496 (0.345), PendingHit = 1193 (0.0358)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33718, Miss = 11526 (0.342), PendingHit = 1293 (0.0383)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33425, Miss = 11759 (0.352), PendingHit = 1212 (0.0363)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34736, Miss = 12106 (0.349), PendingHit = 1324 (0.0381)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33484, Miss = 11587 (0.346), PendingHit = 1222 (0.0365)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33629, Miss = 11866 (0.353), PendingHit = 1280 (0.0381)
L2 Cache Total Miss Rate = 0.355
Stream 1: L2 Cache Miss Rate = 0.508
Stream 2: L2 Cache Miss Rate = 0.235
Stream 1: Accesses  = 177692
Stream 1: Misses  = 90209
Stream 2: Accesses  = 226785
Stream 2: Misses  = 53379
Stream 1+2: Accesses  = 404477
Stream 1+2: Misses  = 143588
Total Accesses  = 404477
MPKI-CORES
CORE_L2MPKI_0	1.055
CORE_L2MPKI_1	1.365
CORE_L2MPKI_2	1.295
CORE_L2MPKI_3	1.671
CORE_L2MPKI_4	1.025
CORE_L2MPKI_5	2.159
CORE_L2MPKI_6	1.475
CORE_L2MPKI_7	1.891
CORE_L2MPKI_8	0.710
CORE_L2MPKI_9	1.295
CORE_L2MPKI_10	2.174
CORE_L2MPKI_11	1.203
CORE_L2MPKI_12	0.958
CORE_L2MPKI_13	1.236
CORE_L2MPKI_14	1.863
CORE_L2MPKI_15	1.872
CORE_L2MPKI_16	0.987
CORE_L2MPKI_17	1.168
CORE_L2MPKI_18	0.885
CORE_L2MPKI_19	2.293
CORE_L2MPKI_20	0.949
CORE_L2MPKI_21	1.628
CORE_L2MPKI_22	1.058
CORE_L2MPKI_23	1.863
CORE_L2MPKI_24	0.877
CORE_L2MPKI_25	0.873
CORE_L2MPKI_26	1.240
CORE_L2MPKI_27	1.898
CORE_L2MPKI_28	0.694
CORE_L2MPKI_29	1.407
CORE_L2MPKI_30	11.760
CORE_L2MPKI_31	11.749
CORE_L2MPKI_32	10.471
CORE_L2MPKI_33	11.594
CORE_L2MPKI_34	12.181
CORE_L2MPKI_35	10.158
CORE_L2MPKI_36	12.397
CORE_L2MPKI_37	10.617
CORE_L2MPKI_38	11.247
CORE_L2MPKI_39	10.671
CORE_L2MPKI_40	11.074
CORE_L2MPKI_41	10.717
CORE_L2MPKI_42	11.368
CORE_L2MPKI_43	10.147
CORE_L2MPKI_44	11.905
CORE_L2MPKI_45	11.313
CORE_L2MPKI_46	11.478
CORE_L2MPKI_47	11.544
CORE_L2MPKI_48	12.358
CORE_L2MPKI_49	11.777
CORE_L2MPKI_50	11.258
CORE_L2MPKI_51	11.678
CORE_L2MPKI_52	12.895
CORE_L2MPKI_53	11.862
CORE_L2MPKI_54	11.606
CORE_L2MPKI_55	11.359
CORE_L2MPKI_56	11.895
CORE_L2MPKI_57	10.153
CORE_L2MPKI_58	13.459
CORE_L2MPKI_59	11.727
Avg_MPKI_Stream1= 1.369
Avg_MPKI_Stream2= 11.481
MISSES-CORES
CORE_MISSES_0	3255
CORE_MISSES_1	3842
CORE_MISSES_2	4685
CORE_MISSES_3	4300
CORE_MISSES_4	3823
CORE_MISSES_5	3044
CORE_MISSES_6	3332
CORE_MISSES_7	1666
CORE_MISSES_8	2540
CORE_MISSES_9	3493
CORE_MISSES_10	3620
CORE_MISSES_11	2120
CORE_MISSES_12	3426
CORE_MISSES_13	3332
CORE_MISSES_14	3103
CORE_MISSES_15	1649
CORE_MISSES_16	2877
CORE_MISSES_17	3129
CORE_MISSES_18	2612
CORE_MISSES_19	2606
CORE_MISSES_20	3393
CORE_MISSES_21	3343
CORE_MISSES_22	2423
CORE_MISSES_23	1641
CORE_MISSES_24	2574
CORE_MISSES_25	2339
CORE_MISSES_26	2862
CORE_MISSES_27	3377
CORE_MISSES_28	2035
CORE_MISSES_29	3768
CORE_MISSES_30	1889
CORE_MISSES_31	1978
CORE_MISSES_32	1475
CORE_MISSES_33	1935
CORE_MISSES_34	1940
CORE_MISSES_35	1613
CORE_MISSES_36	1767
CORE_MISSES_37	1685
CORE_MISSES_38	1727
CORE_MISSES_39	1761
CORE_MISSES_40	1600
CORE_MISSES_41	1773
CORE_MISSES_42	1730
CORE_MISSES_43	1660
CORE_MISSES_44	1732
CORE_MISSES_45	1965
CORE_MISSES_46	1905
CORE_MISSES_47	1989
CORE_MISSES_48	1730
CORE_MISSES_49	1914
CORE_MISSES_50	1675
CORE_MISSES_51	1891
CORE_MISSES_52	1725
CORE_MISSES_53	1857
CORE_MISSES_54	1777
CORE_MISSES_55	1806
CORE_MISSES_56	1632
CORE_MISSES_57	1537
CORE_MISSES_58	1950
CORE_MISSES_59	1761
L2_MISSES = 143588
L2_total_cache_accesses = 404477
L2_total_cache_misses = 143588
L2_total_cache_miss_rate = 0.3550
L2_total_cache_pending_hits = 15139
L2_total_cache_reservation_fails = 27023
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 122582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17235
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7661
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 574
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 62
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 24
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2011
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1305026
icnt_total_pkts_simt_to_mem=677824
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     343.7575
gpu_ipc_2 =      22.0259
gpu_tot_sim_cycle_stream_1 = 211446
gpu_tot_sim_cycle_stream_2 = 211435
gpu_sim_insn_1 = 72686144
gpu_sim_insn_2 = 4657045
gpu_sim_cycle = 211448
gpu_sim_insn = 77343189
gpu_ipc =     365.7788
gpu_tot_sim_cycle = 211448
gpu_tot_sim_insn = 77343189
gpu_tot_ipc =     365.7788
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 504695
gpu_stall_icnt2sh    = 1000560
gpu_total_sim_rate=225490

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2150939
	L1I_total_cache_misses = 9448
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9541
L1D_cache:
	L1D_cache_core[0]: Access = 11450, Miss = 8050, Miss_rate = 0.703, Pending_hits = 1053, Reservation_fails = 40333
	L1D_cache_core[1]: Access = 9300, Miss = 6850, Miss_rate = 0.737, Pending_hits = 749, Reservation_fails = 27004
	L1D_cache_core[2]: Access = 12450, Miss = 8754, Miss_rate = 0.703, Pending_hits = 1109, Reservation_fails = 57761
	L1D_cache_core[3]: Access = 8200, Miss = 5800, Miss_rate = 0.707, Pending_hits = 751, Reservation_fails = 20607
	L1D_cache_core[4]: Access = 13200, Miss = 8956, Miss_rate = 0.678, Pending_hits = 1235, Reservation_fails = 62169
	L1D_cache_core[5]: Access = 6250, Miss = 4250, Miss_rate = 0.680, Pending_hits = 727, Reservation_fails = 3761
	L1D_cache_core[6]: Access = 7900, Miss = 6000, Miss_rate = 0.759, Pending_hits = 642, Reservation_fails = 16373
	L1D_cache_core[7]: Access = 2450, Miss = 1950, Miss_rate = 0.796, Pending_hits = 188, Reservation_fails = 1815
	L1D_cache_core[8]: Access = 11600, Miss = 8101, Miss_rate = 0.698, Pending_hits = 1161, Reservation_fails = 50403
	L1D_cache_core[9]: Access = 9150, Miss = 6150, Miss_rate = 0.672, Pending_hits = 974, Reservation_fails = 23105
	L1D_cache_core[10]: Access = 7850, Miss = 5350, Miss_rate = 0.682, Pending_hits = 862, Reservation_fails = 7906
	L1D_cache_core[11]: Access = 4900, Miss = 3900, Miss_rate = 0.796, Pending_hits = 359, Reservation_fails = 9748
	L1D_cache_core[12]: Access = 11600, Miss = 8100, Miss_rate = 0.698, Pending_hits = 1163, Reservation_fails = 48591
	L1D_cache_core[13]: Access = 9150, Miss = 6150, Miss_rate = 0.672, Pending_hits = 962, Reservation_fails = 23489
	L1D_cache_core[14]: Access = 7850, Miss = 5350, Miss_rate = 0.682, Pending_hits = 885, Reservation_fails = 6985
	L1D_cache_core[15]: Access = 2450, Miss = 1950, Miss_rate = 0.796, Pending_hits = 175, Reservation_fails = 2774
	L1D_cache_core[16]: Access = 9550, Miss = 7050, Miss_rate = 0.738, Pending_hits = 849, Reservation_fails = 35596
	L1D_cache_core[17]: Access = 8550, Miss = 6050, Miss_rate = 0.708, Pending_hits = 776, Reservation_fails = 24353
	L1D_cache_core[18]: Access = 10750, Miss = 7251, Miss_rate = 0.675, Pending_hits = 1141, Reservation_fails = 35286
	L1D_cache_core[19]: Access = 4050, Miss = 3050, Miss_rate = 0.753, Pending_hits = 371, Reservation_fails = 3062
	L1D_cache_core[20]: Access = 11600, Miss = 8100, Miss_rate = 0.698, Pending_hits = 1130, Reservation_fails = 51509
	L1D_cache_core[21]: Access = 7700, Miss = 5200, Miss_rate = 0.675, Pending_hits = 842, Reservation_fails = 14032
	L1D_cache_core[22]: Access = 8700, Miss = 6200, Miss_rate = 0.713, Pending_hits = 880, Reservation_fails = 18879
	L1D_cache_core[23]: Access = 2450, Miss = 1950, Miss_rate = 0.796, Pending_hits = 168, Reservation_fails = 2543
	L1D_cache_core[24]: Access = 10150, Miss = 7150, Miss_rate = 0.704, Pending_hits = 966, Reservation_fails = 33427
	L1D_cache_core[25]: Access = 8550, Miss = 6050, Miss_rate = 0.708, Pending_hits = 793, Reservation_fails = 24753
	L1D_cache_core[26]: Access = 9300, Miss = 6300, Miss_rate = 0.677, Pending_hits = 1030, Reservation_fails = 17672
	L1D_cache_core[27]: Access = 5500, Miss = 4000, Miss_rate = 0.727, Pending_hits = 577, Reservation_fails = 11968
	L1D_cache_core[28]: Access = 10150, Miss = 7150, Miss_rate = 0.704, Pending_hits = 1004, Reservation_fails = 34387
	L1D_cache_core[29]: Access = 8550, Miss = 6050, Miss_rate = 0.708, Pending_hits = 827, Reservation_fails = 24225
	L1D_cache_core[30]: Access = 10961, Miss = 7881, Miss_rate = 0.719, Pending_hits = 718, Reservation_fails = 146922
	L1D_cache_core[31]: Access = 11435, Miss = 7933, Miss_rate = 0.694, Pending_hits = 711, Reservation_fails = 146821
	L1D_cache_core[32]: Access = 9181, Miss = 6218, Miss_rate = 0.677, Pending_hits = 586, Reservation_fails = 125267
	L1D_cache_core[33]: Access = 10871, Miss = 7987, Miss_rate = 0.735, Pending_hits = 738, Reservation_fails = 149046
	L1D_cache_core[34]: Access = 10952, Miss = 7863, Miss_rate = 0.718, Pending_hits = 697, Reservation_fails = 147640
	L1D_cache_core[35]: Access = 10019, Miss = 6733, Miss_rate = 0.672, Pending_hits = 620, Reservation_fails = 135083
	L1D_cache_core[36]: Access = 10585, Miss = 7269, Miss_rate = 0.687, Pending_hits = 641, Reservation_fails = 142036
	L1D_cache_core[37]: Access = 9626, Miss = 6549, Miss_rate = 0.680, Pending_hits = 644, Reservation_fails = 136724
	L1D_cache_core[38]: Access = 10020, Miss = 7171, Miss_rate = 0.716, Pending_hits = 651, Reservation_fails = 145612
	L1D_cache_core[39]: Access = 10804, Miss = 7329, Miss_rate = 0.678, Pending_hits = 644, Reservation_fails = 140834
	L1D_cache_core[40]: Access = 9840, Miss = 6574, Miss_rate = 0.668, Pending_hits = 630, Reservation_fails = 135785
	L1D_cache_core[41]: Access = 11397, Miss = 7574, Miss_rate = 0.665, Pending_hits = 663, Reservation_fails = 141096
	L1D_cache_core[42]: Access = 9685, Miss = 6728, Miss_rate = 0.695, Pending_hits = 630, Reservation_fails = 136301
	L1D_cache_core[43]: Access = 10176, Miss = 7129, Miss_rate = 0.701, Pending_hits = 643, Reservation_fails = 132417
	L1D_cache_core[44]: Access = 11022, Miss = 7753, Miss_rate = 0.703, Pending_hits = 592, Reservation_fails = 149204
	L1D_cache_core[45]: Access = 12814, Miss = 9124, Miss_rate = 0.712, Pending_hits = 869, Reservation_fails = 150410
	L1D_cache_core[46]: Access = 12532, Miss = 9282, Miss_rate = 0.741, Pending_hits = 881, Reservation_fails = 154161
	L1D_cache_core[47]: Access = 12615, Miss = 9304, Miss_rate = 0.738, Pending_hits = 896, Reservation_fails = 155021
	L1D_cache_core[48]: Access = 9989, Miss = 6967, Miss_rate = 0.697, Pending_hits = 624, Reservation_fails = 144248
	L1D_cache_core[49]: Access = 11513, Miss = 8299, Miss_rate = 0.721, Pending_hits = 712, Reservation_fails = 148432
	L1D_cache_core[50]: Access = 10050, Miss = 7089, Miss_rate = 0.705, Pending_hits = 622, Reservation_fails = 143374
	L1D_cache_core[51]: Access = 11316, Miss = 8029, Miss_rate = 0.710, Pending_hits = 700, Reservation_fails = 149237
	L1D_cache_core[52]: Access = 10002, Miss = 7055, Miss_rate = 0.705, Pending_hits = 591, Reservation_fails = 135172
	L1D_cache_core[53]: Access = 10824, Miss = 7432, Miss_rate = 0.687, Pending_hits = 677, Reservation_fails = 147848
	L1D_cache_core[54]: Access = 11045, Miss = 7725, Miss_rate = 0.699, Pending_hits = 611, Reservation_fails = 143901
	L1D_cache_core[55]: Access = 10869, Miss = 7602, Miss_rate = 0.699, Pending_hits = 627, Reservation_fails = 141395
	L1D_cache_core[56]: Access = 9626, Miss = 6702, Miss_rate = 0.696, Pending_hits = 665, Reservation_fails = 132970
	L1D_cache_core[57]: Access = 9557, Miss = 6646, Miss_rate = 0.695, Pending_hits = 598, Reservation_fails = 138000
	L1D_cache_core[58]: Access = 10981, Miss = 7718, Miss_rate = 0.703, Pending_hits = 683, Reservation_fails = 139148
	L1D_cache_core[59]: Access = 10703, Miss = 7427, Miss_rate = 0.694, Pending_hits = 664, Reservation_fails = 145385
	L1D_total_cache_accesses = 572310
	L1D_total_cache_misses = 402304
	L1D_total_cache_miss_rate = 0.7029
	L1D_total_cache_pending_hits = 44577
	L1D_total_cache_reservation_fails = 5014006
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 171071
	L1C_total_cache_misses = 1756
	L1C_total_cache_miss_rate = 0.0103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 10063
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3365342
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 169315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1756
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 10063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1648664
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2141491
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9541
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
5489, 9270, 9285, 7233, 9270, 9270, 9285, 7233, 8770, 8770, 8785, 6733, 8770, 8770, 8785, 6733, 9270, 9270, 9285, 7233, 
gpgpu_n_tot_thrd_icount = 128850592
gpgpu_n_tot_w_icount = 4026581
gpgpu_n_stall_shd_mem = 5334733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224503
gpgpu_n_mem_write_global = 179372
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 2081757
gpgpu_n_store_insn = 1126256
gpgpu_n_shmem_insn = 13549960
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3199889
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 10063
gpgpu_stall_shd_mem[c_mem][bk_conf] = 10063
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5324670
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8886630	W0_Idle:1135470	W0_Scoreboard:8344589	W1:253498	W2:107037	W3:356959	W4:465763	W5:65143	W6:118569	W7:14144	W8:4067	W9:1225	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2260626
Warp Occupancy Distribution:
Stall:1052771	W0_Idle:255030	W0_Scoreboard:6776861	W1:100000	W2:0	W3:254248	W4:387040	W5:8020	W6:92230	W7:0	W8:0	W9:0	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2155216
Warp Occupancy Distribution:
Stall:7833859	W0_Idle:880440	W0_Scoreboard:1567728	W1:153498	W2:107037	W3:102711	W4:78723	W5:57123	W6:26339	W7:14144	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105410
warp_utilization0: 0.179814
warp_utilization1: 0.294595
warp_utilization2: 0.059482
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1796024 {8:224503,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10178304 {40:138079,72:15011,136:26282,}
traffic_breakdown_coretomem[INST_ACC_R] = 5280 {8:660,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30525336 {136:224451,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1434328 {8:179291,}
traffic_breakdown_memtocore[INST_ACC_R] = 89760 {136:660,}
maxmrqlatency = 1124 
maxdqlatency = 0 
maxmflatency = 3595 
averagemflatency = 583 
averagemflatency_1 = 507 
averagemflatency_2= 642 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 43 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 211447 
mrq_lat_table:76005 	3713 	4718 	10292 	28075 	36693 	37978 	21146 	4576 	291 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45018 	141058 	185676 	31748 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40219 	23545 	23773 	41297 	70106 	123555 	74921 	7113 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31973 	164044 	27919 	567 	8 	0 	0 	1 	2 	1314 	3374 	11805 	27295 	59337 	76163 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	95 	303 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        23        26        56        23        39        36        49        66        72        52        24        27        37        38        56 
dram[1]:        53        32        40        37        23        40        42        41        70        75        51        28        42        35        46        37 
dram[2]:        63        51        43        59        35        40        50        37        63        78        39        42        29        29        29        43 
dram[3]:        51        57        50        33        32        41        46        44        77        76        46        29        36        44        33        59 
dram[4]:        25        69        51        32        36        27        51        32        74        70        51        32        41        51        35        62 
dram[5]:        23        69        53        37        35        21        49        32        74        70        45        32        35        35        28        59 
maximum service time to same row:
dram[0]:     11218     12100     13293     13735     14678     14409     12382     12425     12308      9315      7453      7671      5856      8710     10475      6197 
dram[1]:      8093     10500     12532     13727     11943     14450     16112     16095     12192      6631      7203      7388      8679      8922     10463     10494 
dram[2]:      8194     12085     11788     13799     14093     11951     16164     16142     12157      7657      6517      8778      5437      6935     10460     10616 
dram[3]:      7634     11781     13738     13893     14458     11955     16121     16091     12172      7508      7418      6642      4837      8785     10488     10479 
dram[4]:      7715     11467     13738     13916     14459     13027     16156     16213      5663      6093      7650      6844      8702      8281     10471     10494 
dram[5]:     12077      8277     13737     13618     14435     14733     16088     16184      8121      5765      7956      7016      8882      4756     10466      8706 
average row accesses per activate:
dram[0]:  2.126462  2.053818  1.994291  1.953807  2.018293  1.977842  2.077660  1.992040  2.192067  2.159420  2.105893  2.018723  2.044570  2.009352  2.124642  2.179693 
dram[1]:  2.120843  2.040092  2.024948  2.078252  2.133949  2.113208  2.160000  2.076923  2.265439  2.316940  2.175175  2.096651  2.014570  1.991660  2.065997  2.072524 
dram[2]:  1.970949  2.051357  1.938612  2.041148  1.936626  2.036999  2.181503  2.113348  2.072089  2.207071  2.068906  2.090825  1.958914  2.068992  2.104930  2.283471 
dram[3]:  2.030016  1.997706  2.025202  2.087191  2.139111  1.961616  2.045881  2.165127  2.322209  2.246471  2.050877  2.094675  2.038057  2.012251  2.087641  2.021409 
dram[4]:  2.065990  2.041237  2.088119  2.085331  2.113108  2.072970  2.171361  2.206897  2.259875  2.174619  2.165128  2.018834  2.075260  2.132611  2.214400  2.151627 
dram[5]:  2.137759  2.063761  2.036036  2.074479  2.096501  2.087346  2.188995  2.165049  2.194561  2.225603  2.031394  2.002618  2.067181  1.953523  2.159786  2.085834 
average row locality = 223488/107116 = 2.086411
average row locality_1 = 162410/67801 = 2.395392
average row locality_2 = 61078/39315 = 1.553555
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1820      1763      1457      1638      1341      1408      1306      1371      1316      1438      1491      1602      1606      1801      1839      1829 
dram[1]:      1537      1602      1313      1397      1212      1257      1292      1366      1312      1321      1389      1434      1692      1664      1765      1799 
dram[2]:      1917      1725      1536      1485      1440      1347      1243      1353      1450      1377      1553      1462      1860      1654      1865      1603 
dram[3]:      1549      1548      1367      1290      1225      1314      1325      1237      1211      1275      1540      1386      1582      1659      1697      1817 
dram[4]:      1752      1738      1471      1522      1348      1379      1220      1213      1374      1360      1330      1478      1633      1610      1631      1806 
dram[5]:      1537      1529      1389      1433      1321      1232      1197      1357      1304      1318      1432      1515      1715      1635      1692      1847 
total reads: 143588
bank skew: 1917/1197 = 1.60
chip skew: 25026/23022 = 1.09
number of total write accesses:
dram[0]:      1089      1061       639       646       645       645       647       631       784       797       796       770       917       992      1127      1155 
dram[1]:      1078      1044       635       648       636       647       652       632       779       799       784       757       935       963      1115      1173 
dram[2]:      1136      1071       643       648       638       635       644       642       792       808       849       794       953      1015      1124      1160 
dram[3]:      1021      1065       642       649       651       628       637       638       807       794       798       738       935       969      1090      1110 
dram[4]:      1097      1034       638       653       651       638       630       643       800       782       781       773       959       947      1137      1103 
dram[5]:      1039      1028       645       656       656       632       633       650       794       803       768       780       962       971      1133      1142 
total reads: 79900
bank skew: 1173/628 = 1.87
chip skew: 13552/13172 = 1.03
average mf latency per bank:
dram[0]:        949       976       696       765       698       750       677       729       712       873      2340      2426      1399      1343       973       992
dram[1]:        880       892       646       641       627       639       614       649       639       787      2307      2339      1284      1204       942       903
dram[2]:        986       879       761       682       754       688       704       656       748       783      2451      2262      1405      1223      1064       920
dram[3]:        871       917       639       651       619       668       608       641       613       782      2175      2429      1215      1282       924       993
dram[4]:        849      1289       654       700       650       711       633       633       773       821      2336      2333      1184      1298       902       957
dram[5]:        906       895       678       666       662       667       654       636       790       785      2355      2309      1245      1251       928       945
maximum mf latency per bank:
dram[0]:       2861      3374      2539      3595      2613      2802      2274      2268      2048      2599      2580      2295      2376      3408      2320      2353
dram[1]:       1932      1917      1897      1910      2833      1871      2284      1949      1686      2225      2252      1982      3103      1793      2260      2420
dram[2]:       2387      2474      2416      3075      2478      2615      2237      2085      1930      1929      2351      2182      2604      3146      2378      2379
dram[3]:       1828      2120      1625      1948      2463      2043      2053      2019      2263      2945      2334      2119      1794      2373      2271      2088
dram[4]:       2299      2460      2097      2963      2702      2469      1870      1735      2156      3142      2109      2361      2061      2695      2090      2478
dram[5]:       1980      2083      2097      1714      1956      2552      2049      2116      2380      2181      2896      2002      2270      3045      2322      2061
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=171561 n_act=18574 n_pre=18558 n_req=34562 n_req_1=23146 n_req_2=11416 n_req_3=0 n_rd=50052 n_write=20366 bw_util=0.4501 bw_util_1=0.2977 bw_util_2=0.1523 bw_util_3=0 blp=6.379438 blp_1= 3.809441 blp_2= 2.702954 blp_3= -nan
 n_activity=255075 dram_eff=0.4925 dram_eff_1=0.3258 dram_eff_2=0.1667 dram_eff_3=0
bk0: 3640a 164378i bk1: 3526a 162021i bk2: 2914a 195823i bk3: 3276a 186174i bk4: 2682a 195345i bk5: 2816a 191824i bk6: 2612a 196475i bk7: 2742a 190487i bk8: 2632a 199938i bk9: 2876a 192286i bk10: 2982a 187965i bk11: 3204a 181493i bk12: 3212a 174464i bk13: 3602a 159511i bk14: 3678a 150799i bk15: 3658a 149761i 
bw_dist = 0.298	0.152	0.000	0.464	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.75832
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=177150 n_act=17438 n_pre=17422 n_req=32677 n_req_1=22697 n_req_2=9980 n_req_3=0 n_rd=46704 n_write=20397 bw_util=0.4242 bw_util_1=0.2923 bw_util_2=0.1319 bw_util_3=0 blp=5.710685 blp_1= 3.561931 blp_2= 2.372101 blp_3= -nan
 n_activity=255561 dram_eff=0.4633 dram_eff_1=0.3192 dram_eff_2=0.144 dram_eff_3=0
bk0: 3074a 178114i bk1: 3204a 176993i bk2: 2626a 205523i bk3: 2794a 201401i bk4: 2424a 207890i bk5: 2514a 203638i bk6: 2584a 202990i bk7: 2732a 198878i bk8: 2624a 205527i bk9: 2642a 204197i bk10: 2778a 198317i bk11: 2868a 195883i bk12: 3384a 177101i bk13: 3328a 173978i bk14: 3530a 162602i bk15: 3598a 156060i 
bw_dist = 0.292	0.132	0.000	0.491	0.084
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.08817
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=171539 n_act=18604 n_pre=18588 n_req=34542 n_req_1=23096 n_req_2=11446 n_req_3=0 n_rd=49740 n_write=20640 bw_util=0.4487 bw_util_1=0.297 bw_util_2=0.1517 bw_util_3=0 blp=6.385503 blp_1= 3.797705 blp_2= 2.710857 blp_3= -nan
 n_activity=254549 dram_eff=0.492 dram_eff_1=0.3257 dram_eff_2=0.1663 dram_eff_3=0
bk0: 3834a 157647i bk1: 3450a 163009i bk2: 3072a 192358i bk3: 2970a 194074i bk4: 2880a 192199i bk5: 2694a 196192i bk6: 2486a 198871i bk7: 2706a 194121i bk8: 2900a 193275i bk9: 2754a 196104i bk10: 3106a 180946i bk11: 2924a 187202i bk12: 3720a 159664i bk13: 3308a 164150i bk14: 3730a 151679i bk15: 3206a 157232i 
bw_dist = 0.297	0.152	0.000	0.463	0.088
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.9573
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=177981 n_act=17455 n_pre=17439 n_req=32353 n_req_1=22740 n_req_2=9613 n_req_3=0 n_rd=46044 n_write=20192 bw_util=0.4196 bw_util_1=0.2925 bw_util_2=0.1271 bw_util_3=0 blp=5.628286 blp_1= 3.534806 blp_2= 2.314899 blp_3= -nan
 n_activity=255247 dram_eff=0.4588 dram_eff_1=0.3199 dram_eff_2=0.1389 dram_eff_3=0
bk0: 3098a 181354i bk1: 3096a 178010i bk2: 2734a 203310i bk3: 2580a 204957i bk4: 2450a 206680i bk5: 2628a 201561i bk6: 2650a 202264i bk7: 2474a 204150i bk8: 2422a 207807i bk9: 2550a 206861i bk10: 3080a 193278i bk11: 2772a 198575i bk12: 3164a 180266i bk13: 3318a 174387i bk14: 3394a 165992i bk15: 3634a 158691i 
bw_dist = 0.293	0.127	0.000	0.495	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.86023
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=176135 n_act=17489 n_pre=17473 n_req=33326 n_req_1=22942 n_req_2=10384 n_req_3=0 n_rd=47730 n_write=20284 bw_util=0.4328 bw_util_1=0.2951 bw_util_2=0.1378 bw_util_3=0 blp=5.982018 blp_1= 3.688228 blp_2= 2.452149 blp_3= -nan
 n_activity=253742 dram_eff=0.4761 dram_eff_1=0.3246 dram_eff_2=0.1515 dram_eff_3=0
bk0: 3504a 168647i bk1: 3476a 169573i bk2: 2942a 196687i bk3: 3044a 196969i bk4: 2696a 198437i bk5: 2758a 195368i bk6: 2440a 202099i bk7: 2426a 201710i bk8: 2748a 199957i bk9: 2720a 199482i bk10: 2660a 194018i bk11: 2956a 189403i bk12: 3266a 175009i bk13: 3220a 177042i bk14: 3262a 165648i bk15: 3612a 157636i 
bw_dist = 0.295	0.138	0.000	0.476	0.091
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.82755
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279111 n_nop=176756 n_act=17556 n_pre=17541 n_req=32888 n_req_1=22909 n_req_2=9979 n_req_3=0 n_rd=46904 n_write=20354 bw_util=0.4267 bw_util_1=0.2948 bw_util_2=0.1319 bw_util_3=0 blp=5.831720 blp_1= 3.647574 blp_2= 2.399262 blp_3= -nan
 n_activity=254775 dram_eff=0.4674 dram_eff_1=0.3229 dram_eff_2=0.1445 dram_eff_3=0
bk0: 3074a 178865i bk1: 3058a 178085i bk2: 2778a 199756i bk3: 2866a 199680i bk4: 2642a 199625i bk5: 2464a 203870i bk6: 2392a 205041i bk7: 2714a 199599i bk8: 2608a 202949i bk9: 2636a 201762i bk10: 2864a 195657i bk11: 3030a 190705i bk12: 3430a 172961i bk13: 3270a 172134i bk14: 3384a 161381i bk15: 3694a 157591i 
bw_dist = 0.295	0.132	0.000	0.486	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.33249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33706, Miss = 12176, Miss_rate = 0.361, Pending_hits = 1246, Reservation_fails = 3026
L2_cache_bank[1]: Access = 34136, Miss = 12850, Miss_rate = 0.376, Pending_hits = 1310, Reservation_fails = 4038
L2_cache_bank[2]: Access = 33478, Miss = 11512, Miss_rate = 0.344, Pending_hits = 1168, Reservation_fails = 818
L2_cache_bank[3]: Access = 33596, Miss = 11840, Miss_rate = 0.352, Pending_hits = 1253, Reservation_fails = 2161
L2_cache_bank[4]: Access = 33996, Miss = 12864, Miss_rate = 0.378, Pending_hits = 1302, Reservation_fails = 6141
L2_cache_bank[5]: Access = 33294, Miss = 12006, Miss_rate = 0.361, Pending_hits = 1336, Reservation_fails = 1456
L2_cache_bank[6]: Access = 33279, Miss = 11496, Miss_rate = 0.345, Pending_hits = 1193, Reservation_fails = 362
L2_cache_bank[7]: Access = 33718, Miss = 11526, Miss_rate = 0.342, Pending_hits = 1293, Reservation_fails = 1533
L2_cache_bank[8]: Access = 33425, Miss = 11759, Miss_rate = 0.352, Pending_hits = 1212, Reservation_fails = 1192
L2_cache_bank[9]: Access = 34736, Miss = 12106, Miss_rate = 0.349, Pending_hits = 1324, Reservation_fails = 2687
L2_cache_bank[10]: Access = 33484, Miss = 11587, Miss_rate = 0.346, Pending_hits = 1222, Reservation_fails = 1766
L2_cache_bank[11]: Access = 33629, Miss = 11866, Miss_rate = 0.353, Pending_hits = 1280, Reservation_fails = 1843
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33706, Miss = 12176 (0.361), PendingHit = 1246 (0.037)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34136, Miss = 12850 (0.376), PendingHit = 1310 (0.0384)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33478, Miss = 11512 (0.344), PendingHit = 1168 (0.0349)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33596, Miss = 11840 (0.352), PendingHit = 1253 (0.0373)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33996, Miss = 12864 (0.378), PendingHit = 1302 (0.0383)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33294, Miss = 12006 (0.361), PendingHit = 1336 (0.0401)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33279, Miss = 11496 (0.345), PendingHit = 1193 (0.0358)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33718, Miss = 11526 (0.342), PendingHit = 1293 (0.0383)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33425, Miss = 11759 (0.352), PendingHit = 1212 (0.0363)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34736, Miss = 12106 (0.349), PendingHit = 1324 (0.0381)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33484, Miss = 11587 (0.346), PendingHit = 1222 (0.0365)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33629, Miss = 11866 (0.353), PendingHit = 1280 (0.0381)
L2 Cache Total Miss Rate = 0.355
Stream 1: L2 Cache Miss Rate = 0.508
Stream 2: L2 Cache Miss Rate = 0.235
Stream 1: Accesses  = 177692
Stream 1: Misses  = 90209
Stream 2: Accesses  = 226785
Stream 2: Misses  = 53379
Stream 1+2: Accesses  = 404477
Stream 1+2: Misses  = 143588
Total Accesses  = 404477
MPKI-CORES
CORE_L2MPKI_0	1.055
CORE_L2MPKI_1	1.365
CORE_L2MPKI_2	1.295
CORE_L2MPKI_3	1.671
CORE_L2MPKI_4	1.025
CORE_L2MPKI_5	2.159
CORE_L2MPKI_6	1.475
CORE_L2MPKI_7	1.891
CORE_L2MPKI_8	0.710
CORE_L2MPKI_9	1.295
CORE_L2MPKI_10	2.174
CORE_L2MPKI_11	1.203
CORE_L2MPKI_12	0.958
CORE_L2MPKI_13	1.236
CORE_L2MPKI_14	1.863
CORE_L2MPKI_15	1.872
CORE_L2MPKI_16	0.987
CORE_L2MPKI_17	1.168
CORE_L2MPKI_18	0.885
CORE_L2MPKI_19	2.293
CORE_L2MPKI_20	0.949
CORE_L2MPKI_21	1.628
CORE_L2MPKI_22	1.058
CORE_L2MPKI_23	1.863
CORE_L2MPKI_24	0.877
CORE_L2MPKI_25	0.873
CORE_L2MPKI_26	1.240
CORE_L2MPKI_27	1.898
CORE_L2MPKI_28	0.694
CORE_L2MPKI_29	1.407
CORE_L2MPKI_30	11.760
CORE_L2MPKI_31	11.749
CORE_L2MPKI_32	10.471
CORE_L2MPKI_33	11.594
CORE_L2MPKI_34	12.181
CORE_L2MPKI_35	10.158
CORE_L2MPKI_36	12.397
CORE_L2MPKI_37	10.617
CORE_L2MPKI_38	11.247
CORE_L2MPKI_39	10.671
CORE_L2MPKI_40	11.074
CORE_L2MPKI_41	10.717
CORE_L2MPKI_42	11.368
CORE_L2MPKI_43	10.147
CORE_L2MPKI_44	11.905
CORE_L2MPKI_45	11.313
CORE_L2MPKI_46	11.478
CORE_L2MPKI_47	11.544
CORE_L2MPKI_48	12.358
CORE_L2MPKI_49	11.777
CORE_L2MPKI_50	11.258
CORE_L2MPKI_51	11.678
CORE_L2MPKI_52	12.895
CORE_L2MPKI_53	11.862
CORE_L2MPKI_54	11.606
CORE_L2MPKI_55	11.359
CORE_L2MPKI_56	11.895
CORE_L2MPKI_57	10.153
CORE_L2MPKI_58	13.459
CORE_L2MPKI_59	11.727
Avg_MPKI_Stream1= 1.369
Avg_MPKI_Stream2= 11.481
MISSES-CORES
CORE_MISSES_0	3255
CORE_MISSES_1	3842
CORE_MISSES_2	4685
CORE_MISSES_3	4300
CORE_MISSES_4	3823
CORE_MISSES_5	3044
CORE_MISSES_6	3332
CORE_MISSES_7	1666
CORE_MISSES_8	2540
CORE_MISSES_9	3493
CORE_MISSES_10	3620
CORE_MISSES_11	2120
CORE_MISSES_12	3426
CORE_MISSES_13	3332
CORE_MISSES_14	3103
CORE_MISSES_15	1649
CORE_MISSES_16	2877
CORE_MISSES_17	3129
CORE_MISSES_18	2612
CORE_MISSES_19	2606
CORE_MISSES_20	3393
CORE_MISSES_21	3343
CORE_MISSES_22	2423
CORE_MISSES_23	1641
CORE_MISSES_24	2574
CORE_MISSES_25	2339
CORE_MISSES_26	2862
CORE_MISSES_27	3377
CORE_MISSES_28	2035
CORE_MISSES_29	3768
CORE_MISSES_30	1889
CORE_MISSES_31	1978
CORE_MISSES_32	1475
CORE_MISSES_33	1935
CORE_MISSES_34	1940
CORE_MISSES_35	1613
CORE_MISSES_36	1767
CORE_MISSES_37	1685
CORE_MISSES_38	1727
CORE_MISSES_39	1761
CORE_MISSES_40	1600
CORE_MISSES_41	1773
CORE_MISSES_42	1730
CORE_MISSES_43	1660
CORE_MISSES_44	1732
CORE_MISSES_45	1965
CORE_MISSES_46	1905
CORE_MISSES_47	1989
CORE_MISSES_48	1730
CORE_MISSES_49	1914
CORE_MISSES_50	1675
CORE_MISSES_51	1891
CORE_MISSES_52	1725
CORE_MISSES_53	1857
CORE_MISSES_54	1777
CORE_MISSES_55	1806
CORE_MISSES_56	1632
CORE_MISSES_57	1537
CORE_MISSES_58	1950
CORE_MISSES_59	1761
L2_MISSES = 143588
L2_total_cache_accesses = 404477
L2_total_cache_misses = 143588
L2_total_cache_miss_rate = 0.3550
L2_total_cache_pending_hits = 15139
L2_total_cache_reservation_fails = 27023
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 122582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17235
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7661
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 574
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 62
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 24
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2011
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1305026
icnt_total_pkts_simt_to_mem=677824
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     311.2337
gpu_ipc_2 =      17.1714
gpu_tot_sim_cycle_stream_1 = 467084
gpu_tot_sim_cycle_stream_2 = 467071
gpu_sim_insn_1 = 145372288
gpu_sim_insn_2 = 8020264
gpu_sim_cycle = 467088
gpu_sim_insn = 153392552
gpu_ipc =     328.4018
gpu_tot_sim_cycle = 467088
gpu_tot_sim_insn = 153392552
gpu_tot_ipc =     328.4018
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1617432
gpu_stall_icnt2sh    = 2697954
gpu_total_sim_rate=201832

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4067340
	L1I_total_cache_misses = 14062
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9546
L1D_cache:
	L1D_cache_core[0]: Access = 22150, Miss = 15850, Miss_rate = 0.716, Pending_hits = 2040, Reservation_fails = 113805
	L1D_cache_core[1]: Access = 18200, Miss = 12950, Miss_rate = 0.712, Pending_hits = 1702, Reservation_fails = 52245
	L1D_cache_core[2]: Access = 23050, Miss = 16554, Miss_rate = 0.718, Pending_hits = 2070, Reservation_fails = 126080
	L1D_cache_core[3]: Access = 17300, Miss = 12001, Miss_rate = 0.694, Pending_hits = 1787, Reservation_fails = 47957
	L1D_cache_core[4]: Access = 24200, Miss = 16956, Miss_rate = 0.701, Pending_hits = 2291, Reservation_fails = 133544
	L1D_cache_core[5]: Access = 15550, Miss = 10550, Miss_rate = 0.678, Pending_hits = 1715, Reservation_fails = 38062
	L1D_cache_core[6]: Access = 18650, Miss = 13801, Miss_rate = 0.740, Pending_hits = 1694, Reservation_fails = 91938
	L1D_cache_core[7]: Access = 11400, Miss = 8005, Miss_rate = 0.702, Pending_hits = 1158, Reservation_fails = 33153
	L1D_cache_core[8]: Access = 22250, Miss = 15851, Miss_rate = 0.712, Pending_hits = 2127, Reservation_fails = 119425
	L1D_cache_core[9]: Access = 18250, Miss = 12300, Miss_rate = 0.674, Pending_hits = 1974, Reservation_fails = 53704
	L1D_cache_core[10]: Access = 16400, Miss = 11400, Miss_rate = 0.695, Pending_hits = 1744, Reservation_fails = 45540
	L1D_cache_core[11]: Access = 11150, Miss = 8150, Miss_rate = 0.731, Pending_hits = 1100, Reservation_fails = 15548
	L1D_cache_core[12]: Access = 19550, Miss = 14050, Miss_rate = 0.719, Pending_hits = 1848, Reservation_fails = 86323
	L1D_cache_core[13]: Access = 16850, Miss = 11350, Miss_rate = 0.674, Pending_hits = 1836, Reservation_fails = 44358
	L1D_cache_core[14]: Access = 16400, Miss = 11400, Miss_rate = 0.695, Pending_hits = 1736, Reservation_fails = 50440
	L1D_cache_core[15]: Access = 8700, Miss = 6200, Miss_rate = 0.713, Pending_hits = 979, Reservation_fails = 7063
	L1D_cache_core[16]: Access = 17500, Miss = 13000, Miss_rate = 0.743, Pending_hits = 1542, Reservation_fails = 74509
	L1D_cache_core[17]: Access = 16250, Miss = 11250, Miss_rate = 0.692, Pending_hits = 1665, Reservation_fails = 42876
	L1D_cache_core[18]: Access = 19300, Miss = 13301, Miss_rate = 0.689, Pending_hits = 2094, Reservation_fails = 75302
	L1D_cache_core[19]: Access = 10300, Miss = 7300, Miss_rate = 0.709, Pending_hits = 1049, Reservation_fails = 10660
	L1D_cache_core[20]: Access = 19550, Miss = 14050, Miss_rate = 0.719, Pending_hits = 1810, Reservation_fails = 92022
	L1D_cache_core[21]: Access = 15400, Miss = 10400, Miss_rate = 0.675, Pending_hits = 1808, Reservation_fails = 30273
	L1D_cache_core[22]: Access = 17250, Miss = 12250, Miss_rate = 0.710, Pending_hits = 1775, Reservation_fails = 63312
	L1D_cache_core[23]: Access = 8700, Miss = 6200, Miss_rate = 0.713, Pending_hits = 908, Reservation_fails = 11261
	L1D_cache_core[24]: Access = 18100, Miss = 13100, Miss_rate = 0.724, Pending_hits = 1648, Reservation_fails = 72354
	L1D_cache_core[25]: Access = 16250, Miss = 11250, Miss_rate = 0.692, Pending_hits = 1652, Reservation_fails = 45605
	L1D_cache_core[26]: Access = 17850, Miss = 12350, Miss_rate = 0.692, Pending_hits = 1851, Reservation_fails = 58576
	L1D_cache_core[27]: Access = 11750, Miss = 8250, Miss_rate = 0.702, Pending_hits = 1270, Reservation_fails = 18504
	L1D_cache_core[28]: Access = 18100, Miss = 13100, Miss_rate = 0.724, Pending_hits = 1694, Reservation_fails = 76497
	L1D_cache_core[29]: Access = 16250, Miss = 11250, Miss_rate = 0.692, Pending_hits = 1707, Reservation_fails = 46029
	L1D_cache_core[30]: Access = 21802, Miss = 16972, Miss_rate = 0.778, Pending_hits = 1359, Reservation_fails = 379631
	L1D_cache_core[31]: Access = 22728, Miss = 17444, Miss_rate = 0.768, Pending_hits = 1371, Reservation_fails = 378051
	L1D_cache_core[32]: Access = 20239, Miss = 15450, Miss_rate = 0.763, Pending_hits = 1264, Reservation_fails = 355973
	L1D_cache_core[33]: Access = 21450, Miss = 16820, Miss_rate = 0.784, Pending_hits = 1361, Reservation_fails = 380148
	L1D_cache_core[34]: Access = 22282, Miss = 17336, Miss_rate = 0.778, Pending_hits = 1376, Reservation_fails = 377128
	L1D_cache_core[35]: Access = 20955, Miss = 15882, Miss_rate = 0.758, Pending_hits = 1244, Reservation_fails = 366078
	L1D_cache_core[36]: Access = 21996, Miss = 16837, Miss_rate = 0.765, Pending_hits = 1333, Reservation_fails = 372618
	L1D_cache_core[37]: Access = 20510, Miss = 15666, Miss_rate = 0.764, Pending_hits = 1291, Reservation_fails = 366503
	L1D_cache_core[38]: Access = 20902, Miss = 16218, Miss_rate = 0.776, Pending_hits = 1239, Reservation_fails = 375365
	L1D_cache_core[39]: Access = 21886, Miss = 16541, Miss_rate = 0.756, Pending_hits = 1336, Reservation_fails = 371912
	L1D_cache_core[40]: Access = 21159, Miss = 16007, Miss_rate = 0.757, Pending_hits = 1281, Reservation_fails = 365459
	L1D_cache_core[41]: Access = 22460, Miss = 16872, Miss_rate = 0.751, Pending_hits = 1318, Reservation_fails = 372007
	L1D_cache_core[42]: Access = 21184, Miss = 16326, Miss_rate = 0.771, Pending_hits = 1325, Reservation_fails = 366934
	L1D_cache_core[43]: Access = 21265, Miss = 16376, Miss_rate = 0.770, Pending_hits = 1286, Reservation_fails = 361850
	L1D_cache_core[44]: Access = 21661, Miss = 16661, Miss_rate = 0.769, Pending_hits = 1201, Reservation_fails = 379113
	L1D_cache_core[45]: Access = 25041, Miss = 19158, Miss_rate = 0.765, Pending_hits = 1602, Reservation_fails = 381326
	L1D_cache_core[46]: Access = 25509, Miss = 19765, Miss_rate = 0.775, Pending_hits = 1623, Reservation_fails = 384188
	L1D_cache_core[47]: Access = 24764, Miss = 19261, Miss_rate = 0.778, Pending_hits = 1617, Reservation_fails = 386530
	L1D_cache_core[48]: Access = 20799, Miss = 15992, Miss_rate = 0.769, Pending_hits = 1268, Reservation_fails = 375524
	L1D_cache_core[49]: Access = 22514, Miss = 17454, Miss_rate = 0.775, Pending_hits = 1391, Reservation_fails = 377834
	L1D_cache_core[50]: Access = 21279, Miss = 16396, Miss_rate = 0.771, Pending_hits = 1314, Reservation_fails = 372938
	L1D_cache_core[51]: Access = 22082, Miss = 17018, Miss_rate = 0.771, Pending_hits = 1351, Reservation_fails = 380759
	L1D_cache_core[52]: Access = 20886, Miss = 16118, Miss_rate = 0.772, Pending_hits = 1222, Reservation_fails = 365535
	L1D_cache_core[53]: Access = 22254, Miss = 16862, Miss_rate = 0.758, Pending_hits = 1346, Reservation_fails = 378786
	L1D_cache_core[54]: Access = 22017, Miss = 16886, Miss_rate = 0.767, Pending_hits = 1260, Reservation_fails = 374980
	L1D_cache_core[55]: Access = 21754, Miss = 16698, Miss_rate = 0.768, Pending_hits = 1259, Reservation_fails = 370927
	L1D_cache_core[56]: Access = 20837, Miss = 16052, Miss_rate = 0.770, Pending_hits = 1334, Reservation_fails = 362296
	L1D_cache_core[57]: Access = 20701, Miss = 15932, Miss_rate = 0.770, Pending_hits = 1242, Reservation_fails = 370138
	L1D_cache_core[58]: Access = 21956, Miss = 16889, Miss_rate = 0.769, Pending_hits = 1368, Reservation_fails = 369130
	L1D_cache_core[59]: Access = 21987, Miss = 16808, Miss_rate = 0.764, Pending_hits = 1350, Reservation_fails = 376251
	L1D_total_cache_accesses = 1159459
	L1D_total_cache_misses = 859116
	L1D_total_cache_miss_rate = 0.7410
	L1D_total_cache_pending_hits = 90406
	L1D_total_cache_reservation_fails = 12972877
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 304266
	L1C_total_cache_misses = 1756
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 10063
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 566455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10469043
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 302510
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1756
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 10063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2503834
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4053278
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14062
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9546
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
10978, 18540, 18570, 14466, 18040, 18040, 18070, 13966, 18040, 18040, 18070, 13966, 17540, 17540, 17570, 13466, 9270, 9270, 9285, 7233, 
gpgpu_n_tot_thrd_icount = 244214688
gpgpu_n_tot_w_icount = 7631709
gpgpu_n_stall_shd_mem = 13716540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 566410
gpgpu_n_mem_write_global = 294859
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 4124279
gpgpu_n_store_insn = 2283571
gpgpu_n_shmem_insn = 27099920
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6113597
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 10063
gpgpu_stall_shd_mem[c_mem][bk_conf] = 10063
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13706477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24403933	W0_Idle:1482533	W0_Scoreboard:16782042	W1:365758	W2:128676	W3:635118	W4:872179	W5:86253	W6:217774	W7:17531	W8:5749	W9:1910	W10:16511	W11:288	W12:194151	W13:220	W14:403	W15:278	W16:638	W17:1241	W18:2036	W19:4817	W20:5667	W21:10288	W22:12903	W23:12431	W24:12465	W25:13727	W26:9462	W27:5899	W28:2558	W29:1029	W30:345	W31:548496	W32:4445219
Warp Occupancy Distribution:
Stall:2319441	W0_Idle:465135	W0_Scoreboard:15148688	W1:200000	W2:0	W3:508496	W4:774080	W5:16040	W6:184460	W7:0	W8:0	W9:0	W10:16040	W11:0	W12:193860	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:800	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:548496	W32:4310432
Warp Occupancy Distribution:
Stall:22084492	W0_Idle:1017398	W0_Scoreboard:1633354	W1:165758	W2:128676	W3:126622	W4:98099	W5:70213	W6:33314	W7:17531	W8:5749	W9:1910	W10:471	W11:288	W12:291	W13:220	W14:403	W15:278	W16:638	W17:1241	W18:2036	W19:4817	W20:4867	W21:10288	W22:12903	W23:12431	W24:12465	W25:13727	W26:9462	W27:5899	W28:2558	W29:1029	W30:345	W31:0	W32:134787
warp_utilization0: 0.151728
warp_utilization1: 0.273544
warp_utilization2: 0.034329
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4531280 {8:566410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17799096 {40:212295,72:30022,136:52542,}
traffic_breakdown_coretomem[INST_ACC_R] = 8880 {8:1110,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76919560 {136:565585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357528 {8:294691,}
traffic_breakdown_memtocore[INST_ACC_R] = 150960 {136:1110,}
maxmrqlatency = 1124 
maxdqlatency = 0 
maxmflatency = 3595 
averagemflatency = 673 
averagemflatency_1 = 566 
averagemflatency_2= 749 
averagemrqlatency_1 = 59 
averagemrqlatency_2 = 44 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 467087 
mrq_lat_table:173135 	8103 	11010 	23900 	69424 	87669 	90267 	53032 	11774 	793 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61751 	232694 	446794 	118383 	714 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	62596 	36420 	39137 	73260 	138836 	276728 	212421 	22552 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	62669 	434421 	67634 	912 	9 	0 	0 	1 	2 	1314 	3374 	11805 	27295 	59337 	100783 	90780 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	109 	788 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        27        32        56        69        70        60        78        66        72        52        30        34        44        38        56 
dram[1]:        53        32        40        37        63        75        73        41        70        75        51        30        42        35        46        37 
dram[2]:        63        51        43        59        66        72        69        37        63        78        39        42        29        29        29        43 
dram[3]:        51        57        50        33        68        75        65        44        77        76        46        29        36        44        33        59 
dram[4]:        29        69        51        32        65        71        63        32        74        70        51        32        41        51        35        62 
dram[5]:        23        69        53        37        64        72        73        32        74        70        45        32        35        35        30        59 
maximum service time to same row:
dram[0]:     11218     12100     13293     13735     14678     14409     12382     12425     12308     11038      9732      7671     20319     23068     12400      8653 
dram[1]:      8093     10500     12532     13727     11943     14450     16112     16095     12192     10306     12832     13776     15090     15177     10463     10494 
dram[2]:      8194     14354     11788     13799     14093     11951     16164     16142     12157     10434     14311     12213     20018     13499     19414     14810 
dram[3]:      8373     11781     13738     13893     14458     11955     16121     16091     12172      7861      8657     17310     19223     10494     18779     10479 
dram[4]:      7904     11467     13738     13916     14459     13027     16156     16213     11718      7914      7650     13028     19763     13806     12232     11584 
dram[5]:     12077      8277     13737     13618     14435     14733     16088     16184      8897      9224     14632     17133     16485      6616     10466     10443 
average row accesses per activate:
dram[0]:  2.045397  2.039417  2.008460  1.957075  2.005764  2.034951  2.040798  2.029475  2.079034  2.050351  2.017802  1.998029  1.970186  1.920730  2.065304  2.094194 
dram[1]:  2.125616  2.080829  2.120436  2.094594  2.095325  2.133118  2.148598  2.155844  2.126790  2.225512  2.085274  2.079035  2.012545  2.029431  2.104492  2.116264 
dram[2]:  2.006936  2.061383  1.988957  2.045435  1.988278  2.049853  2.157477  2.102252  2.051514  2.142621  2.046293  2.051381  1.977186  2.028607  2.090131  2.176355 
dram[3]:  2.059254  2.069358  2.100665  2.060076  2.187264  2.065112  2.117377  2.144465  2.232926  2.090575  2.103134  2.049849  2.043798  1.981541  2.124117  2.062087 
dram[4]:  2.039698  1.980118  2.077225  1.959053  2.032068  1.992577  2.113459  1.999568  2.099221  1.959347  2.044960  1.922675  1.977457  1.930498  2.104439  2.051415 
dram[5]:  2.134017  2.074912  2.126534  2.109074  2.099647  2.140103  2.178537  2.126818  2.120502  2.180728  2.003643  2.047275  2.005527  2.011889  2.189488  2.145389 
average row locality = 529108/256459 = 2.063129
average row locality_1 = 330066/143795 = 2.295393
average row locality_2 = 199042/112664 = 1.766687
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4296      4352      3442      3626      3520      3590      3257      3339      3562      3691      3978      4123      4551      4710      4510      4459 
dram[1]:      3848      3842      3178      3206      3234      3280      3247      3327      3520      3523      3681      3719      4167      4199      4045      4229 
dram[2]:      4400      4127      3554      3514      3583      3542      3261      3328      3697      3579      4082      3949      4760      4500      4543      4313 
dram[3]:      3811      3824      3124      3053      3283      3351      3262      3247      3400      3526      3842      3655      4173      4184      4089      4047 
dram[4]:      4210      4260      3464      3575      3465      3468      3250      3302      3569      3572      3867      4004      4537      4614      4266      4472 
dram[5]:      3846      3776      3212      3290      3408      3201      3183      3340      3521      3489      3657      3832      4217      4233      4018      4205 
total reads: 362177
bank skew: 4760/3053 = 1.56
chip skew: 63006/57871 = 1.09
number of total write accesses:
dram[0]:      2192      2219      1306      1298      1352      1359      1345      1343      1515      1562      1916      1959      1925      2026      2258      2322 
dram[1]:      2194      2182      1294      1289      1338      1351      1351      1321      1529      1589      1870      1884      1930      2007      2279      2342 
dram[2]:      2256      2220      1309      1303      1336      1351      1356      1339      1520      1604      2018      1920      2000      2024      2299      2351 
dram[3]:      2097      2173      1300      1303      1354      1343      1356      1325      1537      1598      1929      1773      1940      1935      2226      2197 
dram[4]:      2265      2114      1297      1305      1351      1364      1351      1329      1551      1585      1955      1889      2042      1969      2323      2271 
dram[5]:      2189      2096      1292      1312      1354      1351      1344      1339      1547      1603      1843      1841      1952      2028      2315      2332 
total reads: 166938
bank skew: 2351/1289 = 1.82
chip skew: 28206/27386 = 1.03
average mf latency per bank:
dram[0]:        873       906       782       838       797       841       777       814       806       916      2323      2349      1666      1524       924       941
dram[1]:        791       792       695       695       689       696       688       692       717       780      2165      2150      1527      1354       844       815
dram[2]:        897       849       818       771       796       780       775       747       815       841      2331      2251      1511      1445       952       894
dram[3]:        771       817       674       712       685       731       677       714       709       798      2102      2354      1346      1429       829       867
dram[4]:        831      1224       777       838       777       834       759       798       843       908      2255      2536      1454      1581       888       968
dram[5]:        781       801       692       700       696       703       695       691       790       793      2188      2263      1351      1382       824       850
maximum mf latency per bank:
dram[0]:       2861      3374      2539      3595      2645      2802      2274      2268      2341      2599      2623      2544      2376      3408      2480      2353
dram[1]:       1932      1964      1975      1916      2833      1950      2284      1949      2223      2225      2252      2064      3103      2395      2260      2420
dram[2]:       2387      2475      2416      3075      2478      2615      2237      2085      2272      2370      2351      2191      2604      3146      2378      2379
dram[3]:       2183      2214      2045      2031      2463      2157      2053      2019      2263      2945      2334      2163      2056      2373      2271      2155
dram[4]:       2598      2497      2269      2963      2702      2469      2238      1968      2571      3142      2616      2556      2832      2695      2549      2523
dram[5]:       2105      2083      2267      1840      2241      2552      2049      2116      2380      2226      2896      2170      2531      3045      2322      2215
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=358342 n_act=44976 n_pre=44960 n_req=82899 n_req_1=46731 n_req_2=36168 n_req_3=0 n_rd=126012 n_write=42265 bw_util=0.4939 bw_util_1=0.272 bw_util_2=0.222 bw_util_3=0 blp=6.618043 blp_1= 3.674442 blp_2= 2.953203 blp_3= -nan
 n_activity=581156 dram_eff=0.524 dram_eff_1=0.2885 dram_eff_2=0.2355 dram_eff_3=0
bk0: 8592a 353747i bk1: 8704a 347063i bk2: 6884a 426150i bk3: 7252a 412161i bk4: 7040a 414987i bk5: 7180a 409998i bk6: 6514a 419855i bk7: 6678a 411456i bk8: 7124a 428477i bk9: 7382a 411802i bk10: 7956a 374536i bk11: 8246a 357823i bk12: 9102a 349520i bk13: 9420a 328642i bk14: 9020a 319826i bk15: 8918a 315024i 
bw_dist = 0.272	0.222	0.000	0.449	0.057
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7514
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=376121 n_act=40866 n_pre=40850 n_req=77753 n_req_1=45767 n_req_2=31986 n_req_3=0 n_rd=116484 n_write=42234 bw_util=0.4614 bw_util_1=0.2666 bw_util_2=0.1948 bw_util_3=0 blp=5.858680 blp_1= 3.430556 blp_2= 2.566186 blp_3= -nan
 n_activity=578614 dram_eff=0.4916 dram_eff_1=0.284 dram_eff_2=0.2076 dram_eff_3=0
bk0: 7692a 385607i bk1: 7684a 382482i bk2: 6356a 447207i bk3: 6412a 443940i bk4: 6468a 442370i bk5: 6560a 441226i bk6: 6494a 440458i bk7: 6654a 432528i bk8: 7040a 441066i bk9: 7046a 439238i bk10: 7362a 403208i bk11: 7438a 398360i bk12: 8332a 377297i bk13: 8398a 372288i bk14: 8090a 357022i bk15: 8458a 343082i 
bw_dist = 0.267	0.195	0.000	0.477	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.86307
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=360091 n_act=44189 n_pre=44174 n_req=82852 n_req_1=46689 n_req_2=36163 n_req_3=0 n_rd=125458 n_write=42643 bw_util=0.4928 bw_util_1=0.2716 bw_util_2=0.2212 bw_util_3=0 blp=6.533044 blp_1= 3.648858 blp_2= 2.904938 blp_3= -nan
 n_activity=581138 dram_eff=0.5229 dram_eff_1=0.2882 dram_eff_2=0.2347 dram_eff_3=0
bk0: 8799a 351092i bk1: 8254a 353788i bk2: 7106a 421042i bk3: 7028a 423280i bk4: 7166a 414290i bk5: 7084a 417714i bk6: 6522a 423598i bk7: 6656a 419809i bk8: 7394a 423951i bk9: 7158a 420257i bk10: 8164a 366684i bk11: 7898a 373937i bk12: 9519a 336151i bk13: 9000a 340205i bk14: 9084a 322586i bk15: 8626a 321561i 
bw_dist = 0.272	0.221	0.000	0.450	0.057
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8965
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=377505 n_act=40827 n_pre=40811 n_req=77243 n_req_1=45928 n_req_2=31315 n_req_3=0 n_rd=115738 n_write=41674 bw_util=0.4586 bw_util_1=0.2673 bw_util_2=0.1914 bw_util_3=0 blp=5.778714 blp_1= 3.403616 blp_2= 2.534313 blp_3= -nan
 n_activity=578232 dram_eff=0.489 dram_eff_1=0.285 dram_eff_2=0.204 dram_eff_3=0
bk0: 7622a 393247i bk1: 7648a 386024i bk2: 6248a 449039i bk3: 6102a 447921i bk4: 6566a 444158i bk5: 6702a 435432i bk6: 6524a 438480i bk7: 6494a 436614i bk8: 6800a 448041i bk9: 7052a 434657i bk10: 7684a 400595i bk11: 7310a 407183i bk12: 8346a 381571i bk13: 8368a 374456i bk14: 8178a 361020i bk15: 8094a 355112i 
bw_dist = 0.267	0.191	0.000	0.479	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.7176
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=361276 n_act=44602 n_pre=44586 n_req=81857 n_req_1=46588 n_req_2=35269 n_req_3=0 n_rd=123788 n_write=42303 bw_util=0.4869 bw_util_1=0.271 bw_util_2=0.2158 bw_util_3=0 blp=6.561555 blp_1= 3.673590 blp_2= 2.950062 blp_3= -nan
 n_activity=580239 dram_eff=0.5174 dram_eff_1=0.288 dram_eff_2=0.2294 dram_eff_3=0
bk0: 8418a 353532i bk1: 8520a 352531i bk2: 6928a 424241i bk3: 7150a 416476i bk4: 6930a 417246i bk5: 6936a 412191i bk6: 6500a 421577i bk7: 6604a 416965i bk8: 7138a 424340i bk9: 7144a 414256i bk10: 7734a 372455i bk11: 8008a 366078i bk12: 9074a 344942i bk13: 9228a 338523i bk14: 8532a 330771i bk15: 8944a 317541i 
bw_dist = 0.271	0.216	0.000	0.454	0.059
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5371
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=375611 n_act=40999 n_pre=40983 n_req=78115 n_req_1=46210 n_req_2=31905 n_req_3=0 n_rd=116850 n_write=42112 bw_util=0.4634 bw_util_1=0.269 bw_util_2=0.1944 bw_util_3=0 blp=5.915568 blp_1= 3.465426 blp_2= 2.598444 blp_3= -nan
 n_activity=577659 dram_eff=0.4946 dram_eff_1=0.2871 dram_eff_2=0.2075 dram_eff_3=0
bk0: 7692a 382838i bk1: 7552a 388240i bk2: 6424a 443371i bk3: 6580a 440797i bk4: 6816a 433844i bk5: 6402a 440851i bk6: 6366a 439128i bk7: 6680a 433727i bk8: 7042a 438142i bk9: 6978a 433658i bk10: 7314a 401357i bk11: 7664a 394858i bk12: 8434a 374819i bk13: 8464a 365024i bk14: 8034a 356501i bk15: 8408a 349898i 
bw_dist = 0.269	0.194	0.000	0.474	0.063
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.08611

========= L2 cache stats =========
L2_cache_bank[0]: Access = 72810, Miss = 31124, Miss_rate = 0.427, Pending_hits = 2265, Reservation_fails = 13521
L2_cache_bank[1]: Access = 72843, Miss = 31891, Miss_rate = 0.438, Pending_hits = 2327, Reservation_fails = 16560
L2_cache_bank[2]: Access = 71254, Miss = 28924, Miss_rate = 0.406, Pending_hits = 2165, Reservation_fails = 3645
L2_cache_bank[3]: Access = 70835, Miss = 29330, Miss_rate = 0.414, Pending_hits = 2184, Reservation_fails = 4768
L2_cache_bank[4]: Access = 72464, Miss = 31885, Miss_rate = 0.440, Pending_hits = 2351, Reservation_fails = 15252
L2_cache_bank[5]: Access = 71721, Miss = 30860, Miss_rate = 0.430, Pending_hits = 2327, Reservation_fails = 12463
L2_cache_bank[6]: Access = 70130, Miss = 28990, Miss_rate = 0.413, Pending_hits = 2135, Reservation_fails = 4395
L2_cache_bank[7]: Access = 71058, Miss = 28889, Miss_rate = 0.407, Pending_hits = 2198, Reservation_fails = 5493
L2_cache_bank[8]: Access = 71705, Miss = 30631, Miss_rate = 0.427, Pending_hits = 2262, Reservation_fails = 10740
L2_cache_bank[9]: Access = 74992, Miss = 31276, Miss_rate = 0.417, Pending_hits = 2357, Reservation_fails = 16011
L2_cache_bank[10]: Access = 70319, Miss = 29072, Miss_rate = 0.413, Pending_hits = 2172, Reservation_fails = 5370
L2_cache_bank[11]: Access = 71550, Miss = 29371, Miss_rate = 0.410, Pending_hits = 2258, Reservation_fails = 5291
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72810, Miss = 31124 (0.427), PendingHit = 2265 (0.0311)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72843, Miss = 31891 (0.438), PendingHit = 2327 (0.0319)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71254, Miss = 28924 (0.406), PendingHit = 2165 (0.0304)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70835, Miss = 29330 (0.414), PendingHit = 2184 (0.0308)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72464, Miss = 31885 (0.44), PendingHit = 2351 (0.0324)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71721, Miss = 30860 (0.43), PendingHit = 2327 (0.0324)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70130, Miss = 28990 (0.413), PendingHit = 2135 (0.0304)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71058, Miss = 28889 (0.407), PendingHit = 2198 (0.0309)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71705, Miss = 30631 (0.427), PendingHit = 2262 (0.0315)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74992, Miss = 31276 (0.417), PendingHit = 2357 (0.0314)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70319, Miss = 29072 (0.413), PendingHit = 2172 (0.0309)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71550, Miss = 29371 (0.41), PendingHit = 2258 (0.0316)
L2 Cache Total Miss Rate = 0.420
Stream 1: L2 Cache Miss Rate = 0.514
Stream 2: L2 Cache Miss Rate = 0.354
Stream 1: Accesses  = 355349
Stream 1: Misses  = 182793
Stream 2: Accesses  = 506332
Stream 2: Misses  = 179450
Stream 1+2: Accesses  = 861681
Stream 1+2: Misses  = 362243
Total Accesses  = 861681
MPKI-CORES
CORE_L2MPKI_0	1.101
CORE_L2MPKI_1	1.722
CORE_L2MPKI_2	1.283
CORE_L2MPKI_3	1.812
CORE_L2MPKI_4	1.063
CORE_L2MPKI_5	1.948
CORE_L2MPKI_6	1.147
CORE_L2MPKI_7	1.989
CORE_L2MPKI_8	0.873
CORE_L2MPKI_9	1.384
CORE_L2MPKI_10	1.515
CORE_L2MPKI_11	1.668
CORE_L2MPKI_12	0.751
CORE_L2MPKI_13	1.392
CORE_L2MPKI_14	1.080
CORE_L2MPKI_15	2.287
CORE_L2MPKI_16	0.746
CORE_L2MPKI_17	1.393
CORE_L2MPKI_18	0.977
CORE_L2MPKI_19	2.166
CORE_L2MPKI_20	0.829
CORE_L2MPKI_21	1.775
CORE_L2MPKI_22	0.919
CORE_L2MPKI_23	2.157
CORE_L2MPKI_24	0.734
CORE_L2MPKI_25	1.171
CORE_L2MPKI_26	0.964
CORE_L2MPKI_27	2.077
CORE_L2MPKI_28	0.577
CORE_L2MPKI_29	1.524
CORE_L2MPKI_30	21.160
CORE_L2MPKI_31	21.626
CORE_L2MPKI_32	22.045
CORE_L2MPKI_33	20.887
CORE_L2MPKI_34	22.784
CORE_L2MPKI_35	21.276
CORE_L2MPKI_36	24.237
CORE_L2MPKI_37	21.805
CORE_L2MPKI_38	22.302
CORE_L2MPKI_39	21.649
CORE_L2MPKI_40	22.692
CORE_L2MPKI_41	21.925
CORE_L2MPKI_42	22.809
CORE_L2MPKI_43	21.640
CORE_L2MPKI_44	22.917
CORE_L2MPKI_45	22.309
CORE_L2MPKI_46	21.765
CORE_L2MPKI_47	21.369
CORE_L2MPKI_48	23.429
CORE_L2MPKI_49	22.225
CORE_L2MPKI_50	22.615
CORE_L2MPKI_51	21.916
CORE_L2MPKI_52	24.628
CORE_L2MPKI_53	22.639
CORE_L2MPKI_54	22.808
CORE_L2MPKI_55	22.361
CORE_L2MPKI_56	23.928
CORE_L2MPKI_57	21.796
CORE_L2MPKI_58	23.784
CORE_L2MPKI_59	22.919
Avg_MPKI_Stream1= 1.367
Avg_MPKI_Stream2= 22.408
MISSES-CORES
CORE_MISSES_0	7198
CORE_MISSES_1	8632
CORE_MISSES_2	9068
CORE_MISSES_3	8822
CORE_MISSES_4	7748
CORE_MISSES_5	7243
CORE_MISSES_6	6558
CORE_MISSES_7	6135
CORE_MISSES_8	6137
CORE_MISSES_9	6907
CORE_MISSES_10	6580
CORE_MISSES_11	5291
CORE_MISSES_12	4684
CORE_MISSES_13	6610
CORE_MISSES_14	4693
CORE_MISSES_15	5238
CORE_MISSES_16	4160
CORE_MISSES_17	6590
CORE_MISSES_18	5503
CORE_MISSES_19	5516
CORE_MISSES_20	5169
CORE_MISSES_21	7288
CORE_MISSES_22	4565
CORE_MISSES_23	4942
CORE_MISSES_24	4104
CORE_MISSES_25	5540
CORE_MISSES_26	4808
CORE_MISSES_27	6623
CORE_MISSES_28	3228
CORE_MISSES_29	7213
CORE_MISSES_30	5942
CORE_MISSES_31	6266
CORE_MISSES_32	5674
CORE_MISSES_33	5889
CORE_MISSES_34	6314
CORE_MISSES_35	5816
CORE_MISSES_36	6152
CORE_MISSES_37	5824
CORE_MISSES_38	5833
CORE_MISSES_39	5944
CORE_MISSES_40	5796
CORE_MISSES_41	6028
CORE_MISSES_42	6066
CORE_MISSES_43	5917
CORE_MISSES_44	5779
CORE_MISSES_45	6471
CORE_MISSES_46	6217
CORE_MISSES_47	6152
CORE_MISSES_48	5791
CORE_MISSES_49	6032
CORE_MISSES_50	5893
CORE_MISSES_51	5941
CORE_MISSES_52	5966
CORE_MISSES_53	6112
CORE_MISSES_54	5977
CORE_MISSES_55	5948
CORE_MISSES_56	5927
CORE_MISSES_57	5717
CORE_MISSES_58	6075
CORE_MISSES_59	5991
L2_MISSES = 362243
L2_total_cache_accesses = 861681
L2_total_cache_misses = 362243
L2_total_cache_miss_rate = 0.4204
L2_total_cache_pending_hits = 27001
L2_total_cache_reservation_fails = 113509
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 295238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 254895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81658
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 176179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 107308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28145
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 107
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 39
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3590
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3128346
icnt_total_pkts_simt_to_mem=1344946
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     311.2337
gpu_ipc_2 =      17.1714
gpu_tot_sim_cycle_stream_1 = 467084
gpu_tot_sim_cycle_stream_2 = 467071
gpu_sim_insn_1 = 145372288
gpu_sim_insn_2 = 8020264
gpu_sim_cycle = 467088
gpu_sim_insn = 153392552
gpu_ipc =     328.4018
gpu_tot_sim_cycle = 467088
gpu_tot_sim_insn = 153392552
gpu_tot_ipc =     328.4018
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1617432
gpu_stall_icnt2sh    = 2697954
gpu_total_sim_rate=201832

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4067340
	L1I_total_cache_misses = 14062
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9546
L1D_cache:
	L1D_cache_core[0]: Access = 22150, Miss = 15850, Miss_rate = 0.716, Pending_hits = 2040, Reservation_fails = 113805
	L1D_cache_core[1]: Access = 18200, Miss = 12950, Miss_rate = 0.712, Pending_hits = 1702, Reservation_fails = 52245
	L1D_cache_core[2]: Access = 23050, Miss = 16554, Miss_rate = 0.718, Pending_hits = 2070, Reservation_fails = 126080
	L1D_cache_core[3]: Access = 17300, Miss = 12001, Miss_rate = 0.694, Pending_hits = 1787, Reservation_fails = 47957
	L1D_cache_core[4]: Access = 24200, Miss = 16956, Miss_rate = 0.701, Pending_hits = 2291, Reservation_fails = 133544
	L1D_cache_core[5]: Access = 15550, Miss = 10550, Miss_rate = 0.678, Pending_hits = 1715, Reservation_fails = 38062
	L1D_cache_core[6]: Access = 18650, Miss = 13801, Miss_rate = 0.740, Pending_hits = 1694, Reservation_fails = 91938
	L1D_cache_core[7]: Access = 11400, Miss = 8005, Miss_rate = 0.702, Pending_hits = 1158, Reservation_fails = 33153
	L1D_cache_core[8]: Access = 22250, Miss = 15851, Miss_rate = 0.712, Pending_hits = 2127, Reservation_fails = 119425
	L1D_cache_core[9]: Access = 18250, Miss = 12300, Miss_rate = 0.674, Pending_hits = 1974, Reservation_fails = 53704
	L1D_cache_core[10]: Access = 16400, Miss = 11400, Miss_rate = 0.695, Pending_hits = 1744, Reservation_fails = 45540
	L1D_cache_core[11]: Access = 11150, Miss = 8150, Miss_rate = 0.731, Pending_hits = 1100, Reservation_fails = 15548
	L1D_cache_core[12]: Access = 19550, Miss = 14050, Miss_rate = 0.719, Pending_hits = 1848, Reservation_fails = 86323
	L1D_cache_core[13]: Access = 16850, Miss = 11350, Miss_rate = 0.674, Pending_hits = 1836, Reservation_fails = 44358
	L1D_cache_core[14]: Access = 16400, Miss = 11400, Miss_rate = 0.695, Pending_hits = 1736, Reservation_fails = 50440
	L1D_cache_core[15]: Access = 8700, Miss = 6200, Miss_rate = 0.713, Pending_hits = 979, Reservation_fails = 7063
	L1D_cache_core[16]: Access = 17500, Miss = 13000, Miss_rate = 0.743, Pending_hits = 1542, Reservation_fails = 74509
	L1D_cache_core[17]: Access = 16250, Miss = 11250, Miss_rate = 0.692, Pending_hits = 1665, Reservation_fails = 42876
	L1D_cache_core[18]: Access = 19300, Miss = 13301, Miss_rate = 0.689, Pending_hits = 2094, Reservation_fails = 75302
	L1D_cache_core[19]: Access = 10300, Miss = 7300, Miss_rate = 0.709, Pending_hits = 1049, Reservation_fails = 10660
	L1D_cache_core[20]: Access = 19550, Miss = 14050, Miss_rate = 0.719, Pending_hits = 1810, Reservation_fails = 92022
	L1D_cache_core[21]: Access = 15400, Miss = 10400, Miss_rate = 0.675, Pending_hits = 1808, Reservation_fails = 30273
	L1D_cache_core[22]: Access = 17250, Miss = 12250, Miss_rate = 0.710, Pending_hits = 1775, Reservation_fails = 63312
	L1D_cache_core[23]: Access = 8700, Miss = 6200, Miss_rate = 0.713, Pending_hits = 908, Reservation_fails = 11261
	L1D_cache_core[24]: Access = 18100, Miss = 13100, Miss_rate = 0.724, Pending_hits = 1648, Reservation_fails = 72354
	L1D_cache_core[25]: Access = 16250, Miss = 11250, Miss_rate = 0.692, Pending_hits = 1652, Reservation_fails = 45605
	L1D_cache_core[26]: Access = 17850, Miss = 12350, Miss_rate = 0.692, Pending_hits = 1851, Reservation_fails = 58576
	L1D_cache_core[27]: Access = 11750, Miss = 8250, Miss_rate = 0.702, Pending_hits = 1270, Reservation_fails = 18504
	L1D_cache_core[28]: Access = 18100, Miss = 13100, Miss_rate = 0.724, Pending_hits = 1694, Reservation_fails = 76497
	L1D_cache_core[29]: Access = 16250, Miss = 11250, Miss_rate = 0.692, Pending_hits = 1707, Reservation_fails = 46029
	L1D_cache_core[30]: Access = 21802, Miss = 16972, Miss_rate = 0.778, Pending_hits = 1359, Reservation_fails = 379631
	L1D_cache_core[31]: Access = 22728, Miss = 17444, Miss_rate = 0.768, Pending_hits = 1371, Reservation_fails = 378051
	L1D_cache_core[32]: Access = 20239, Miss = 15450, Miss_rate = 0.763, Pending_hits = 1264, Reservation_fails = 355973
	L1D_cache_core[33]: Access = 21450, Miss = 16820, Miss_rate = 0.784, Pending_hits = 1361, Reservation_fails = 380148
	L1D_cache_core[34]: Access = 22282, Miss = 17336, Miss_rate = 0.778, Pending_hits = 1376, Reservation_fails = 377128
	L1D_cache_core[35]: Access = 20955, Miss = 15882, Miss_rate = 0.758, Pending_hits = 1244, Reservation_fails = 366078
	L1D_cache_core[36]: Access = 21996, Miss = 16837, Miss_rate = 0.765, Pending_hits = 1333, Reservation_fails = 372618
	L1D_cache_core[37]: Access = 20510, Miss = 15666, Miss_rate = 0.764, Pending_hits = 1291, Reservation_fails = 366503
	L1D_cache_core[38]: Access = 20902, Miss = 16218, Miss_rate = 0.776, Pending_hits = 1239, Reservation_fails = 375365
	L1D_cache_core[39]: Access = 21886, Miss = 16541, Miss_rate = 0.756, Pending_hits = 1336, Reservation_fails = 371912
	L1D_cache_core[40]: Access = 21159, Miss = 16007, Miss_rate = 0.757, Pending_hits = 1281, Reservation_fails = 365459
	L1D_cache_core[41]: Access = 22460, Miss = 16872, Miss_rate = 0.751, Pending_hits = 1318, Reservation_fails = 372007
	L1D_cache_core[42]: Access = 21184, Miss = 16326, Miss_rate = 0.771, Pending_hits = 1325, Reservation_fails = 366934
	L1D_cache_core[43]: Access = 21265, Miss = 16376, Miss_rate = 0.770, Pending_hits = 1286, Reservation_fails = 361850
	L1D_cache_core[44]: Access = 21661, Miss = 16661, Miss_rate = 0.769, Pending_hits = 1201, Reservation_fails = 379113
	L1D_cache_core[45]: Access = 25041, Miss = 19158, Miss_rate = 0.765, Pending_hits = 1602, Reservation_fails = 381326
	L1D_cache_core[46]: Access = 25509, Miss = 19765, Miss_rate = 0.775, Pending_hits = 1623, Reservation_fails = 384188
	L1D_cache_core[47]: Access = 24764, Miss = 19261, Miss_rate = 0.778, Pending_hits = 1617, Reservation_fails = 386530
	L1D_cache_core[48]: Access = 20799, Miss = 15992, Miss_rate = 0.769, Pending_hits = 1268, Reservation_fails = 375524
	L1D_cache_core[49]: Access = 22514, Miss = 17454, Miss_rate = 0.775, Pending_hits = 1391, Reservation_fails = 377834
	L1D_cache_core[50]: Access = 21279, Miss = 16396, Miss_rate = 0.771, Pending_hits = 1314, Reservation_fails = 372938
	L1D_cache_core[51]: Access = 22082, Miss = 17018, Miss_rate = 0.771, Pending_hits = 1351, Reservation_fails = 380759
	L1D_cache_core[52]: Access = 20886, Miss = 16118, Miss_rate = 0.772, Pending_hits = 1222, Reservation_fails = 365535
	L1D_cache_core[53]: Access = 22254, Miss = 16862, Miss_rate = 0.758, Pending_hits = 1346, Reservation_fails = 378786
	L1D_cache_core[54]: Access = 22017, Miss = 16886, Miss_rate = 0.767, Pending_hits = 1260, Reservation_fails = 374980
	L1D_cache_core[55]: Access = 21754, Miss = 16698, Miss_rate = 0.768, Pending_hits = 1259, Reservation_fails = 370927
	L1D_cache_core[56]: Access = 20837, Miss = 16052, Miss_rate = 0.770, Pending_hits = 1334, Reservation_fails = 362296
	L1D_cache_core[57]: Access = 20701, Miss = 15932, Miss_rate = 0.770, Pending_hits = 1242, Reservation_fails = 370138
	L1D_cache_core[58]: Access = 21956, Miss = 16889, Miss_rate = 0.769, Pending_hits = 1368, Reservation_fails = 369130
	L1D_cache_core[59]: Access = 21987, Miss = 16808, Miss_rate = 0.764, Pending_hits = 1350, Reservation_fails = 376251
	L1D_total_cache_accesses = 1159459
	L1D_total_cache_misses = 859116
	L1D_total_cache_miss_rate = 0.7410
	L1D_total_cache_pending_hits = 90406
	L1D_total_cache_reservation_fails = 12972877
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 304266
	L1C_total_cache_misses = 1756
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 10063
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 566455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10469043
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 302510
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1756
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 10063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2503834
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4053278
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14062
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9546
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
10978, 18540, 18570, 14466, 18040, 18040, 18070, 13966, 18040, 18040, 18070, 13966, 17540, 17540, 17570, 13466, 9270, 9270, 9285, 7233, 
gpgpu_n_tot_thrd_icount = 244214688
gpgpu_n_tot_w_icount = 7631709
gpgpu_n_stall_shd_mem = 13716540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 566410
gpgpu_n_mem_write_global = 294859
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 4124279
gpgpu_n_store_insn = 2283571
gpgpu_n_shmem_insn = 27099920
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6113597
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 10063
gpgpu_stall_shd_mem[c_mem][bk_conf] = 10063
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13706477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24403933	W0_Idle:1482533	W0_Scoreboard:16782042	W1:365758	W2:128676	W3:635118	W4:872179	W5:86253	W6:217774	W7:17531	W8:5749	W9:1910	W10:16511	W11:288	W12:194151	W13:220	W14:403	W15:278	W16:638	W17:1241	W18:2036	W19:4817	W20:5667	W21:10288	W22:12903	W23:12431	W24:12465	W25:13727	W26:9462	W27:5899	W28:2558	W29:1029	W30:345	W31:548496	W32:4445219
Warp Occupancy Distribution:
Stall:2319441	W0_Idle:465135	W0_Scoreboard:15148688	W1:200000	W2:0	W3:508496	W4:774080	W5:16040	W6:184460	W7:0	W8:0	W9:0	W10:16040	W11:0	W12:193860	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:800	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:548496	W32:4310432
Warp Occupancy Distribution:
Stall:22084492	W0_Idle:1017398	W0_Scoreboard:1633354	W1:165758	W2:128676	W3:126622	W4:98099	W5:70213	W6:33314	W7:17531	W8:5749	W9:1910	W10:471	W11:288	W12:291	W13:220	W14:403	W15:278	W16:638	W17:1241	W18:2036	W19:4817	W20:4867	W21:10288	W22:12903	W23:12431	W24:12465	W25:13727	W26:9462	W27:5899	W28:2558	W29:1029	W30:345	W31:0	W32:134787
warp_utilization0: 0.151728
warp_utilization1: 0.273544
warp_utilization2: 0.034329
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4531280 {8:566410,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17799096 {40:212295,72:30022,136:52542,}
traffic_breakdown_coretomem[INST_ACC_R] = 8880 {8:1110,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76919560 {136:565585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357528 {8:294691,}
traffic_breakdown_memtocore[INST_ACC_R] = 150960 {136:1110,}
maxmrqlatency = 1124 
maxdqlatency = 0 
maxmflatency = 3595 
averagemflatency = 673 
averagemflatency_1 = 566 
averagemflatency_2= 749 
averagemrqlatency_1 = 59 
averagemrqlatency_2 = 44 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 467087 
mrq_lat_table:173135 	8103 	11010 	23900 	69424 	87669 	90267 	53032 	11774 	793 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61751 	232694 	446794 	118383 	714 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	62596 	36420 	39137 	73260 	138836 	276728 	212421 	22552 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	62669 	434421 	67634 	912 	9 	0 	0 	1 	2 	1314 	3374 	11805 	27295 	59337 	100783 	90780 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	109 	788 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        27        32        56        69        70        60        78        66        72        52        30        34        44        38        56 
dram[1]:        53        32        40        37        63        75        73        41        70        75        51        30        42        35        46        37 
dram[2]:        63        51        43        59        66        72        69        37        63        78        39        42        29        29        29        43 
dram[3]:        51        57        50        33        68        75        65        44        77        76        46        29        36        44        33        59 
dram[4]:        29        69        51        32        65        71        63        32        74        70        51        32        41        51        35        62 
dram[5]:        23        69        53        37        64        72        73        32        74        70        45        32        35        35        30        59 
maximum service time to same row:
dram[0]:     11218     12100     13293     13735     14678     14409     12382     12425     12308     11038      9732      7671     20319     23068     12400      8653 
dram[1]:      8093     10500     12532     13727     11943     14450     16112     16095     12192     10306     12832     13776     15090     15177     10463     10494 
dram[2]:      8194     14354     11788     13799     14093     11951     16164     16142     12157     10434     14311     12213     20018     13499     19414     14810 
dram[3]:      8373     11781     13738     13893     14458     11955     16121     16091     12172      7861      8657     17310     19223     10494     18779     10479 
dram[4]:      7904     11467     13738     13916     14459     13027     16156     16213     11718      7914      7650     13028     19763     13806     12232     11584 
dram[5]:     12077      8277     13737     13618     14435     14733     16088     16184      8897      9224     14632     17133     16485      6616     10466     10443 
average row accesses per activate:
dram[0]:  2.045397  2.039417  2.008460  1.957075  2.005764  2.034951  2.040798  2.029475  2.079034  2.050351  2.017802  1.998029  1.970186  1.920730  2.065304  2.094194 
dram[1]:  2.125616  2.080829  2.120436  2.094594  2.095325  2.133118  2.148598  2.155844  2.126790  2.225512  2.085274  2.079035  2.012545  2.029431  2.104492  2.116264 
dram[2]:  2.006936  2.061383  1.988957  2.045435  1.988278  2.049853  2.157477  2.102252  2.051514  2.142621  2.046293  2.051381  1.977186  2.028607  2.090131  2.176355 
dram[3]:  2.059254  2.069358  2.100665  2.060076  2.187264  2.065112  2.117377  2.144465  2.232926  2.090575  2.103134  2.049849  2.043798  1.981541  2.124117  2.062087 
dram[4]:  2.039698  1.980118  2.077225  1.959053  2.032068  1.992577  2.113459  1.999568  2.099221  1.959347  2.044960  1.922675  1.977457  1.930498  2.104439  2.051415 
dram[5]:  2.134017  2.074912  2.126534  2.109074  2.099647  2.140103  2.178537  2.126818  2.120502  2.180728  2.003643  2.047275  2.005527  2.011889  2.189488  2.145389 
average row locality = 529108/256459 = 2.063129
average row locality_1 = 330066/143795 = 2.295393
average row locality_2 = 199042/112664 = 1.766687
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4296      4352      3442      3626      3520      3590      3257      3339      3562      3691      3978      4123      4551      4710      4510      4459 
dram[1]:      3848      3842      3178      3206      3234      3280      3247      3327      3520      3523      3681      3719      4167      4199      4045      4229 
dram[2]:      4400      4127      3554      3514      3583      3542      3261      3328      3697      3579      4082      3949      4760      4500      4543      4313 
dram[3]:      3811      3824      3124      3053      3283      3351      3262      3247      3400      3526      3842      3655      4173      4184      4089      4047 
dram[4]:      4210      4260      3464      3575      3465      3468      3250      3302      3569      3572      3867      4004      4537      4614      4266      4472 
dram[5]:      3846      3776      3212      3290      3408      3201      3183      3340      3521      3489      3657      3832      4217      4233      4018      4205 
total reads: 362177
bank skew: 4760/3053 = 1.56
chip skew: 63006/57871 = 1.09
number of total write accesses:
dram[0]:      2192      2219      1306      1298      1352      1359      1345      1343      1515      1562      1916      1959      1925      2026      2258      2322 
dram[1]:      2194      2182      1294      1289      1338      1351      1351      1321      1529      1589      1870      1884      1930      2007      2279      2342 
dram[2]:      2256      2220      1309      1303      1336      1351      1356      1339      1520      1604      2018      1920      2000      2024      2299      2351 
dram[3]:      2097      2173      1300      1303      1354      1343      1356      1325      1537      1598      1929      1773      1940      1935      2226      2197 
dram[4]:      2265      2114      1297      1305      1351      1364      1351      1329      1551      1585      1955      1889      2042      1969      2323      2271 
dram[5]:      2189      2096      1292      1312      1354      1351      1344      1339      1547      1603      1843      1841      1952      2028      2315      2332 
total reads: 166938
bank skew: 2351/1289 = 1.82
chip skew: 28206/27386 = 1.03
average mf latency per bank:
dram[0]:        873       906       782       838       797       841       777       814       806       916      2323      2349      1666      1524       924       941
dram[1]:        791       792       695       695       689       696       688       692       717       780      2165      2150      1527      1354       844       815
dram[2]:        897       849       818       771       796       780       775       747       815       841      2331      2251      1511      1445       952       894
dram[3]:        771       817       674       712       685       731       677       714       709       798      2102      2354      1346      1429       829       867
dram[4]:        831      1224       777       838       777       834       759       798       843       908      2255      2536      1454      1581       888       968
dram[5]:        781       801       692       700       696       703       695       691       790       793      2188      2263      1351      1382       824       850
maximum mf latency per bank:
dram[0]:       2861      3374      2539      3595      2645      2802      2274      2268      2341      2599      2623      2544      2376      3408      2480      2353
dram[1]:       1932      1964      1975      1916      2833      1950      2284      1949      2223      2225      2252      2064      3103      2395      2260      2420
dram[2]:       2387      2475      2416      3075      2478      2615      2237      2085      2272      2370      2351      2191      2604      3146      2378      2379
dram[3]:       2183      2214      2045      2031      2463      2157      2053      2019      2263      2945      2334      2163      2056      2373      2271      2155
dram[4]:       2598      2497      2269      2963      2702      2469      2238      1968      2571      3142      2616      2556      2832      2695      2549      2523
dram[5]:       2105      2083      2267      1840      2241      2552      2049      2116      2380      2226      2896      2170      2531      3045      2322      2215
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=358342 n_act=44976 n_pre=44960 n_req=82899 n_req_1=46731 n_req_2=36168 n_req_3=0 n_rd=126012 n_write=42265 bw_util=0.4939 bw_util_1=0.272 bw_util_2=0.222 bw_util_3=0 blp=6.618043 blp_1= 3.674442 blp_2= 2.953203 blp_3= -nan
 n_activity=581156 dram_eff=0.524 dram_eff_1=0.2885 dram_eff_2=0.2355 dram_eff_3=0
bk0: 8592a 353747i bk1: 8704a 347063i bk2: 6884a 426150i bk3: 7252a 412161i bk4: 7040a 414987i bk5: 7180a 409998i bk6: 6514a 419855i bk7: 6678a 411456i bk8: 7124a 428477i bk9: 7382a 411802i bk10: 7956a 374536i bk11: 8246a 357823i bk12: 9102a 349520i bk13: 9420a 328642i bk14: 9020a 319826i bk15: 8918a 315024i 
bw_dist = 0.272	0.222	0.000	0.449	0.057
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7514
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=376121 n_act=40866 n_pre=40850 n_req=77753 n_req_1=45767 n_req_2=31986 n_req_3=0 n_rd=116484 n_write=42234 bw_util=0.4614 bw_util_1=0.2666 bw_util_2=0.1948 bw_util_3=0 blp=5.858680 blp_1= 3.430556 blp_2= 2.566186 blp_3= -nan
 n_activity=578614 dram_eff=0.4916 dram_eff_1=0.284 dram_eff_2=0.2076 dram_eff_3=0
bk0: 7692a 385607i bk1: 7684a 382482i bk2: 6356a 447207i bk3: 6412a 443940i bk4: 6468a 442370i bk5: 6560a 441226i bk6: 6494a 440458i bk7: 6654a 432528i bk8: 7040a 441066i bk9: 7046a 439238i bk10: 7362a 403208i bk11: 7438a 398360i bk12: 8332a 377297i bk13: 8398a 372288i bk14: 8090a 357022i bk15: 8458a 343082i 
bw_dist = 0.267	0.195	0.000	0.477	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.86307
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=360091 n_act=44189 n_pre=44174 n_req=82852 n_req_1=46689 n_req_2=36163 n_req_3=0 n_rd=125458 n_write=42643 bw_util=0.4928 bw_util_1=0.2716 bw_util_2=0.2212 bw_util_3=0 blp=6.533044 blp_1= 3.648858 blp_2= 2.904938 blp_3= -nan
 n_activity=581138 dram_eff=0.5229 dram_eff_1=0.2882 dram_eff_2=0.2347 dram_eff_3=0
bk0: 8799a 351092i bk1: 8254a 353788i bk2: 7106a 421042i bk3: 7028a 423280i bk4: 7166a 414290i bk5: 7084a 417714i bk6: 6522a 423598i bk7: 6656a 419809i bk8: 7394a 423951i bk9: 7158a 420257i bk10: 8164a 366684i bk11: 7898a 373937i bk12: 9519a 336151i bk13: 9000a 340205i bk14: 9084a 322586i bk15: 8626a 321561i 
bw_dist = 0.272	0.221	0.000	0.450	0.057
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8965
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=377505 n_act=40827 n_pre=40811 n_req=77243 n_req_1=45928 n_req_2=31315 n_req_3=0 n_rd=115738 n_write=41674 bw_util=0.4586 bw_util_1=0.2673 bw_util_2=0.1914 bw_util_3=0 blp=5.778714 blp_1= 3.403616 blp_2= 2.534313 blp_3= -nan
 n_activity=578232 dram_eff=0.489 dram_eff_1=0.285 dram_eff_2=0.204 dram_eff_3=0
bk0: 7622a 393247i bk1: 7648a 386024i bk2: 6248a 449039i bk3: 6102a 447921i bk4: 6566a 444158i bk5: 6702a 435432i bk6: 6524a 438480i bk7: 6494a 436614i bk8: 6800a 448041i bk9: 7052a 434657i bk10: 7684a 400595i bk11: 7310a 407183i bk12: 8346a 381571i bk13: 8368a 374456i bk14: 8178a 361020i bk15: 8094a 355112i 
bw_dist = 0.267	0.191	0.000	0.479	0.062
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.7176
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=361276 n_act=44602 n_pre=44586 n_req=81857 n_req_1=46588 n_req_2=35269 n_req_3=0 n_rd=123788 n_write=42303 bw_util=0.4869 bw_util_1=0.271 bw_util_2=0.2158 bw_util_3=0 blp=6.561555 blp_1= 3.673590 blp_2= 2.950062 blp_3= -nan
 n_activity=580239 dram_eff=0.5174 dram_eff_1=0.288 dram_eff_2=0.2294 dram_eff_3=0
bk0: 8418a 353532i bk1: 8520a 352531i bk2: 6928a 424241i bk3: 7150a 416476i bk4: 6930a 417246i bk5: 6936a 412191i bk6: 6500a 421577i bk7: 6604a 416965i bk8: 7138a 424340i bk9: 7144a 414256i bk10: 7734a 372455i bk11: 8008a 366078i bk12: 9074a 344942i bk13: 9228a 338523i bk14: 8532a 330771i bk15: 8944a 317541i 
bw_dist = 0.271	0.216	0.000	0.454	0.059
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5371
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616555 n_nop=375611 n_act=40999 n_pre=40983 n_req=78115 n_req_1=46210 n_req_2=31905 n_req_3=0 n_rd=116850 n_write=42112 bw_util=0.4634 bw_util_1=0.269 bw_util_2=0.1944 bw_util_3=0 blp=5.915568 blp_1= 3.465426 blp_2= 2.598444 blp_3= -nan
 n_activity=577659 dram_eff=0.4946 dram_eff_1=0.2871 dram_eff_2=0.2075 dram_eff_3=0
bk0: 7692a 382838i bk1: 7552a 388240i bk2: 6424a 443371i bk3: 6580a 440797i bk4: 6816a 433844i bk5: 6402a 440851i bk6: 6366a 439128i bk7: 6680a 433727i bk8: 7042a 438142i bk9: 6978a 433658i bk10: 7314a 401357i bk11: 7664a 394858i bk12: 8434a 374819i bk13: 8464a 365024i bk14: 8034a 356501i bk15: 8408a 349898i 
bw_dist = 0.269	0.194	0.000	0.474	0.063
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.08611

========= L2 cache stats =========
L2_cache_bank[0]: Access = 72810, Miss = 31124, Miss_rate = 0.427, Pending_hits = 2265, Reservation_fails = 13521
L2_cache_bank[1]: Access = 72843, Miss = 31891, Miss_rate = 0.438, Pending_hits = 2327, Reservation_fails = 16560
L2_cache_bank[2]: Access = 71254, Miss = 28924, Miss_rate = 0.406, Pending_hits = 2165, Reservation_fails = 3645
L2_cache_bank[3]: Access = 70835, Miss = 29330, Miss_rate = 0.414, Pending_hits = 2184, Reservation_fails = 4768
L2_cache_bank[4]: Access = 72464, Miss = 31885, Miss_rate = 0.440, Pending_hits = 2351, Reservation_fails = 15252
L2_cache_bank[5]: Access = 71721, Miss = 30860, Miss_rate = 0.430, Pending_hits = 2327, Reservation_fails = 12463
L2_cache_bank[6]: Access = 70130, Miss = 28990, Miss_rate = 0.413, Pending_hits = 2135, Reservation_fails = 4395
L2_cache_bank[7]: Access = 71058, Miss = 28889, Miss_rate = 0.407, Pending_hits = 2198, Reservation_fails = 5493
L2_cache_bank[8]: Access = 71705, Miss = 30631, Miss_rate = 0.427, Pending_hits = 2262, Reservation_fails = 10740
L2_cache_bank[9]: Access = 74992, Miss = 31276, Miss_rate = 0.417, Pending_hits = 2357, Reservation_fails = 16011
L2_cache_bank[10]: Access = 70319, Miss = 29072, Miss_rate = 0.413, Pending_hits = 2172, Reservation_fails = 5370
L2_cache_bank[11]: Access = 71550, Miss = 29371, Miss_rate = 0.410, Pending_hits = 2258, Reservation_fails = 5291
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72810, Miss = 31124 (0.427), PendingHit = 2265 (0.0311)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72843, Miss = 31891 (0.438), PendingHit = 2327 (0.0319)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71254, Miss = 28924 (0.406), PendingHit = 2165 (0.0304)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70835, Miss = 29330 (0.414), PendingHit = 2184 (0.0308)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72464, Miss = 31885 (0.44), PendingHit = 2351 (0.0324)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71721, Miss = 30860 (0.43), PendingHit = 2327 (0.0324)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70130, Miss = 28990 (0.413), PendingHit = 2135 (0.0304)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71058, Miss = 28889 (0.407), PendingHit = 2198 (0.0309)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71705, Miss = 30631 (0.427), PendingHit = 2262 (0.0315)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74992, Miss = 31276 (0.417), PendingHit = 2357 (0.0314)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70319, Miss = 29072 (0.413), PendingHit = 2172 (0.0309)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71550, Miss = 29371 (0.41), PendingHit = 2258 (0.0316)
L2 Cache Total Miss Rate = 0.420
Stream 1: L2 Cache Miss Rate = 0.514
Stream 2: L2 Cache Miss Rate = 0.354
Stream 1: Accesses  = 355349
Stream 1: Misses  = 182793
Stream 2: Accesses  = 506332
Stream 2: Misses  = 179450
Stream 1+2: Accesses  = 861681
Stream 1+2: Misses  = 362243
Total Accesses  = 861681
MPKI-CORES
CORE_L2MPKI_0	1.101
CORE_L2MPKI_1	1.722
CORE_L2MPKI_2	1.283
CORE_L2MPKI_3	1.812
CORE_L2MPKI_4	1.063
CORE_L2MPKI_5	1.948
CORE_L2MPKI_6	1.147
CORE_L2MPKI_7	1.989
CORE_L2MPKI_8	0.873
CORE_L2MPKI_9	1.384
CORE_L2MPKI_10	1.515
CORE_L2MPKI_11	1.668
CORE_L2MPKI_12	0.751
CORE_L2MPKI_13	1.392
CORE_L2MPKI_14	1.080
CORE_L2MPKI_15	2.287
CORE_L2MPKI_16	0.746
CORE_L2MPKI_17	1.393
CORE_L2MPKI_18	0.977
CORE_L2MPKI_19	2.166
CORE_L2MPKI_20	0.829
CORE_L2MPKI_21	1.775
CORE_L2MPKI_22	0.919
CORE_L2MPKI_23	2.157
CORE_L2MPKI_24	0.734
CORE_L2MPKI_25	1.171
CORE_L2MPKI_26	0.964
CORE_L2MPKI_27	2.077
CORE_L2MPKI_28	0.577
CORE_L2MPKI_29	1.524
CORE_L2MPKI_30	21.160
CORE_L2MPKI_31	21.626
CORE_L2MPKI_32	22.045
CORE_L2MPKI_33	20.887
CORE_L2MPKI_34	22.784
CORE_L2MPKI_35	21.276
CORE_L2MPKI_36	24.237
CORE_L2MPKI_37	21.805
CORE_L2MPKI_38	22.302
CORE_L2MPKI_39	21.649
CORE_L2MPKI_40	22.692
CORE_L2MPKI_41	21.925
CORE_L2MPKI_42	22.809
CORE_L2MPKI_43	21.640
CORE_L2MPKI_44	22.917
CORE_L2MPKI_45	22.309
CORE_L2MPKI_46	21.765
CORE_L2MPKI_47	21.369
CORE_L2MPKI_48	23.429
CORE_L2MPKI_49	22.225
CORE_L2MPKI_50	22.615
CORE_L2MPKI_51	21.916
CORE_L2MPKI_52	24.628
CORE_L2MPKI_53	22.639
CORE_L2MPKI_54	22.808
CORE_L2MPKI_55	22.361
CORE_L2MPKI_56	23.928
CORE_L2MPKI_57	21.796
CORE_L2MPKI_58	23.784
CORE_L2MPKI_59	22.919
Avg_MPKI_Stream1= 1.367
Avg_MPKI_Stream2= 22.408
MISSES-CORES
CORE_MISSES_0	7198
CORE_MISSES_1	8632
CORE_MISSES_2	9068
CORE_MISSES_3	8822
CORE_MISSES_4	7748
CORE_MISSES_5	7243
CORE_MISSES_6	6558
CORE_MISSES_7	6135
CORE_MISSES_8	6137
CORE_MISSES_9	6907
CORE_MISSES_10	6580
CORE_MISSES_11	5291
CORE_MISSES_12	4684
CORE_MISSES_13	6610
CORE_MISSES_14	4693
CORE_MISSES_15	5238
CORE_MISSES_16	4160
CORE_MISSES_17	6590
CORE_MISSES_18	5503
CORE_MISSES_19	5516
CORE_MISSES_20	5169
CORE_MISSES_21	7288
CORE_MISSES_22	4565
CORE_MISSES_23	4942
CORE_MISSES_24	4104
CORE_MISSES_25	5540
CORE_MISSES_26	4808
CORE_MISSES_27	6623
CORE_MISSES_28	3228
CORE_MISSES_29	7213
CORE_MISSES_30	5942
CORE_MISSES_31	6266
CORE_MISSES_32	5674
CORE_MISSES_33	5889
CORE_MISSES_34	6314
CORE_MISSES_35	5816
CORE_MISSES_36	6152
CORE_MISSES_37	5824
CORE_MISSES_38	5833
CORE_MISSES_39	5944
CORE_MISSES_40	5796
CORE_MISSES_41	6028
CORE_MISSES_42	6066
CORE_MISSES_43	5917
CORE_MISSES_44	5779
CORE_MISSES_45	6471
CORE_MISSES_46	6217
CORE_MISSES_47	6152
CORE_MISSES_48	5791
CORE_MISSES_49	6032
CORE_MISSES_50	5893
CORE_MISSES_51	5941
CORE_MISSES_52	5966
CORE_MISSES_53	6112
CORE_MISSES_54	5977
CORE_MISSES_55	5948
CORE_MISSES_56	5927
CORE_MISSES_57	5717
CORE_MISSES_58	6075
CORE_MISSES_59	5991
L2_MISSES = 362243
L2_total_cache_accesses = 861681
L2_total_cache_misses = 362243
L2_total_cache_miss_rate = 0.4204
L2_total_cache_pending_hits = 27001
L2_total_cache_reservation_fails = 113509
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 295238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 254895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81658
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 176179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 107308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28145
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 107
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 39
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3590
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3128346
icnt_total_pkts_simt_to_mem=1344946
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     299.5094
gpu_ipc_2 =      14.1872
gpu_tot_sim_cycle_stream_1 = 728052
gpu_tot_sim_cycle_stream_2 = 728041
gpu_sim_insn_1 = 218058432
gpu_sim_insn_2 = 10328870
gpu_sim_cycle = 728058
gpu_sim_insn = 228387302
gpu_ipc =     313.6938
gpu_tot_sim_cycle = 728058
gpu_tot_sim_insn = 228387302
gpu_tot_ipc =     313.6938
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2806265
gpu_stall_icnt2sh    = 4527246
gpu_total_sim_rate=192731

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5968908
	L1I_total_cache_misses = 18426
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9546
L1D_cache:
	L1D_cache_core[0]: Access = 32850, Miss = 23651, Miss_rate = 0.720, Pending_hits = 3012, Reservation_fails = 193595
	L1D_cache_core[1]: Access = 27100, Miss = 19050, Miss_rate = 0.703, Pending_hits = 2682, Reservation_fails = 77249
	L1D_cache_core[2]: Access = 33650, Miss = 24354, Miss_rate = 0.724, Pending_hits = 2965, Reservation_fails = 187468
	L1D_cache_core[3]: Access = 26400, Miss = 18205, Miss_rate = 0.690, Pending_hits = 2696, Reservation_fails = 75898
	L1D_cache_core[4]: Access = 35200, Miss = 24957, Miss_rate = 0.709, Pending_hits = 3364, Reservation_fails = 207083
	L1D_cache_core[5]: Access = 24850, Miss = 16850, Miss_rate = 0.678, Pending_hits = 2765, Reservation_fails = 71478
	L1D_cache_core[6]: Access = 29400, Miss = 21601, Miss_rate = 0.735, Pending_hits = 2727, Reservation_fails = 178154
	L1D_cache_core[7]: Access = 20350, Miss = 14056, Miss_rate = 0.691, Pending_hits = 2197, Reservation_fails = 68753
	L1D_cache_core[8]: Access = 32900, Miss = 23601, Miss_rate = 0.717, Pending_hits = 3083, Reservation_fails = 191295
	L1D_cache_core[9]: Access = 27350, Miss = 18450, Miss_rate = 0.675, Pending_hits = 3092, Reservation_fails = 80407
	L1D_cache_core[10]: Access = 24950, Miss = 17450, Miss_rate = 0.699, Pending_hits = 2636, Reservation_fails = 89405
	L1D_cache_core[11]: Access = 17400, Miss = 12400, Miss_rate = 0.713, Pending_hits = 1841, Reservation_fails = 21389
	L1D_cache_core[12]: Access = 27500, Miss = 20000, Miss_rate = 0.727, Pending_hits = 2584, Reservation_fails = 135737
	L1D_cache_core[13]: Access = 24550, Miss = 16550, Miss_rate = 0.674, Pending_hits = 2698, Reservation_fails = 71371
	L1D_cache_core[14]: Access = 24950, Miss = 17450, Miss_rate = 0.699, Pending_hits = 2688, Reservation_fails = 98539
	L1D_cache_core[15]: Access = 14950, Miss = 10450, Miss_rate = 0.699, Pending_hits = 1748, Reservation_fails = 12436
	L1D_cache_core[16]: Access = 25450, Miss = 18950, Miss_rate = 0.745, Pending_hits = 2199, Reservation_fails = 108614
	L1D_cache_core[17]: Access = 23950, Miss = 16450, Miss_rate = 0.687, Pending_hits = 2642, Reservation_fails = 60444
	L1D_cache_core[18]: Access = 27850, Miss = 19352, Miss_rate = 0.695, Pending_hits = 2996, Reservation_fails = 123793
	L1D_cache_core[19]: Access = 16550, Miss = 11550, Miss_rate = 0.698, Pending_hits = 1753, Reservation_fails = 19039
	L1D_cache_core[20]: Access = 27500, Miss = 20000, Miss_rate = 0.727, Pending_hits = 2509, Reservation_fails = 146298
	L1D_cache_core[21]: Access = 23100, Miss = 15600, Miss_rate = 0.675, Pending_hits = 2641, Reservation_fails = 53607
	L1D_cache_core[22]: Access = 25800, Miss = 18300, Miss_rate = 0.709, Pending_hits = 2662, Reservation_fails = 107861
	L1D_cache_core[23]: Access = 14950, Miss = 10450, Miss_rate = 0.699, Pending_hits = 1667, Reservation_fails = 18767
	L1D_cache_core[24]: Access = 26050, Miss = 19050, Miss_rate = 0.731, Pending_hits = 2283, Reservation_fails = 109432
	L1D_cache_core[25]: Access = 23950, Miss = 16450, Miss_rate = 0.687, Pending_hits = 2583, Reservation_fails = 67134
	L1D_cache_core[26]: Access = 26400, Miss = 18400, Miss_rate = 0.697, Pending_hits = 2743, Reservation_fails = 109288
	L1D_cache_core[27]: Access = 18000, Miss = 12500, Miss_rate = 0.694, Pending_hits = 2030, Reservation_fails = 29474
	L1D_cache_core[28]: Access = 26050, Miss = 19050, Miss_rate = 0.731, Pending_hits = 2362, Reservation_fails = 124994
	L1D_cache_core[29]: Access = 23950, Miss = 16450, Miss_rate = 0.687, Pending_hits = 2636, Reservation_fails = 65492
	L1D_cache_core[30]: Access = 33249, Miss = 26509, Miss_rate = 0.797, Pending_hits = 1980, Reservation_fails = 628103
	L1D_cache_core[31]: Access = 35307, Miss = 27908, Miss_rate = 0.790, Pending_hits = 2117, Reservation_fails = 624014
	L1D_cache_core[32]: Access = 32633, Miss = 25810, Miss_rate = 0.791, Pending_hits = 2006, Reservation_fails = 603612
	L1D_cache_core[33]: Access = 33874, Miss = 27197, Miss_rate = 0.803, Pending_hits = 2072, Reservation_fails = 628123
	L1D_cache_core[34]: Access = 34492, Miss = 27553, Miss_rate = 0.799, Pending_hits = 2094, Reservation_fails = 625335
	L1D_cache_core[35]: Access = 33241, Miss = 26203, Miss_rate = 0.788, Pending_hits = 1955, Reservation_fails = 614191
	L1D_cache_core[36]: Access = 34124, Miss = 26914, Miss_rate = 0.789, Pending_hits = 2022, Reservation_fails = 619709
	L1D_cache_core[37]: Access = 32700, Miss = 25801, Miss_rate = 0.789, Pending_hits = 1987, Reservation_fails = 614277
	L1D_cache_core[38]: Access = 32761, Miss = 26049, Miss_rate = 0.795, Pending_hits = 1948, Reservation_fails = 623433
	L1D_cache_core[39]: Access = 34075, Miss = 26622, Miss_rate = 0.781, Pending_hits = 2052, Reservation_fails = 618908
	L1D_cache_core[40]: Access = 32946, Miss = 25766, Miss_rate = 0.782, Pending_hits = 1993, Reservation_fails = 613191
	L1D_cache_core[41]: Access = 34222, Miss = 26675, Miss_rate = 0.779, Pending_hits = 1962, Reservation_fails = 619995
	L1D_cache_core[42]: Access = 32411, Miss = 25735, Miss_rate = 0.794, Pending_hits = 1951, Reservation_fails = 615731
	L1D_cache_core[43]: Access = 33368, Miss = 26420, Miss_rate = 0.792, Pending_hits = 1989, Reservation_fails = 609501
	L1D_cache_core[44]: Access = 33382, Miss = 26464, Miss_rate = 0.793, Pending_hits = 1849, Reservation_fails = 627785
	L1D_cache_core[45]: Access = 36923, Miss = 29012, Miss_rate = 0.786, Pending_hits = 2314, Reservation_fails = 628308
	L1D_cache_core[46]: Access = 37731, Miss = 30056, Miss_rate = 0.797, Pending_hits = 2307, Reservation_fails = 631502
	L1D_cache_core[47]: Access = 36905, Miss = 29386, Miss_rate = 0.796, Pending_hits = 2314, Reservation_fails = 634061
	L1D_cache_core[48]: Access = 32905, Miss = 26144, Miss_rate = 0.795, Pending_hits = 1955, Reservation_fails = 622844
	L1D_cache_core[49]: Access = 34846, Miss = 27716, Miss_rate = 0.795, Pending_hits = 2069, Reservation_fails = 625368
	L1D_cache_core[50]: Access = 33245, Miss = 26379, Miss_rate = 0.793, Pending_hits = 2015, Reservation_fails = 620642
	L1D_cache_core[51]: Access = 33760, Miss = 26786, Miss_rate = 0.793, Pending_hits = 2043, Reservation_fails = 629512
	L1D_cache_core[52]: Access = 32996, Miss = 26263, Miss_rate = 0.796, Pending_hits = 1919, Reservation_fails = 612497
	L1D_cache_core[53]: Access = 34187, Miss = 26844, Miss_rate = 0.785, Pending_hits = 2028, Reservation_fails = 627123
	L1D_cache_core[54]: Access = 33661, Miss = 26631, Miss_rate = 0.791, Pending_hits = 1923, Reservation_fails = 623773
	L1D_cache_core[55]: Access = 34207, Miss = 27069, Miss_rate = 0.791, Pending_hits = 1984, Reservation_fails = 618213
	L1D_cache_core[56]: Access = 32501, Miss = 25801, Miss_rate = 0.794, Pending_hits = 1991, Reservation_fails = 610493
	L1D_cache_core[57]: Access = 32712, Miss = 25871, Miss_rate = 0.791, Pending_hits = 1950, Reservation_fails = 618019
	L1D_cache_core[58]: Access = 34063, Miss = 26976, Miss_rate = 0.792, Pending_hits = 2046, Reservation_fails = 617142
	L1D_cache_core[59]: Access = 34169, Miss = 26944, Miss_rate = 0.789, Pending_hits = 2072, Reservation_fails = 623776
	L1D_total_cache_accesses = 1771496
	L1D_total_cache_misses = 1337131
	L1D_total_cache_miss_rate = 0.7548
	L1D_total_cache_pending_hits = 137391
	L1D_total_cache_reservation_fails = 21533675
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 430583
	L1C_total_cache_misses = 1756
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 10063
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 927216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18190739
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 428827
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1756
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 10063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3342936
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5950482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18426
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9546
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
16467, 27810, 27855, 21699, 26810, 26810, 26855, 20699, 27310, 27310, 27355, 21199, 26310, 26310, 26355, 20199, 9270, 9270, 9285, 7233, 
gpgpu_n_tot_thrd_icount = 358642368
gpgpu_n_tot_w_icount = 11207574
gpgpu_n_stall_shd_mem = 22727220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 927146
gpgpu_n_mem_write_global = 412201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6118332
gpgpu_n_store_insn = 3338665
gpgpu_n_shmem_insn = 40649880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8803446
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 10063
gpgpu_stall_shd_mem[c_mem][bk_conf] = 10063
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22717157
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37324704	W0_Idle:4046635	W0_Scoreboard:26978475	W1:480372	W2:149999	W3:914262	W4:1281012	W5:109652	W6:318424	W7:22079	W8:7993	W9:3048	W10:25289	W11:1017	W12:291620	W13:767	W14:1199	W15:865	W16:1517	W17:2437	W18:3468	W19:8464	W20:11139	W21:17094	W22:23967	W23:23142	W24:23770	W25:24861	W26:18405	W27:10887	W28:4833	W29:1977	W30:651	W31:822744	W32:6600908
Warp Occupancy Distribution:
Stall:3672213	W0_Idle:719481	W0_Scoreboard:23764166	W1:300000	W2:0	W3:762744	W4:1161120	W5:24060	W6:276690	W7:0	W8:0	W9:0	W10:24060	W11:0	W12:290790	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1200	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:822744	W32:6465648
Warp Occupancy Distribution:
Stall:33652491	W0_Idle:3327154	W0_Scoreboard:3214309	W1:180372	W2:149999	W3:151518	W4:119892	W5:85592	W6:41734	W7:22079	W8:7993	W9:3048	W10:1229	W11:1017	W12:830	W13:767	W14:1199	W15:865	W16:1517	W17:2437	W18:3468	W19:8464	W20:9939	W21:17094	W22:23967	W23:23142	W24:23770	W25:24861	W26:18405	W27:10887	W28:4833	W29:1977	W30:651	W31:0	W32:135260
warp_utilization0: 0.140877
warp_utilization1: 0.264570
warp_utilization2: 0.026138
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7417168 {8:927146,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25495464 {40:288353,72:45031,136:78817,}
traffic_breakdown_coretomem[INST_ACC_R] = 12480 {8:1560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 125990808 {136:926403,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3296456 {8:412057,}
traffic_breakdown_memtocore[INST_ACC_R] = 212160 {136:1560,}
maxmrqlatency = 1191 
maxdqlatency = 0 
maxmflatency = 3595 
averagemflatency = 707 
averagemflatency_1 = 592 
averagemflatency_2= 782 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 44 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 728057 
mrq_lat_table:276603 	12768 	17332 	37855 	111957 	139952 	144434 	85358 	19344 	1207 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	73297 	324608 	728408 	210898 	1309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	79353 	46417 	52881 	105077 	211911 	443641 	362234 	38980 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	92705 	721302 	111179 	1268 	9 	0 	0 	1 	2 	1314 	3374 	11805 	27295 	59337 	100783 	117556 	90590 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	109 	1310 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        27        32        56        69        70        60        78        66        72        52        45        34        44        38        56 
dram[1]:        53        32        40        37        63        75        73        41        70        75        52        30        42        35        46        37 
dram[2]:        63        51        43        59        66        72        69        37        63        78        62        42        29        29        29        43 
dram[3]:        51        57        50        33        68        75        65        44        77        76        46        57        36        44        33        59 
dram[4]:        29        69        51        32        65        71        63        32        74        70        51        56        41        51        35        62 
dram[5]:        26        69        53        37        64        72        73        32        74        70        45        62        35        35        30        59 
maximum service time to same row:
dram[0]:     11218     12100     13293     13735     14678     14409     12382     12425     12308     11038      9732      7671     20319     23068     12400      8653 
dram[1]:      8093     10500     12532     13727     11943     14450     16112     16095     12192     10306     12832     13776     15090     15177     10463     10494 
dram[2]:      8194     14354     11788     13799     14093     11951     16164     16142     12157     10434     14311     12213     20018     13499     19414     14810 
dram[3]:      8373     11781     13738     13893     14458     11955     16121     16091     12172      7861      8657     17310     19223     10494     18779     10479 
dram[4]:      7904     11467     13738     13916     14459     13027     16156     16213     11718      7914      7650     13028     19763     13806     12232     11584 
dram[5]:     12077      8277     13737     13618     14435     14733     16088     16184      8897      9224     14632     17133     16485      6616     10466     10443 
average row accesses per activate:
dram[0]:  1.992387  2.036482  1.976997  1.977559  1.983769  2.024396  2.027049  2.028264  2.048736  2.053494  2.015877  2.022780  1.984708  1.975803  2.053896  2.111689 
dram[1]:  2.028759  2.020454  1.981931  2.005548  1.989859  2.061799  2.009101  2.066796  2.030478  2.151523  2.004894  2.035184  1.950980  2.025511  2.055456  2.089109 
dram[2]:  1.987177  2.039157  2.005024  2.014427  1.972823  2.034268  2.116737  2.071883  2.011239  2.104249  2.067732  2.053811  2.003559  2.032271  2.111901  2.132980 
dram[3]:  2.023261  2.032820  2.077221  1.995462  2.135612  1.998427  2.112086  2.059780  2.184686  2.025115  2.101883  1.990822  2.028308  1.943856  2.124082  2.004766 
dram[4]:  2.027590  1.968909  2.043108  1.942822  1.990654  1.962259  2.077994  1.998934  2.077515  1.971379  2.036804  1.957705  2.011069  1.949288  2.077909  2.059320 
dram[5]:  2.052609  2.002698  2.020016  2.045043  2.038678  2.068532  2.057955  2.068711  2.048303  2.079818  1.976635  2.026580  1.984796  2.001412  2.133905  2.099142 
average row locality = 846813/416574 = 2.032803
average row locality_1 = 501685/223769 = 2.241977
average row locality_2 = 345128/192805 = 1.790037
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6934      7004      5866      6057      5814      5880      5496      5551      5598      5749      6333      6457      6880      7056      7061      7017 
dram[1]:      6556      6552      5728      5636      5462      5539      5501      5517      5541      5597      6316      6227      6749      6848      6853      6996 
dram[2]:      7021      6817      6021      5999      5846      5834      5522      5507      5700      5654      6516      6274      7052      6831      7157      6891 
dram[3]:      6401      6584      5552      5514      5482      5626      5458      5496      5414      5597      6377      6201      6663      6872      6916      6806 
dram[4]:      6857      6908      5962      5965      5663      5837      5461      5519      5555      5630      6247      6339      6846      6953      6966      7007 
dram[5]:      6497      6451      5718      5708      5589      5391      5388      5562      5575      5492      6254      6307      6778      6788      6916      6975 
total reads: 593076
bank skew: 7157/5388 = 1.33
chip skew: 100753/96959 = 1.04
number of total write accesses:
dram[0]:      3273      3323      1955      1962      2008      2003      1998      1984      2179      2274      3063      3133      2984      3151      3457      3533 
dram[1]:      3320      3326      1950      1955      1994      2001      2005      1971      2187      2312      3107      3086      3002      3156      3488      3554 
dram[2]:      3362      3338      1961      1960      1994      2002      2003      1987      2174      2319      3192      3077      3080      3119      3544      3567 
dram[3]:      3167      3326      1953      1961      2014      1996      2004      1981      2204      2305      3113      2909      3010      3031      3492      3290 
dram[4]:      3358      3161      1953      1952      2005      2014      1999      1983      2271      2291      3161      3011      3147      3041      3569      3477 
dram[5]:      3257      3198      1952      1965      2001      2004      1998      1995      2270      2299      3052      2995      3013      3131      3538      3548 
total reads: 253738
bank skew: 3569/1950 = 1.83
chip skew: 42679/41756 = 1.02
average mf latency per bank:
dram[0]:        870       875       807       815       808       820       791       804       807       881      2332      2275      1722      1528       893       887
dram[1]:        851       837       772       763       764       758       766       752       771       822      2262      2225      1700      1473       873       841
dram[2]:        871       844       807       785       790       787       769       763       790       835      2278      2235      1529      1488       894       859
dram[3]:        791       848       719       780       722       787       718       774       726       833      2122      2451      1429      1532       819       876
dram[4]:        847      1094       788       841       790       835       772       811       831       898      2245      2516      1523      1599       860       925
dram[5]:        817       841       740       764       743       762       746       751       815       826      2187      2360      1466      1507       845       864
maximum mf latency per bank:
dram[0]:       2861      3374      2644      3595      2645      2802      2274      2299      2341      2599      2623      2544      2378      3408      2480      2522
dram[1]:       2294      2658      2739      2232      2833      2333      2284      2447      2223      2868      2489      2510      3103      2395      2454      2594
dram[2]:       2552      2475      2416      3075      2478      2615      2255      2085      2333      2390      2351      2219      2604      3146      2489      2589
dram[3]:       2396      2412      2315      2295      2463      2484      2246      2071      2298      2945      2334      2163      2179      2579      2426      2297
dram[4]:       2598      2497      2269      2963      2702      2469      2461      2068      2571      3142      2616      2556      2832      2695      2549      2523
dram[5]:       2260      2317      2641      2762      2598      2552      2491      2250      2472      2226      2896      2868      2531      3045      2546      2843
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=554131 n_act=70813 n_pre=70797 n_req=130988 n_req_1=70836 n_req_2=60152 n_req_3=0 n_rd=201506 n_write=63789 bw_util=0.502 bw_util_1=0.2648 bw_util_2=0.2372 bw_util_3=0 blp=6.522340 blp_1= 3.617919 blp_2= 2.897223 blp_3= -nan
 n_activity=916678 dram_eff=0.5263 dram_eff_1=0.2776 dram_eff_2=0.2487 dram_eff_3=0
bk0: 13868a 552487i bk1: 14008a 544158i bk2: 11732a 653890i bk3: 12114a 639917i bk4: 11628a 641602i bk5: 11760a 638338i bk6: 10992a 647731i bk7: 11102a 636754i bk8: 11196a 673044i bk9: 11498a 652451i bk10: 12666a 577367i bk11: 12914a 557335i bk12: 13760a 554944i bk13: 14112a 528456i bk14: 14122a 500198i bk15: 14034a 497845i 
bw_dist = 0.265	0.237	0.000	0.452	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5891
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=563732 n_act=68955 n_pre=68939 n_req=127627 n_req_1=70047 n_req_2=57580 n_req_3=0 n_rd=195232 n_write=64178 bw_util=0.4882 bw_util_1=0.262 bw_util_2=0.2263 bw_util_3=0 blp=6.251246 blp_1= 3.542025 blp_2= 2.771644 blp_3= -nan
 n_activity=916749 dram_eff=0.5118 dram_eff_1=0.2746 dram_eff_2=0.2372 dram_eff_3=0
bk0: 13112a 570887i bk1: 13104a 564320i bk2: 11456a 662990i bk3: 11272a 661356i bk4: 10922a 662864i bk5: 11078a 663461i bk6: 11002a 655787i bk7: 11034a 651313i bk8: 11082a 676416i bk9: 11194a 671390i bk10: 12630a 582251i bk11: 12454a 583016i bk12: 13498a 560833i bk13: 13696a 554903i bk14: 13706a 521913i bk15: 13992a 507036i 
bw_dist = 0.262	0.226	0.000	0.466	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.70547
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=555444 n_act=70010 n_pre=69994 n_req=131162 n_req_1=70745 n_req_2=60417 n_req_3=0 n_rd=201284 n_write=64304 bw_util=0.5021 bw_util_1=0.2644 bw_util_2=0.2377 bw_util_3=0 blp=6.481800 blp_1= 3.603451 blp_2= 2.871488 blp_3= -nan
 n_activity=916760 dram_eff=0.5264 dram_eff_1=0.2772 dram_eff_2=0.2492 dram_eff_3=0
bk0: 14042a 550139i bk1: 13634a 550590i bk2: 12042a 649096i bk3: 11998a 650168i bk4: 11692a 641423i bk5: 11668a 643561i bk6: 11044a 651347i bk7: 11014a 646469i bk8: 11400a 667157i bk9: 11308a 656999i bk10: 13032a 567929i bk11: 12548a 572689i bk12: 14104a 538153i bk13: 13662a 541776i bk14: 14314a 501043i bk15: 13782a 501065i 
bw_dist = 0.264	0.238	0.000	0.452	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7201
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=568482 n_act=67728 n_pre=67713 n_req=126657 n_req_1=70134 n_req_2=56523 n_req_3=0 n_rd=193914 n_write=63199 bw_util=0.4849 bw_util_1=0.2622 bw_util_2=0.2227 bw_util_3=0 blp=6.089944 blp_1= 3.483757 blp_2= 2.694575 blp_3= -nan
 n_activity=915766 dram_eff=0.5089 dram_eff_1=0.2751 dram_eff_2=0.2337 dram_eff_3=0
bk0: 12802a 591584i bk1: 13168a 571675i bk2: 11104a 676361i bk3: 11028a 668310i bk4: 10964a 672944i bk5: 11252a 657931i bk6: 10916a 667656i bk7: 10992a 653009i bk8: 10828a 692140i bk9: 11194a 669319i bk10: 12754a 596173i bk11: 12402a 593126i bk12: 13326a 575633i bk13: 13740a 558202i bk14: 13832a 533453i bk15: 13612a 527178i 
bw_dist = 0.262	0.223	0.000	0.468	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.47995
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=556239 n_act=70734 n_pre=70718 n_req=130009 n_req_1=70646 n_req_2=59363 n_req_3=0 n_rd=199430 n_write=63915 bw_util=0.4977 bw_util_1=0.264 bw_util_2=0.2337 bw_util_3=0 blp=6.528706 blp_1= 3.631995 blp_2= 2.908730 blp_3= -nan
 n_activity=914989 dram_eff=0.5227 dram_eff_1=0.2773 dram_eff_2=0.2455 dram_eff_3=0
bk0: 13714a 550166i bk1: 13816a 551404i bk2: 11924a 649290i bk3: 11930a 641203i bk4: 11326a 643970i bk5: 11674a 635628i bk6: 10922a 648850i bk7: 11038a 642298i bk8: 11110a 664939i bk9: 11260a 654420i bk10: 12494a 570686i bk11: 12678a 566465i bk12: 13692a 545400i bk13: 13906a 536558i bk14: 13932a 507678i bk15: 14014a 496193i 
bw_dist = 0.264	0.234	0.000	0.454	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4998
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=565799 n_act=68334 n_pre=68318 n_req=127446 n_req_1=70459 n_req_2=56987 n_req_3=0 n_rd=194778 n_write=63807 bw_util=0.4875 bw_util_1=0.2634 bw_util_2=0.2241 bw_util_3=0 blp=6.206028 blp_1= 3.535998 blp_2= 2.749766 blp_3= -nan
 n_activity=915173 dram_eff=0.512 dram_eff_1=0.2766 dram_eff_2=0.2353 dram_eff_3=0
bk0: 12994a 580473i bk1: 12902a 576667i bk2: 11436a 665078i bk3: 11416a 661604i bk4: 11178a 662458i bk5: 10782a 666449i bk6: 10776a 659121i bk7: 11124a 654150i bk8: 11150a 672529i bk9: 10984a 670127i bk10: 12508a 588968i bk11: 12614a 584661i bk12: 13556a 567234i bk13: 13576a 550494i bk14: 13832a 521502i bk15: 13950a 518312i 
bw_dist = 0.263	0.224	0.000	0.465	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.74557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112991, Miss = 49982, Miss_rate = 0.442, Pending_hits = 2857, Reservation_fails = 18394
L2_cache_bank[1]: Access = 111725, Miss = 50774, Miss_rate = 0.454, Pending_hits = 2950, Reservation_fails = 21580
L2_cache_bank[2]: Access = 112509, Miss = 48713, Miss_rate = 0.433, Pending_hits = 2754, Reservation_fails = 14242
L2_cache_bank[3]: Access = 110837, Miss = 48913, Miss_rate = 0.441, Pending_hits = 2861, Reservation_fails = 16744
L2_cache_bank[4]: Access = 111727, Miss = 50835, Miss_rate = 0.455, Pending_hits = 2916, Reservation_fails = 21730
L2_cache_bank[5]: Access = 110834, Miss = 49808, Miss_rate = 0.449, Pending_hits = 2999, Reservation_fails = 18175
L2_cache_bank[6]: Access = 109701, Miss = 48263, Miss_rate = 0.440, Pending_hits = 2705, Reservation_fails = 10207
L2_cache_bank[7]: Access = 111740, Miss = 48697, Miss_rate = 0.436, Pending_hits = 2821, Reservation_fails = 15240
L2_cache_bank[8]: Access = 111154, Miss = 49562, Miss_rate = 0.446, Pending_hits = 2843, Reservation_fails = 17715
L2_cache_bank[9]: Access = 114656, Miss = 50161, Miss_rate = 0.437, Pending_hits = 2989, Reservation_fails = 21922
L2_cache_bank[10]: Access = 110336, Miss = 48717, Miss_rate = 0.442, Pending_hits = 2704, Reservation_fails = 15268
L2_cache_bank[11]: Access = 112014, Miss = 48674, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 14190
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 112991, Miss = 49982 (0.442), PendingHit = 2857 (0.0253)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111725, Miss = 50774 (0.454), PendingHit = 2950 (0.0264)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 112509, Miss = 48713 (0.433), PendingHit = 2754 (0.0245)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110837, Miss = 48913 (0.441), PendingHit = 2861 (0.0258)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111727, Miss = 50835 (0.455), PendingHit = 2916 (0.0261)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110834, Miss = 49808 (0.449), PendingHit = 2999 (0.0271)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109701, Miss = 48263 (0.44), PendingHit = 2705 (0.0247)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111740, Miss = 48697 (0.436), PendingHit = 2821 (0.0252)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111154, Miss = 49562 (0.446), PendingHit = 2843 (0.0256)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 114656, Miss = 50161 (0.437), PendingHit = 2989 (0.0261)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110336, Miss = 48717 (0.442), PendingHit = 2704 (0.0245)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 112014, Miss = 48674 (0.435), PendingHit = 2865 (0.0256)
L2 Cache Total Miss Rate = 0.443
Stream 1: L2 Cache Miss Rate = 0.526
Stream 2: L2 Cache Miss Rate = 0.388
Stream 1: Accesses  = 533007
Stream 1: Misses  = 280174
Stream 2: Accesses  = 807217
Stream 2: Misses  = 312925
Stream 1+2: Accesses  = 1340224
Stream 1+2: Misses  = 593099
Total Accesses  = 1340224
MPKI-CORES
CORE_L2MPKI_0	1.104
CORE_L2MPKI_1	1.802
CORE_L2MPKI_2	1.198
CORE_L2MPKI_3	1.855
CORE_L2MPKI_4	1.153
CORE_L2MPKI_5	1.960
CORE_L2MPKI_6	1.153
CORE_L2MPKI_7	2.088
CORE_L2MPKI_8	1.019
CORE_L2MPKI_9	1.541
CORE_L2MPKI_10	1.225
CORE_L2MPKI_11	1.894
CORE_L2MPKI_12	0.743
CORE_L2MPKI_13	1.479
CORE_L2MPKI_14	0.957
CORE_L2MPKI_15	2.401
CORE_L2MPKI_16	0.726
CORE_L2MPKI_17	1.590
CORE_L2MPKI_18	0.877
CORE_L2MPKI_19	2.201
CORE_L2MPKI_20	0.805
CORE_L2MPKI_21	1.702
CORE_L2MPKI_22	0.849
CORE_L2MPKI_23	2.302
CORE_L2MPKI_24	0.733
CORE_L2MPKI_25	1.344
CORE_L2MPKI_26	0.791
CORE_L2MPKI_27	2.153
CORE_L2MPKI_28	0.600
CORE_L2MPKI_29	1.674
CORE_L2MPKI_30	28.245
CORE_L2MPKI_31	28.868
CORE_L2MPKI_32	30.081
CORE_L2MPKI_33	28.051
CORE_L2MPKI_34	29.752
CORE_L2MPKI_35	29.536
CORE_L2MPKI_36	31.912
CORE_L2MPKI_37	30.144
CORE_L2MPKI_38	30.288
CORE_L2MPKI_39	29.573
CORE_L2MPKI_40	30.568
CORE_L2MPKI_41	29.901
CORE_L2MPKI_42	30.538
CORE_L2MPKI_43	30.005
CORE_L2MPKI_44	31.228
CORE_L2MPKI_45	29.448
CORE_L2MPKI_46	29.777
CORE_L2MPKI_47	29.326
CORE_L2MPKI_48	31.829
CORE_L2MPKI_49	30.188
CORE_L2MPKI_50	30.636
CORE_L2MPKI_51	30.083
CORE_L2MPKI_52	33.148
CORE_L2MPKI_53	30.700
CORE_L2MPKI_54	30.599
CORE_L2MPKI_55	30.553
CORE_L2MPKI_56	32.265
CORE_L2MPKI_57	30.191
CORE_L2MPKI_58	31.776
CORE_L2MPKI_59	30.795
Avg_MPKI_Stream1= 1.397
Avg_MPKI_Stream2= 30.333
MISSES-CORES
CORE_MISSES_0	11033
CORE_MISSES_1	13001
CORE_MISSES_2	12601
CORE_MISSES_3	13287
CORE_MISSES_4	12505
CORE_MISSES_5	11816
CORE_MISSES_6	10578
CORE_MISSES_7	11040
CORE_MISSES_8	10683
CORE_MISSES_9	11230
CORE_MISSES_10	8600
CORE_MISSES_11	8676
CORE_MISSES_12	6608
CORE_MISSES_13	10062
CORE_MISSES_14	6719
CORE_MISSES_15	8886
CORE_MISSES_16	5980
CORE_MISSES_17	10788
CORE_MISSES_18	7285
CORE_MISSES_19	8707
CORE_MISSES_20	7164
CORE_MISSES_21	10481
CORE_MISSES_22	6491
CORE_MISSES_23	8517
CORE_MISSES_24	6050
CORE_MISSES_25	9117
CORE_MISSES_26	6063
CORE_MISSES_27	9903
CORE_MISSES_28	4949
CORE_MISSES_29	11354
CORE_MISSES_30	10010
CORE_MISSES_31	10715
CORE_MISSES_32	10119
CORE_MISSES_33	10195
CORE_MISSES_34	10600
CORE_MISSES_35	10391
CORE_MISSES_36	10577
CORE_MISSES_37	10380
CORE_MISSES_38	10224
CORE_MISSES_39	10414
CORE_MISSES_40	10134
CORE_MISSES_41	10472
CORE_MISSES_42	10285
CORE_MISSES_43	10503
CORE_MISSES_44	10210
CORE_MISSES_45	10792
CORE_MISSES_46	10820
CORE_MISSES_47	10713
CORE_MISSES_48	10317
CORE_MISSES_49	10593
CORE_MISSES_50	10341
CORE_MISSES_51	10385
CORE_MISSES_52	10561
CORE_MISSES_53	10637
CORE_MISSES_54	10315
CORE_MISSES_55	10595
CORE_MISSES_56	10393
CORE_MISSES_57	10238
CORE_MISSES_58	10575
CORE_MISSES_59	10421
L2_MISSES = 593099
L2_total_cache_accesses = 1340224
L2_total_cache_misses = 593099
L2_total_cache_miss_rate = 0.4425
L2_total_cache_pending_hits = 34264
L2_total_cache_reservation_fails = 205407
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 480183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 426309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 148592
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51702
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1362
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4997
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5052052
icnt_total_pkts_simt_to_mem=2034650
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     299.5094
gpu_ipc_2 =      14.1872
gpu_tot_sim_cycle_stream_1 = 728052
gpu_tot_sim_cycle_stream_2 = 728041
gpu_sim_insn_1 = 218058432
gpu_sim_insn_2 = 10328870
gpu_sim_cycle = 728058
gpu_sim_insn = 228387302
gpu_ipc =     313.6938
gpu_tot_sim_cycle = 728058
gpu_tot_sim_insn = 228387302
gpu_tot_ipc =     313.6938
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2806265
gpu_stall_icnt2sh    = 4527246
gpu_total_sim_rate=192731

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5968908
	L1I_total_cache_misses = 18426
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9546
L1D_cache:
	L1D_cache_core[0]: Access = 32850, Miss = 23651, Miss_rate = 0.720, Pending_hits = 3012, Reservation_fails = 193595
	L1D_cache_core[1]: Access = 27100, Miss = 19050, Miss_rate = 0.703, Pending_hits = 2682, Reservation_fails = 77249
	L1D_cache_core[2]: Access = 33650, Miss = 24354, Miss_rate = 0.724, Pending_hits = 2965, Reservation_fails = 187468
	L1D_cache_core[3]: Access = 26400, Miss = 18205, Miss_rate = 0.690, Pending_hits = 2696, Reservation_fails = 75898
	L1D_cache_core[4]: Access = 35200, Miss = 24957, Miss_rate = 0.709, Pending_hits = 3364, Reservation_fails = 207083
	L1D_cache_core[5]: Access = 24850, Miss = 16850, Miss_rate = 0.678, Pending_hits = 2765, Reservation_fails = 71478
	L1D_cache_core[6]: Access = 29400, Miss = 21601, Miss_rate = 0.735, Pending_hits = 2727, Reservation_fails = 178154
	L1D_cache_core[7]: Access = 20350, Miss = 14056, Miss_rate = 0.691, Pending_hits = 2197, Reservation_fails = 68753
	L1D_cache_core[8]: Access = 32900, Miss = 23601, Miss_rate = 0.717, Pending_hits = 3083, Reservation_fails = 191295
	L1D_cache_core[9]: Access = 27350, Miss = 18450, Miss_rate = 0.675, Pending_hits = 3092, Reservation_fails = 80407
	L1D_cache_core[10]: Access = 24950, Miss = 17450, Miss_rate = 0.699, Pending_hits = 2636, Reservation_fails = 89405
	L1D_cache_core[11]: Access = 17400, Miss = 12400, Miss_rate = 0.713, Pending_hits = 1841, Reservation_fails = 21389
	L1D_cache_core[12]: Access = 27500, Miss = 20000, Miss_rate = 0.727, Pending_hits = 2584, Reservation_fails = 135737
	L1D_cache_core[13]: Access = 24550, Miss = 16550, Miss_rate = 0.674, Pending_hits = 2698, Reservation_fails = 71371
	L1D_cache_core[14]: Access = 24950, Miss = 17450, Miss_rate = 0.699, Pending_hits = 2688, Reservation_fails = 98539
	L1D_cache_core[15]: Access = 14950, Miss = 10450, Miss_rate = 0.699, Pending_hits = 1748, Reservation_fails = 12436
	L1D_cache_core[16]: Access = 25450, Miss = 18950, Miss_rate = 0.745, Pending_hits = 2199, Reservation_fails = 108614
	L1D_cache_core[17]: Access = 23950, Miss = 16450, Miss_rate = 0.687, Pending_hits = 2642, Reservation_fails = 60444
	L1D_cache_core[18]: Access = 27850, Miss = 19352, Miss_rate = 0.695, Pending_hits = 2996, Reservation_fails = 123793
	L1D_cache_core[19]: Access = 16550, Miss = 11550, Miss_rate = 0.698, Pending_hits = 1753, Reservation_fails = 19039
	L1D_cache_core[20]: Access = 27500, Miss = 20000, Miss_rate = 0.727, Pending_hits = 2509, Reservation_fails = 146298
	L1D_cache_core[21]: Access = 23100, Miss = 15600, Miss_rate = 0.675, Pending_hits = 2641, Reservation_fails = 53607
	L1D_cache_core[22]: Access = 25800, Miss = 18300, Miss_rate = 0.709, Pending_hits = 2662, Reservation_fails = 107861
	L1D_cache_core[23]: Access = 14950, Miss = 10450, Miss_rate = 0.699, Pending_hits = 1667, Reservation_fails = 18767
	L1D_cache_core[24]: Access = 26050, Miss = 19050, Miss_rate = 0.731, Pending_hits = 2283, Reservation_fails = 109432
	L1D_cache_core[25]: Access = 23950, Miss = 16450, Miss_rate = 0.687, Pending_hits = 2583, Reservation_fails = 67134
	L1D_cache_core[26]: Access = 26400, Miss = 18400, Miss_rate = 0.697, Pending_hits = 2743, Reservation_fails = 109288
	L1D_cache_core[27]: Access = 18000, Miss = 12500, Miss_rate = 0.694, Pending_hits = 2030, Reservation_fails = 29474
	L1D_cache_core[28]: Access = 26050, Miss = 19050, Miss_rate = 0.731, Pending_hits = 2362, Reservation_fails = 124994
	L1D_cache_core[29]: Access = 23950, Miss = 16450, Miss_rate = 0.687, Pending_hits = 2636, Reservation_fails = 65492
	L1D_cache_core[30]: Access = 33249, Miss = 26509, Miss_rate = 0.797, Pending_hits = 1980, Reservation_fails = 628103
	L1D_cache_core[31]: Access = 35307, Miss = 27908, Miss_rate = 0.790, Pending_hits = 2117, Reservation_fails = 624014
	L1D_cache_core[32]: Access = 32633, Miss = 25810, Miss_rate = 0.791, Pending_hits = 2006, Reservation_fails = 603612
	L1D_cache_core[33]: Access = 33874, Miss = 27197, Miss_rate = 0.803, Pending_hits = 2072, Reservation_fails = 628123
	L1D_cache_core[34]: Access = 34492, Miss = 27553, Miss_rate = 0.799, Pending_hits = 2094, Reservation_fails = 625335
	L1D_cache_core[35]: Access = 33241, Miss = 26203, Miss_rate = 0.788, Pending_hits = 1955, Reservation_fails = 614191
	L1D_cache_core[36]: Access = 34124, Miss = 26914, Miss_rate = 0.789, Pending_hits = 2022, Reservation_fails = 619709
	L1D_cache_core[37]: Access = 32700, Miss = 25801, Miss_rate = 0.789, Pending_hits = 1987, Reservation_fails = 614277
	L1D_cache_core[38]: Access = 32761, Miss = 26049, Miss_rate = 0.795, Pending_hits = 1948, Reservation_fails = 623433
	L1D_cache_core[39]: Access = 34075, Miss = 26622, Miss_rate = 0.781, Pending_hits = 2052, Reservation_fails = 618908
	L1D_cache_core[40]: Access = 32946, Miss = 25766, Miss_rate = 0.782, Pending_hits = 1993, Reservation_fails = 613191
	L1D_cache_core[41]: Access = 34222, Miss = 26675, Miss_rate = 0.779, Pending_hits = 1962, Reservation_fails = 619995
	L1D_cache_core[42]: Access = 32411, Miss = 25735, Miss_rate = 0.794, Pending_hits = 1951, Reservation_fails = 615731
	L1D_cache_core[43]: Access = 33368, Miss = 26420, Miss_rate = 0.792, Pending_hits = 1989, Reservation_fails = 609501
	L1D_cache_core[44]: Access = 33382, Miss = 26464, Miss_rate = 0.793, Pending_hits = 1849, Reservation_fails = 627785
	L1D_cache_core[45]: Access = 36923, Miss = 29012, Miss_rate = 0.786, Pending_hits = 2314, Reservation_fails = 628308
	L1D_cache_core[46]: Access = 37731, Miss = 30056, Miss_rate = 0.797, Pending_hits = 2307, Reservation_fails = 631502
	L1D_cache_core[47]: Access = 36905, Miss = 29386, Miss_rate = 0.796, Pending_hits = 2314, Reservation_fails = 634061
	L1D_cache_core[48]: Access = 32905, Miss = 26144, Miss_rate = 0.795, Pending_hits = 1955, Reservation_fails = 622844
	L1D_cache_core[49]: Access = 34846, Miss = 27716, Miss_rate = 0.795, Pending_hits = 2069, Reservation_fails = 625368
	L1D_cache_core[50]: Access = 33245, Miss = 26379, Miss_rate = 0.793, Pending_hits = 2015, Reservation_fails = 620642
	L1D_cache_core[51]: Access = 33760, Miss = 26786, Miss_rate = 0.793, Pending_hits = 2043, Reservation_fails = 629512
	L1D_cache_core[52]: Access = 32996, Miss = 26263, Miss_rate = 0.796, Pending_hits = 1919, Reservation_fails = 612497
	L1D_cache_core[53]: Access = 34187, Miss = 26844, Miss_rate = 0.785, Pending_hits = 2028, Reservation_fails = 627123
	L1D_cache_core[54]: Access = 33661, Miss = 26631, Miss_rate = 0.791, Pending_hits = 1923, Reservation_fails = 623773
	L1D_cache_core[55]: Access = 34207, Miss = 27069, Miss_rate = 0.791, Pending_hits = 1984, Reservation_fails = 618213
	L1D_cache_core[56]: Access = 32501, Miss = 25801, Miss_rate = 0.794, Pending_hits = 1991, Reservation_fails = 610493
	L1D_cache_core[57]: Access = 32712, Miss = 25871, Miss_rate = 0.791, Pending_hits = 1950, Reservation_fails = 618019
	L1D_cache_core[58]: Access = 34063, Miss = 26976, Miss_rate = 0.792, Pending_hits = 2046, Reservation_fails = 617142
	L1D_cache_core[59]: Access = 34169, Miss = 26944, Miss_rate = 0.789, Pending_hits = 2072, Reservation_fails = 623776
	L1D_total_cache_accesses = 1771496
	L1D_total_cache_misses = 1337131
	L1D_total_cache_miss_rate = 0.7548
	L1D_total_cache_pending_hits = 137391
	L1D_total_cache_reservation_fails = 21533675
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 430583
	L1C_total_cache_misses = 1756
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 10063
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 927216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18190739
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 428827
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1756
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 10063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3342936
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5950482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18426
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9546
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
16467, 27810, 27855, 21699, 26810, 26810, 26855, 20699, 27310, 27310, 27355, 21199, 26310, 26310, 26355, 20199, 9270, 9270, 9285, 7233, 
gpgpu_n_tot_thrd_icount = 358642368
gpgpu_n_tot_w_icount = 11207574
gpgpu_n_stall_shd_mem = 22727220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 927146
gpgpu_n_mem_write_global = 412201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6118332
gpgpu_n_store_insn = 3338665
gpgpu_n_shmem_insn = 40649880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8803446
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 10063
gpgpu_stall_shd_mem[c_mem][bk_conf] = 10063
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22717157
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37324704	W0_Idle:4046635	W0_Scoreboard:26978475	W1:480372	W2:149999	W3:914262	W4:1281012	W5:109652	W6:318424	W7:22079	W8:7993	W9:3048	W10:25289	W11:1017	W12:291620	W13:767	W14:1199	W15:865	W16:1517	W17:2437	W18:3468	W19:8464	W20:11139	W21:17094	W22:23967	W23:23142	W24:23770	W25:24861	W26:18405	W27:10887	W28:4833	W29:1977	W30:651	W31:822744	W32:6600908
Warp Occupancy Distribution:
Stall:3672213	W0_Idle:719481	W0_Scoreboard:23764166	W1:300000	W2:0	W3:762744	W4:1161120	W5:24060	W6:276690	W7:0	W8:0	W9:0	W10:24060	W11:0	W12:290790	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1200	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:822744	W32:6465648
Warp Occupancy Distribution:
Stall:33652491	W0_Idle:3327154	W0_Scoreboard:3214309	W1:180372	W2:149999	W3:151518	W4:119892	W5:85592	W6:41734	W7:22079	W8:7993	W9:3048	W10:1229	W11:1017	W12:830	W13:767	W14:1199	W15:865	W16:1517	W17:2437	W18:3468	W19:8464	W20:9939	W21:17094	W22:23967	W23:23142	W24:23770	W25:24861	W26:18405	W27:10887	W28:4833	W29:1977	W30:651	W31:0	W32:135260
warp_utilization0: 0.140877
warp_utilization1: 0.264570
warp_utilization2: 0.026138
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7417168 {8:927146,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25495464 {40:288353,72:45031,136:78817,}
traffic_breakdown_coretomem[INST_ACC_R] = 12480 {8:1560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 125990808 {136:926403,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3296456 {8:412057,}
traffic_breakdown_memtocore[INST_ACC_R] = 212160 {136:1560,}
maxmrqlatency = 1191 
maxdqlatency = 0 
maxmflatency = 3595 
averagemflatency = 707 
averagemflatency_1 = 592 
averagemflatency_2= 782 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 44 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 728057 
mrq_lat_table:276603 	12768 	17332 	37855 	111957 	139952 	144434 	85358 	19344 	1207 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	73297 	324608 	728408 	210898 	1309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	79353 	46417 	52881 	105077 	211911 	443641 	362234 	38980 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	92705 	721302 	111179 	1268 	9 	0 	0 	1 	2 	1314 	3374 	11805 	27295 	59337 	100783 	117556 	90590 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	109 	1310 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        27        32        56        69        70        60        78        66        72        52        45        34        44        38        56 
dram[1]:        53        32        40        37        63        75        73        41        70        75        52        30        42        35        46        37 
dram[2]:        63        51        43        59        66        72        69        37        63        78        62        42        29        29        29        43 
dram[3]:        51        57        50        33        68        75        65        44        77        76        46        57        36        44        33        59 
dram[4]:        29        69        51        32        65        71        63        32        74        70        51        56        41        51        35        62 
dram[5]:        26        69        53        37        64        72        73        32        74        70        45        62        35        35        30        59 
maximum service time to same row:
dram[0]:     11218     12100     13293     13735     14678     14409     12382     12425     12308     11038      9732      7671     20319     23068     12400      8653 
dram[1]:      8093     10500     12532     13727     11943     14450     16112     16095     12192     10306     12832     13776     15090     15177     10463     10494 
dram[2]:      8194     14354     11788     13799     14093     11951     16164     16142     12157     10434     14311     12213     20018     13499     19414     14810 
dram[3]:      8373     11781     13738     13893     14458     11955     16121     16091     12172      7861      8657     17310     19223     10494     18779     10479 
dram[4]:      7904     11467     13738     13916     14459     13027     16156     16213     11718      7914      7650     13028     19763     13806     12232     11584 
dram[5]:     12077      8277     13737     13618     14435     14733     16088     16184      8897      9224     14632     17133     16485      6616     10466     10443 
average row accesses per activate:
dram[0]:  1.992387  2.036482  1.976997  1.977559  1.983769  2.024396  2.027049  2.028264  2.048736  2.053494  2.015877  2.022780  1.984708  1.975803  2.053896  2.111689 
dram[1]:  2.028759  2.020454  1.981931  2.005548  1.989859  2.061799  2.009101  2.066796  2.030478  2.151523  2.004894  2.035184  1.950980  2.025511  2.055456  2.089109 
dram[2]:  1.987177  2.039157  2.005024  2.014427  1.972823  2.034268  2.116737  2.071883  2.011239  2.104249  2.067732  2.053811  2.003559  2.032271  2.111901  2.132980 
dram[3]:  2.023261  2.032820  2.077221  1.995462  2.135612  1.998427  2.112086  2.059780  2.184686  2.025115  2.101883  1.990822  2.028308  1.943856  2.124082  2.004766 
dram[4]:  2.027590  1.968909  2.043108  1.942822  1.990654  1.962259  2.077994  1.998934  2.077515  1.971379  2.036804  1.957705  2.011069  1.949288  2.077909  2.059320 
dram[5]:  2.052609  2.002698  2.020016  2.045043  2.038678  2.068532  2.057955  2.068711  2.048303  2.079818  1.976635  2.026580  1.984796  2.001412  2.133905  2.099142 
average row locality = 846813/416574 = 2.032803
average row locality_1 = 501685/223769 = 2.241977
average row locality_2 = 345128/192805 = 1.790037
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6934      7004      5866      6057      5814      5880      5496      5551      5598      5749      6333      6457      6880      7056      7061      7017 
dram[1]:      6556      6552      5728      5636      5462      5539      5501      5517      5541      5597      6316      6227      6749      6848      6853      6996 
dram[2]:      7021      6817      6021      5999      5846      5834      5522      5507      5700      5654      6516      6274      7052      6831      7157      6891 
dram[3]:      6401      6584      5552      5514      5482      5626      5458      5496      5414      5597      6377      6201      6663      6872      6916      6806 
dram[4]:      6857      6908      5962      5965      5663      5837      5461      5519      5555      5630      6247      6339      6846      6953      6966      7007 
dram[5]:      6497      6451      5718      5708      5589      5391      5388      5562      5575      5492      6254      6307      6778      6788      6916      6975 
total reads: 593076
bank skew: 7157/5388 = 1.33
chip skew: 100753/96959 = 1.04
number of total write accesses:
dram[0]:      3273      3323      1955      1962      2008      2003      1998      1984      2179      2274      3063      3133      2984      3151      3457      3533 
dram[1]:      3320      3326      1950      1955      1994      2001      2005      1971      2187      2312      3107      3086      3002      3156      3488      3554 
dram[2]:      3362      3338      1961      1960      1994      2002      2003      1987      2174      2319      3192      3077      3080      3119      3544      3567 
dram[3]:      3167      3326      1953      1961      2014      1996      2004      1981      2204      2305      3113      2909      3010      3031      3492      3290 
dram[4]:      3358      3161      1953      1952      2005      2014      1999      1983      2271      2291      3161      3011      3147      3041      3569      3477 
dram[5]:      3257      3198      1952      1965      2001      2004      1998      1995      2270      2299      3052      2995      3013      3131      3538      3548 
total reads: 253738
bank skew: 3569/1950 = 1.83
chip skew: 42679/41756 = 1.02
average mf latency per bank:
dram[0]:        870       875       807       815       808       820       791       804       807       881      2332      2275      1722      1528       893       887
dram[1]:        851       837       772       763       764       758       766       752       771       822      2262      2225      1700      1473       873       841
dram[2]:        871       844       807       785       790       787       769       763       790       835      2278      2235      1529      1488       894       859
dram[3]:        791       848       719       780       722       787       718       774       726       833      2122      2451      1429      1532       819       876
dram[4]:        847      1094       788       841       790       835       772       811       831       898      2245      2516      1523      1599       860       925
dram[5]:        817       841       740       764       743       762       746       751       815       826      2187      2360      1466      1507       845       864
maximum mf latency per bank:
dram[0]:       2861      3374      2644      3595      2645      2802      2274      2299      2341      2599      2623      2544      2378      3408      2480      2522
dram[1]:       2294      2658      2739      2232      2833      2333      2284      2447      2223      2868      2489      2510      3103      2395      2454      2594
dram[2]:       2552      2475      2416      3075      2478      2615      2255      2085      2333      2390      2351      2219      2604      3146      2489      2589
dram[3]:       2396      2412      2315      2295      2463      2484      2246      2071      2298      2945      2334      2163      2179      2579      2426      2297
dram[4]:       2598      2497      2269      2963      2702      2469      2461      2068      2571      3142      2616      2556      2832      2695      2549      2523
dram[5]:       2260      2317      2641      2762      2598      2552      2491      2250      2472      2226      2896      2868      2531      3045      2546      2843
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=554131 n_act=70813 n_pre=70797 n_req=130988 n_req_1=70836 n_req_2=60152 n_req_3=0 n_rd=201506 n_write=63789 bw_util=0.502 bw_util_1=0.2648 bw_util_2=0.2372 bw_util_3=0 blp=6.522340 blp_1= 3.617919 blp_2= 2.897223 blp_3= -nan
 n_activity=916678 dram_eff=0.5263 dram_eff_1=0.2776 dram_eff_2=0.2487 dram_eff_3=0
bk0: 13868a 552487i bk1: 14008a 544158i bk2: 11732a 653890i bk3: 12114a 639917i bk4: 11628a 641602i bk5: 11760a 638338i bk6: 10992a 647731i bk7: 11102a 636754i bk8: 11196a 673044i bk9: 11498a 652451i bk10: 12666a 577367i bk11: 12914a 557335i bk12: 13760a 554944i bk13: 14112a 528456i bk14: 14122a 500198i bk15: 14034a 497845i 
bw_dist = 0.265	0.237	0.000	0.452	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5891
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=563732 n_act=68955 n_pre=68939 n_req=127627 n_req_1=70047 n_req_2=57580 n_req_3=0 n_rd=195232 n_write=64178 bw_util=0.4882 bw_util_1=0.262 bw_util_2=0.2263 bw_util_3=0 blp=6.251246 blp_1= 3.542025 blp_2= 2.771644 blp_3= -nan
 n_activity=916749 dram_eff=0.5118 dram_eff_1=0.2746 dram_eff_2=0.2372 dram_eff_3=0
bk0: 13112a 570887i bk1: 13104a 564320i bk2: 11456a 662990i bk3: 11272a 661356i bk4: 10922a 662864i bk5: 11078a 663461i bk6: 11002a 655787i bk7: 11034a 651313i bk8: 11082a 676416i bk9: 11194a 671390i bk10: 12630a 582251i bk11: 12454a 583016i bk12: 13498a 560833i bk13: 13696a 554903i bk14: 13706a 521913i bk15: 13992a 507036i 
bw_dist = 0.262	0.226	0.000	0.466	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.70547
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=555444 n_act=70010 n_pre=69994 n_req=131162 n_req_1=70745 n_req_2=60417 n_req_3=0 n_rd=201284 n_write=64304 bw_util=0.5021 bw_util_1=0.2644 bw_util_2=0.2377 bw_util_3=0 blp=6.481800 blp_1= 3.603451 blp_2= 2.871488 blp_3= -nan
 n_activity=916760 dram_eff=0.5264 dram_eff_1=0.2772 dram_eff_2=0.2492 dram_eff_3=0
bk0: 14042a 550139i bk1: 13634a 550590i bk2: 12042a 649096i bk3: 11998a 650168i bk4: 11692a 641423i bk5: 11668a 643561i bk6: 11044a 651347i bk7: 11014a 646469i bk8: 11400a 667157i bk9: 11308a 656999i bk10: 13032a 567929i bk11: 12548a 572689i bk12: 14104a 538153i bk13: 13662a 541776i bk14: 14314a 501043i bk15: 13782a 501065i 
bw_dist = 0.264	0.238	0.000	0.452	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7201
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=568482 n_act=67728 n_pre=67713 n_req=126657 n_req_1=70134 n_req_2=56523 n_req_3=0 n_rd=193914 n_write=63199 bw_util=0.4849 bw_util_1=0.2622 bw_util_2=0.2227 bw_util_3=0 blp=6.089944 blp_1= 3.483757 blp_2= 2.694575 blp_3= -nan
 n_activity=915766 dram_eff=0.5089 dram_eff_1=0.2751 dram_eff_2=0.2337 dram_eff_3=0
bk0: 12802a 591584i bk1: 13168a 571675i bk2: 11104a 676361i bk3: 11028a 668310i bk4: 10964a 672944i bk5: 11252a 657931i bk6: 10916a 667656i bk7: 10992a 653009i bk8: 10828a 692140i bk9: 11194a 669319i bk10: 12754a 596173i bk11: 12402a 593126i bk12: 13326a 575633i bk13: 13740a 558202i bk14: 13832a 533453i bk15: 13612a 527178i 
bw_dist = 0.262	0.223	0.000	0.468	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.47995
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=556239 n_act=70734 n_pre=70718 n_req=130009 n_req_1=70646 n_req_2=59363 n_req_3=0 n_rd=199430 n_write=63915 bw_util=0.4977 bw_util_1=0.264 bw_util_2=0.2337 bw_util_3=0 blp=6.528706 blp_1= 3.631995 blp_2= 2.908730 blp_3= -nan
 n_activity=914989 dram_eff=0.5227 dram_eff_1=0.2773 dram_eff_2=0.2455 dram_eff_3=0
bk0: 13714a 550166i bk1: 13816a 551404i bk2: 11924a 649290i bk3: 11930a 641203i bk4: 11326a 643970i bk5: 11674a 635628i bk6: 10922a 648850i bk7: 11038a 642298i bk8: 11110a 664939i bk9: 11260a 654420i bk10: 12494a 570686i bk11: 12678a 566465i bk12: 13692a 545400i bk13: 13906a 536558i bk14: 13932a 507678i bk15: 14014a 496193i 
bw_dist = 0.264	0.234	0.000	0.454	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.4998
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961036 n_nop=565799 n_act=68334 n_pre=68318 n_req=127446 n_req_1=70459 n_req_2=56987 n_req_3=0 n_rd=194778 n_write=63807 bw_util=0.4875 bw_util_1=0.2634 bw_util_2=0.2241 bw_util_3=0 blp=6.206028 blp_1= 3.535998 blp_2= 2.749766 blp_3= -nan
 n_activity=915173 dram_eff=0.512 dram_eff_1=0.2766 dram_eff_2=0.2353 dram_eff_3=0
bk0: 12994a 580473i bk1: 12902a 576667i bk2: 11436a 665078i bk3: 11416a 661604i bk4: 11178a 662458i bk5: 10782a 666449i bk6: 10776a 659121i bk7: 11124a 654150i bk8: 11150a 672529i bk9: 10984a 670127i bk10: 12508a 588968i bk11: 12614a 584661i bk12: 13556a 567234i bk13: 13576a 550494i bk14: 13832a 521502i bk15: 13950a 518312i 
bw_dist = 0.263	0.224	0.000	0.465	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.74557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112991, Miss = 49982, Miss_rate = 0.442, Pending_hits = 2857, Reservation_fails = 18394
L2_cache_bank[1]: Access = 111725, Miss = 50774, Miss_rate = 0.454, Pending_hits = 2950, Reservation_fails = 21580
L2_cache_bank[2]: Access = 112509, Miss = 48713, Miss_rate = 0.433, Pending_hits = 2754, Reservation_fails = 14242
L2_cache_bank[3]: Access = 110837, Miss = 48913, Miss_rate = 0.441, Pending_hits = 2861, Reservation_fails = 16744
L2_cache_bank[4]: Access = 111727, Miss = 50835, Miss_rate = 0.455, Pending_hits = 2916, Reservation_fails = 21730
L2_cache_bank[5]: Access = 110834, Miss = 49808, Miss_rate = 0.449, Pending_hits = 2999, Reservation_fails = 18175
L2_cache_bank[6]: Access = 109701, Miss = 48263, Miss_rate = 0.440, Pending_hits = 2705, Reservation_fails = 10207
L2_cache_bank[7]: Access = 111740, Miss = 48697, Miss_rate = 0.436, Pending_hits = 2821, Reservation_fails = 15240
L2_cache_bank[8]: Access = 111154, Miss = 49562, Miss_rate = 0.446, Pending_hits = 2843, Reservation_fails = 17715
L2_cache_bank[9]: Access = 114656, Miss = 50161, Miss_rate = 0.437, Pending_hits = 2989, Reservation_fails = 21922
L2_cache_bank[10]: Access = 110336, Miss = 48717, Miss_rate = 0.442, Pending_hits = 2704, Reservation_fails = 15268
L2_cache_bank[11]: Access = 112014, Miss = 48674, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 14190
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 112991, Miss = 49982 (0.442), PendingHit = 2857 (0.0253)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111725, Miss = 50774 (0.454), PendingHit = 2950 (0.0264)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 112509, Miss = 48713 (0.433), PendingHit = 2754 (0.0245)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110837, Miss = 48913 (0.441), PendingHit = 2861 (0.0258)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111727, Miss = 50835 (0.455), PendingHit = 2916 (0.0261)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110834, Miss = 49808 (0.449), PendingHit = 2999 (0.0271)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109701, Miss = 48263 (0.44), PendingHit = 2705 (0.0247)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111740, Miss = 48697 (0.436), PendingHit = 2821 (0.0252)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111154, Miss = 49562 (0.446), PendingHit = 2843 (0.0256)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 114656, Miss = 50161 (0.437), PendingHit = 2989 (0.0261)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110336, Miss = 48717 (0.442), PendingHit = 2704 (0.0245)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 112014, Miss = 48674 (0.435), PendingHit = 2865 (0.0256)
L2 Cache Total Miss Rate = 0.443
Stream 1: L2 Cache Miss Rate = 0.526
Stream 2: L2 Cache Miss Rate = 0.388
Stream 1: Accesses  = 533007
Stream 1: Misses  = 280174
Stream 2: Accesses  = 807217
Stream 2: Misses  = 312925
Stream 1+2: Accesses  = 1340224
Stream 1+2: Misses  = 593099
Total Accesses  = 1340224
MPKI-CORES
CORE_L2MPKI_0	1.104
CORE_L2MPKI_1	1.802
CORE_L2MPKI_2	1.198
CORE_L2MPKI_3	1.855
CORE_L2MPKI_4	1.153
CORE_L2MPKI_5	1.960
CORE_L2MPKI_6	1.153
CORE_L2MPKI_7	2.088
CORE_L2MPKI_8	1.019
CORE_L2MPKI_9	1.541
CORE_L2MPKI_10	1.225
CORE_L2MPKI_11	1.894
CORE_L2MPKI_12	0.743
CORE_L2MPKI_13	1.479
CORE_L2MPKI_14	0.957
CORE_L2MPKI_15	2.401
CORE_L2MPKI_16	0.726
CORE_L2MPKI_17	1.590
CORE_L2MPKI_18	0.877
CORE_L2MPKI_19	2.201
CORE_L2MPKI_20	0.805
CORE_L2MPKI_21	1.702
CORE_L2MPKI_22	0.849
CORE_L2MPKI_23	2.302
CORE_L2MPKI_24	0.733
CORE_L2MPKI_25	1.344
CORE_L2MPKI_26	0.791
CORE_L2MPKI_27	2.153
CORE_L2MPKI_28	0.600
CORE_L2MPKI_29	1.674
CORE_L2MPKI_30	28.245
CORE_L2MPKI_31	28.868
CORE_L2MPKI_32	30.081
CORE_L2MPKI_33	28.051
CORE_L2MPKI_34	29.752
CORE_L2MPKI_35	29.536
CORE_L2MPKI_36	31.912
CORE_L2MPKI_37	30.144
CORE_L2MPKI_38	30.288
CORE_L2MPKI_39	29.573
CORE_L2MPKI_40	30.568
CORE_L2MPKI_41	29.901
CORE_L2MPKI_42	30.538
CORE_L2MPKI_43	30.005
CORE_L2MPKI_44	31.228
CORE_L2MPKI_45	29.448
CORE_L2MPKI_46	29.777
CORE_L2MPKI_47	29.326
CORE_L2MPKI_48	31.829
CORE_L2MPKI_49	30.188
CORE_L2MPKI_50	30.636
CORE_L2MPKI_51	30.083
CORE_L2MPKI_52	33.148
CORE_L2MPKI_53	30.700
CORE_L2MPKI_54	30.599
CORE_L2MPKI_55	30.553
CORE_L2MPKI_56	32.265
CORE_L2MPKI_57	30.191
CORE_L2MPKI_58	31.776
CORE_L2MPKI_59	30.795
Avg_MPKI_Stream1= 1.397
Avg_MPKI_Stream2= 30.333
MISSES-CORES
CORE_MISSES_0	11033
CORE_MISSES_1	13001
CORE_MISSES_2	12601
CORE_MISSES_3	13287
CORE_MISSES_4	12505
CORE_MISSES_5	11816
CORE_MISSES_6	10578
CORE_MISSES_7	11040
CORE_MISSES_8	10683
CORE_MISSES_9	11230
CORE_MISSES_10	8600
CORE_MISSES_11	8676
CORE_MISSES_12	6608
CORE_MISSES_13	10062
CORE_MISSES_14	6719
CORE_MISSES_15	8886
CORE_MISSES_16	5980
CORE_MISSES_17	10788
CORE_MISSES_18	7285
CORE_MISSES_19	8707
CORE_MISSES_20	7164
CORE_MISSES_21	10481
CORE_MISSES_22	6491
CORE_MISSES_23	8517
CORE_MISSES_24	6050
CORE_MISSES_25	9117
CORE_MISSES_26	6063
CORE_MISSES_27	9903
CORE_MISSES_28	4949
CORE_MISSES_29	11354
CORE_MISSES_30	10010
CORE_MISSES_31	10715
CORE_MISSES_32	10119
CORE_MISSES_33	10195
CORE_MISSES_34	10600
CORE_MISSES_35	10391
CORE_MISSES_36	10577
CORE_MISSES_37	10380
CORE_MISSES_38	10224
CORE_MISSES_39	10414
CORE_MISSES_40	10134
CORE_MISSES_41	10472
CORE_MISSES_42	10285
CORE_MISSES_43	10503
CORE_MISSES_44	10210
CORE_MISSES_45	10792
CORE_MISSES_46	10820
CORE_MISSES_47	10713
CORE_MISSES_48	10317
CORE_MISSES_49	10593
CORE_MISSES_50	10341
CORE_MISSES_51	10385
CORE_MISSES_52	10561
CORE_MISSES_53	10637
CORE_MISSES_54	10315
CORE_MISSES_55	10595
CORE_MISSES_56	10393
CORE_MISSES_57	10238
CORE_MISSES_58	10575
CORE_MISSES_59	10421
L2_MISSES = 593099
L2_total_cache_accesses = 1340224
L2_total_cache_misses = 593099
L2_total_cache_miss_rate = 0.4425
L2_total_cache_pending_hits = 34264
L2_total_cache_reservation_fails = 205407
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 480183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 426309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 148592
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51702
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1362
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4997
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5052052
icnt_total_pkts_simt_to_mem=2034650
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     326.4889
gpu_ipc_2 =      13.5792
gpu_tot_sim_cycle_stream_1 = 890519
gpu_tot_sim_cycle_stream_2 = 890506
gpu_sim_insn_1 = 290744576
gpu_sim_insn_2 = 12092350
gpu_sim_cycle = 890527
gpu_sim_insn = 302836926
gpu_ipc =     340.0648
gpu_tot_sim_cycle = 890527
gpu_tot_sim_insn = 302836926
gpu_tot_ipc =     340.0648
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3271796
gpu_stall_icnt2sh    = 5656839
gpu_total_sim_rate=211330

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7834419
	L1I_total_cache_misses = 22862
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9546
L1D_cache:
	L1D_cache_core[0]: Access = 40800, Miss = 29601, Miss_rate = 0.726, Pending_hits = 3699, Reservation_fails = 204801
	L1D_cache_core[1]: Access = 34800, Miss = 24250, Miss_rate = 0.697, Pending_hits = 3480, Reservation_fails = 82023
	L1D_cache_core[2]: Access = 42200, Miss = 30404, Miss_rate = 0.720, Pending_hits = 3684, Reservation_fails = 196362
	L1D_cache_core[3]: Access = 32650, Miss = 22455, Miss_rate = 0.688, Pending_hits = 3384, Reservation_fails = 76418
	L1D_cache_core[4]: Access = 43150, Miss = 30907, Miss_rate = 0.716, Pending_hits = 3995, Reservation_fails = 219049
	L1D_cache_core[5]: Access = 32550, Miss = 22050, Miss_rate = 0.677, Pending_hits = 3470, Reservation_fails = 77175
	L1D_cache_core[6]: Access = 37950, Miss = 27651, Miss_rate = 0.729, Pending_hits = 3467, Reservation_fails = 191598
	L1D_cache_core[7]: Access = 26600, Miss = 18306, Miss_rate = 0.688, Pending_hits = 2793, Reservation_fails = 70232
	L1D_cache_core[8]: Access = 40850, Miss = 29551, Miss_rate = 0.723, Pending_hits = 3641, Reservation_fails = 202431
	L1D_cache_core[9]: Access = 35050, Miss = 23650, Miss_rate = 0.675, Pending_hits = 3809, Reservation_fails = 84814
	L1D_cache_core[10]: Access = 35650, Miss = 25250, Miss_rate = 0.708, Pending_hits = 3460, Reservation_fails = 107715
	L1D_cache_core[11]: Access = 26300, Miss = 18500, Miss_rate = 0.703, Pending_hits = 2620, Reservation_fails = 27284
	L1D_cache_core[12]: Access = 38100, Miss = 27800, Miss_rate = 0.730, Pending_hits = 3321, Reservation_fails = 155607
	L1D_cache_core[13]: Access = 33650, Miss = 22750, Miss_rate = 0.676, Pending_hits = 3497, Reservation_fails = 78079
	L1D_cache_core[14]: Access = 35950, Miss = 25450, Miss_rate = 0.708, Pending_hits = 3677, Reservation_fails = 124070
	L1D_cache_core[15]: Access = 24250, Miss = 16750, Miss_rate = 0.691, Pending_hits = 2679, Reservation_fails = 22420
	L1D_cache_core[16]: Access = 36200, Miss = 26750, Miss_rate = 0.739, Pending_hits = 3065, Reservation_fails = 124986
	L1D_cache_core[17]: Access = 32900, Miss = 22503, Miss_rate = 0.684, Pending_hits = 3506, Reservation_fails = 64389
	L1D_cache_core[18]: Access = 38500, Miss = 27102, Miss_rate = 0.704, Pending_hits = 3869, Reservation_fails = 143151
	L1D_cache_core[19]: Access = 25650, Miss = 17700, Miss_rate = 0.690, Pending_hits = 2663, Reservation_fails = 24568
	L1D_cache_core[20]: Access = 36050, Miss = 26050, Miss_rate = 0.723, Pending_hits = 3257, Reservation_fails = 156658
	L1D_cache_core[21]: Access = 29350, Miss = 19850, Miss_rate = 0.676, Pending_hits = 3311, Reservation_fails = 56210
	L1D_cache_core[22]: Access = 33750, Miss = 24250, Miss_rate = 0.719, Pending_hits = 3343, Reservation_fails = 121068
	L1D_cache_core[23]: Access = 22650, Miss = 15650, Miss_rate = 0.691, Pending_hits = 2516, Reservation_fails = 22530
	L1D_cache_core[24]: Access = 34600, Miss = 25100, Miss_rate = 0.725, Pending_hits = 3073, Reservation_fails = 120315
	L1D_cache_core[25]: Access = 30200, Miss = 20700, Miss_rate = 0.685, Pending_hits = 3247, Reservation_fails = 68274
	L1D_cache_core[26]: Access = 34350, Miss = 24350, Miss_rate = 0.709, Pending_hits = 3402, Reservation_fails = 119094
	L1D_cache_core[27]: Access = 25700, Miss = 17700, Miss_rate = 0.689, Pending_hits = 2815, Reservation_fails = 34831
	L1D_cache_core[28]: Access = 34600, Miss = 25100, Miss_rate = 0.725, Pending_hits = 3095, Reservation_fails = 138934
	L1D_cache_core[29]: Access = 30200, Miss = 20700, Miss_rate = 0.685, Pending_hits = 3304, Reservation_fails = 68090
	L1D_cache_core[30]: Access = 37936, Miss = 30154, Miss_rate = 0.795, Pending_hits = 2249, Reservation_fails = 699415
	L1D_cache_core[31]: Access = 37788, Miss = 29811, Miss_rate = 0.789, Pending_hits = 2269, Reservation_fails = 663695
	L1D_cache_core[32]: Access = 35401, Miss = 27871, Miss_rate = 0.787, Pending_hits = 2159, Reservation_fails = 643133
	L1D_cache_core[33]: Access = 51057, Miss = 41238, Miss_rate = 0.808, Pending_hits = 3114, Reservation_fails = 763551
	L1D_cache_core[34]: Access = 50740, Miss = 40798, Miss_rate = 0.804, Pending_hits = 3174, Reservation_fails = 756062
	L1D_cache_core[35]: Access = 42768, Miss = 33845, Miss_rate = 0.791, Pending_hits = 2569, Reservation_fails = 712478
	L1D_cache_core[36]: Access = 37070, Miss = 29164, Miss_rate = 0.787, Pending_hits = 2199, Reservation_fails = 671809
	L1D_cache_core[37]: Access = 35642, Miss = 28035, Miss_rate = 0.787, Pending_hits = 2159, Reservation_fails = 658456
	L1D_cache_core[38]: Access = 36082, Miss = 28578, Miss_rate = 0.792, Pending_hits = 2155, Reservation_fails = 679133
	L1D_cache_core[39]: Access = 37343, Miss = 29143, Miss_rate = 0.780, Pending_hits = 2246, Reservation_fails = 671248
	L1D_cache_core[40]: Access = 36644, Miss = 28638, Miss_rate = 0.782, Pending_hits = 2216, Reservation_fails = 673678
	L1D_cache_core[41]: Access = 37995, Miss = 29576, Miss_rate = 0.778, Pending_hits = 2164, Reservation_fails = 678228
	L1D_cache_core[42]: Access = 36144, Miss = 28489, Miss_rate = 0.788, Pending_hits = 2198, Reservation_fails = 674793
	L1D_cache_core[43]: Access = 36298, Miss = 28714, Miss_rate = 0.791, Pending_hits = 2158, Reservation_fails = 660141
	L1D_cache_core[44]: Access = 37516, Miss = 29630, Miss_rate = 0.790, Pending_hits = 2107, Reservation_fails = 689726
	L1D_cache_core[45]: Access = 39787, Miss = 31116, Miss_rate = 0.782, Pending_hits = 2479, Reservation_fails = 668964
	L1D_cache_core[46]: Access = 40920, Miss = 32476, Miss_rate = 0.794, Pending_hits = 2516, Reservation_fails = 683042
	L1D_cache_core[47]: Access = 40157, Miss = 31799, Miss_rate = 0.792, Pending_hits = 2512, Reservation_fails = 686424
	L1D_cache_core[48]: Access = 36011, Miss = 28446, Miss_rate = 0.790, Pending_hits = 2135, Reservation_fails = 673713
	L1D_cache_core[49]: Access = 38008, Miss = 30162, Miss_rate = 0.794, Pending_hits = 2282, Reservation_fails = 677646
	L1D_cache_core[50]: Access = 36982, Miss = 29277, Miss_rate = 0.792, Pending_hits = 2236, Reservation_fails = 680006
	L1D_cache_core[51]: Access = 38269, Miss = 30249, Miss_rate = 0.790, Pending_hits = 2299, Reservation_fails = 696818
	L1D_cache_core[52]: Access = 36295, Miss = 28820, Miss_rate = 0.794, Pending_hits = 2124, Reservation_fails = 669351
	L1D_cache_core[53]: Access = 38269, Miss = 29981, Miss_rate = 0.783, Pending_hits = 2281, Reservation_fails = 691905
	L1D_cache_core[54]: Access = 37737, Miss = 29797, Miss_rate = 0.790, Pending_hits = 2172, Reservation_fails = 693551
	L1D_cache_core[55]: Access = 37627, Miss = 29653, Miss_rate = 0.788, Pending_hits = 2191, Reservation_fails = 669104
	L1D_cache_core[56]: Access = 36512, Miss = 28957, Miss_rate = 0.793, Pending_hits = 2217, Reservation_fails = 674713
	L1D_cache_core[57]: Access = 36099, Miss = 28481, Miss_rate = 0.789, Pending_hits = 2149, Reservation_fails = 670508
	L1D_cache_core[58]: Access = 38234, Miss = 30236, Miss_rate = 0.791, Pending_hits = 2277, Reservation_fails = 683275
	L1D_cache_core[59]: Access = 37064, Miss = 29157, Miss_rate = 0.787, Pending_hits = 2237, Reservation_fails = 669032
	L1D_total_cache_accesses = 2159595
	L1D_total_cache_misses = 1621121
	L1D_total_cache_miss_rate = 0.7507
	L1D_total_cache_pending_hits = 168385
	L1D_total_cache_reservation_fails = 23666774
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 555479
	L1C_total_cache_misses = 1756
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 10063
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 367268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1123789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19989779
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 553723
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1756
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 10063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 497332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3676995
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7811557
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22862
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9546
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
25737, 37080, 37140, 28932, 35580, 35580, 35640, 27432, 36580, 36580, 36640, 28432, 26310, 26310, 26355, 20199, 9270, 9270, 9285, 7233, 
gpgpu_n_tot_thrd_icount = 470934624
gpgpu_n_tot_w_icount = 14716707
gpgpu_n_stall_shd_mem = 25110644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1123720
gpgpu_n_mem_write_global = 500280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 7902124
gpgpu_n_store_insn = 4379002
gpgpu_n_shmem_insn = 54199840
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11594212
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 10063
gpgpu_stall_shd_mem[c_mem][bk_conf] = 10063
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25100581
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39475766	W0_Idle:6174771	W0_Scoreboard:33393759	W1:587094	W2:161605	W3:1182480	W4:1682808	W5:128849	W6:419351	W7:27042	W8:10818	W9:4488	W10:34294	W11:1403	W12:389086	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:13047	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:1096992	W32:8785574
Warp Occupancy Distribution:
Stall:4162472	W0_Idle:972826	W0_Scoreboard:29149860	W1:400000	W2:0	W3:1016992	W4:1548160	W5:32080	W6:368920	W7:0	W8:0	W9:0	W10:32080	W11:0	W12:387720	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1600	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1096992	W32:8620864
Warp Occupancy Distribution:
Stall:35313294	W0_Idle:5201945	W0_Scoreboard:4243899	W1:187094	W2:161605	W3:165488	W4:134648	W5:96769	W6:50431	W7:27042	W8:10818	W9:4488	W10:2214	W11:1403	W12:1366	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:164710
warp_utilization0: 0.156964
warp_utilization1: 0.282596
warp_utilization2: 0.026360
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8989760 {8:1123720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32019584 {40:335170,72:60034,136:105076,}
traffic_breakdown_coretomem[INST_ACC_R] = 16080 {8:2010,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 152708960 {136:1122860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4002240 {8:500280,}
traffic_breakdown_memtocore[INST_ACC_R] = 273360 {136:2010,}
maxmrqlatency = 1191 
maxdqlatency = 0 
maxmflatency = 3595 
averagemflatency = 667 
averagemflatency_1 = 541 
averagemflatency_2= 765 
averagemrqlatency_1 = 56 
averagemrqlatency_2 = 43 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 890526 
mrq_lat_table:338506 	16276 	21426 	47150 	137199 	167317 	165914 	94520 	20940 	1340 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130388 	452707 	811955 	226802 	1347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	144217 	83374 	79037 	136658 	252308 	491649 	396584 	41745 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	107046 	863028 	149401 	3422 	22 	0 	0 	1 	2 	1314 	3374 	11805 	27295 	59337 	100783 	117556 	178813 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	304 	1437 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        27        32        56        69        70        60        78        66        72        52        45        34        44        38        56 
dram[1]:        53        32        40        37        63        75        73        41        70        75        52        30        42        35        46        37 
dram[2]:        63        51        43        59        66        72        69        37        63        78        62        42        29        29        29        43 
dram[3]:        51        57        50        33        68        75        65        44        77        76        46        57        36        44        33        59 
dram[4]:        29        69        51        32        65        71        63        32        74        70        51        56        41        51        35        62 
dram[5]:        26        69        53        37        64        72        73        32        74        70        45        62        35        35        30        59 
maximum service time to same row:
dram[0]:     11218     12100     13293     13735     14678     14409     12382     12425     12308     11038      9732      7671     20319     23068     12400      8653 
dram[1]:      8093     10500     12532     13727     11943     14450     16112     16095     12192     10306     12832     13776     15090     15177     10463     10494 
dram[2]:      8194     14354     11788     13799     14093     11951     16164     16142     12157     10434     14311     12213     20018     13499     19414     14810 
dram[3]:      8373     11781     13738     13893     14458     11955     16121     16091     12172      7861      8657     17310     19223     10494     18779     10479 
dram[4]:      7904     11467     13738     13916     14459     13027     16156     16213     11718      7914      7650     13028     19763     13806     12232     11584 
dram[5]:     12077      8277     13737     13618     14435     14733     16088     16184      8897      9224     14632     17133     16485      6616     10466     10443 
average row accesses per activate:
dram[0]:  2.032911  2.080818  2.059718  2.051540  2.050000  2.090524  2.090198  2.096833  2.118598  2.118128  2.057190  2.077231  2.041601  2.030452  2.099628  2.158585 
dram[1]:  2.053754  2.077410  2.035489  2.085611  2.052188  2.124326  2.067950  2.130782  2.106552  2.236873  2.046364  2.089055  2.010122  2.079668  2.080875  2.143739 
dram[2]:  2.046896  2.089880  2.086452  2.098230  2.051383  2.103604  2.183058  2.128957  2.092362  2.156752  2.124606  2.101695  2.060764  2.077717  2.164520  2.174073 
dram[3]:  2.071171  2.071765  2.149976  2.055668  2.193972  2.073906  2.169726  2.114306  2.262741  2.082765  2.154726  2.044782  2.087068  1.999142  2.177175  2.059340 
dram[4]:  2.088785  2.018035  2.124972  2.020286  2.069331  2.036056  2.142655  2.077047  2.153229  2.037156  2.090943  2.023788  2.071416  2.020370  2.129060  2.108674 
dram[5]:  2.095714  2.046331  2.079036  2.114448  2.100369  2.135885  2.121112  2.135728  2.119165  2.144297  2.029514  2.082381  2.046911  2.056328  2.171364  2.149431 
average row locality = 1010591/483139 = 2.091719
average row locality_1 = 629045/271812 = 2.314265
average row locality_2 = 381546/211327 = 1.805477
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7962      8046      6757      7016      6689      6755      6471      6539      6454      6637      7270      7453      7887      8029      8152      8144 
dram[1]:      7690      7644      6766      6660      6400      6433      6509      6488      6419      6497      7342      7257      7754      7851      7969      8119 
dram[2]:      8082      7837      6946      6905      6736      6715      6506      6476      6583      6548      7480      7259      8036      7802      8251      7988 
dram[3]:      7513      7725      6532      6541      6403      6536      6477      6451      6277      6480      7376      7206      7659      7868      8051      7904 
dram[4]:      7885      7982      6864      6886      6545      6738      6452      6457      6439      6532      7211      7327      7834      7925      8070      8102 
dram[5]:      7645      7565      6740      6699      6484      6314      6395      6552      6471      6385      7257      7306      7783      7778      8049      8085 
total reads: 687965
bank skew: 8251/6277 = 1.31
chip skew: 116261/112999 = 1.03
number of total write accesses:
dram[0]:      4083      4158      2590      2577      2618      2621      2613      2599      2853      2956      3845      3951      3744      3906      4261      4365 
dram[1]:      4154      4164      2583      2573      2605      2623      2621      2587      2873      3003      3913      3909      3764      3922      4304      4379 
dram[2]:      4183      4161      2587      2579      2606      2625      2617      2604      2841      2987      3978      3901      3834      3881      4353      4389 
dram[3]:      3982      4140      2571      2580      2623      2612      2625      2594      2869      2982      3932      3707      3751      3783      4311      4069 
dram[4]:      4184      3991      2573      2575      2618      2636      2620      2601      2962      2953      3963      3818      3913      3779      4385      4297 
dram[5]:      4091      4007      2572      2594      2619      2614      2607      2606      2972      2977      3883      3816      3780      3904      4356      4386 
total reads: 322626
bank skew: 4389/2571 = 1.71
chip skew: 54126/53131 = 1.02
average mf latency per bank:
dram[0]:        836       835       779       783       782       789       765       775       780       847      2198      2124      1631      1450       861       844
dram[1]:        837       814       771       754       766       745       763       741       766       798      2159      2085      1644      1415       855       815
dram[2]:        831       816       775       762       762       762       745       743       767       809      2140      2099      1449      1422       856       828
dram[3]:        775       832       709       774       710       781       703       768       713       816      2011      2321      1376      1481       794       853
dram[4]:        821      1094       760       803       761       803       748       785       800       866      2110      2342      1449      1520       826       883
dram[5]:        796       822       734       756       733       757       740       749       796       815      2065      2232      1410      1456       815       842
maximum mf latency per bank:
dram[0]:       2861      3374      2644      3595      2645      2802      2274      2299      2341      2599      2623      2544      2378      3408      2480      2522
dram[1]:       2294      2658      2739      2232      2833      2333      2284      2447      2223      2868      2489      2510      3103      2395      2454      2594
dram[2]:       2552      2475      2416      3075      2478      2615      2255      2085      2333      2390      2351      2219      2604      3146      2489      2589
dram[3]:       2396      2412      2315      2295      2463      2484      2246      2071      2298      2945      2334      2163      2179      2579      2426      2297
dram[4]:       2598      2497      2269      2963      2702      2469      2461      2068      2571      3142      2616      2556      2832      2695      2549      2523
dram[5]:       2260      2317      2641      2762      2598      2552      2491      2250      2472      2226      2896      2868      2531      3045      2546      2843
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=697826 n_act=81831 n_pre=81815 n_req=154310 n_req_1=88293 n_req_2=66017 n_req_3=0 n_rd=232522 n_write=81501 bw_util=0.4809 bw_util_1=0.2686 bw_util_2=0.2123 bw_util_3=0 blp=6.113113 blp_1= 3.494025 blp_2= 2.793947 blp_3= -nan
 n_activity=1123486 dram_eff=0.5032 dram_eff_1=0.281 dram_eff_2=0.2221 dram_eff_3=0
bk0: 15924a 707552i bk1: 16092a 698663i bk2: 13514a 821095i bk3: 14032a 804496i bk4: 13378a 809669i bk5: 13510a 804972i bk6: 12942a 811337i bk7: 13078a 800135i bk8: 12908a 840701i bk9: 13274a 818040i bk10: 14540a 737266i bk11: 14906a 713915i bk12: 15774a 713275i bk13: 16058a 687766i bk14: 16304a 652864i bk15: 16288a 646613i 
bw_dist = 0.269	0.212	0.000	0.475	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.70969
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=705122 n_act=80418 n_pre=80402 n_req=151799 n_req_1=87598 n_req_2=64201 n_req_3=0 n_rd=227596 n_write=81957 bw_util=0.4723 bw_util_1=0.2666 bw_util_2=0.2057 bw_util_3=0 blp=5.932073 blp_1= 3.443695 blp_2= 2.696572 blp_3= -nan
 n_activity=1124259 dram_eff=0.4938 dram_eff_1=0.2787 dram_eff_2=0.2151 dram_eff_3=0
bk0: 15380a 720683i bk1: 15288a 714647i bk2: 13532a 823169i bk3: 13320a 823899i bk4: 12800a 826856i bk5: 12866a 827477i bk6: 13018a 815468i bk7: 12976a 813048i bk8: 12838a 842048i bk9: 12994a 836722i bk10: 14684a 738016i bk11: 14514a 737152i bk12: 15508a 718270i bk13: 15702a 709437i bk14: 15938a 669493i bk15: 16238a 656206i 
bw_dist = 0.267	0.206	0.000	0.484	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.11135
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=699673 n_act=80787 n_pre=80771 n_req=154531 n_req_1=88236 n_req_2=66295 n_req_3=0 n_rd=232298 n_write=81966 bw_util=0.4811 bw_util_1=0.2684 bw_util_2=0.2127 bw_util_3=0 blp=6.074743 blp_1= 3.477095 blp_2= 2.775613 blp_3= -nan
 n_activity=1123381 dram_eff=0.5034 dram_eff_1=0.2808 dram_eff_2=0.2226 dram_eff_3=0
bk0: 16164a 707109i bk1: 15674a 706088i bk2: 13892a 814734i bk3: 13810a 816454i bk4: 13470a 809999i bk5: 13430a 810487i bk6: 13012a 815612i bk7: 12952a 810614i bk8: 13166a 835191i bk9: 13096a 823274i bk10: 14960a 726795i bk11: 14518a 728752i bk12: 16072a 696162i bk13: 15604a 699773i bk14: 16502a 654326i bk15: 15976a 652886i 
bw_dist = 0.268	0.213	0.000	0.475	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.84696
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=710998 n_act=78903 n_pre=78887 n_req=150567 n_req_1=87677 n_req_2=62890 n_req_3=0 n_rd=225998 n_write=80709 bw_util=0.4689 bw_util_1=0.2667 bw_util_2=0.2022 bw_util_3=0 blp=5.782222 blp_1= 3.392888 blp_2= 2.621374 blp_3= -nan
 n_activity=1123083 dram_eff=0.4908 dram_eff_1=0.2792 dram_eff_2=0.2116 dram_eff_3=0
bk0: 15026a 744645i bk1: 15450a 722100i bk2: 13064a 840927i bk3: 13082a 828701i bk4: 12806a 837208i bk5: 13072a 821749i bk6: 12954a 829366i bk7: 12902a 815428i bk8: 12554a 860338i bk9: 12960a 833514i bk10: 14752a 752610i bk11: 14412a 748308i bk12: 15318a 733248i bk13: 15736a 715463i bk14: 16102a 683613i bk15: 15808a 679604i 
bw_dist = 0.267	0.202	0.000	0.487	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.87718
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=700323 n_act=81528 n_pre=81513 n_req=153405 n_req_1=88120 n_req_2=65285 n_req_3=0 n_rd=230496 n_write=81635 bw_util=0.4776 bw_util_1=0.268 bw_util_2=0.2096 bw_util_3=0 blp=6.125319 blp_1= 3.511799 blp_2= 2.799718 blp_3= -nan
 n_activity=1121053 dram_eff=0.5008 dram_eff_1=0.281 dram_eff_2=0.2197 dram_eff_3=0
bk0: 15770a 706426i bk1: 15964a 705484i bk2: 13728a 815732i bk3: 13772a 807999i bk4: 13088a 811860i bk5: 13476a 801190i bk6: 12904a 812508i bk7: 12914a 806813i bk8: 12878a 831594i bk9: 13064a 820410i bk10: 14422a 728319i bk11: 14654a 722541i bk12: 15668a 702331i bk13: 15850a 696356i bk14: 16140a 659596i bk15: 16204a 647372i 
bw_dist = 0.268	0.210	0.000	0.476	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.68136
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=707566 n_act=79672 n_pre=79656 n_req=151532 n_req_1=87962 n_req_2=63570 n_req_3=0 n_rd=227014 n_write=81587 bw_util=0.4714 bw_util_1=0.2676 bw_util_2=0.2038 bw_util_3=0 blp=5.893707 blp_1= 3.441433 blp_2= 2.673291 blp_3= -nan
 n_activity=1122079 dram_eff=0.4939 dram_eff_1=0.2803 dram_eff_2=0.2135 dram_eff_3=0
bk0: 15290a 732279i bk1: 15130a 725759i bk2: 13480a 826416i bk3: 13398a 824312i bk4: 12968a 826444i bk5: 12628a 832063i bk6: 12790a 821207i bk7: 13104a 815770i bk8: 12942a 837229i bk9: 12770a 834874i bk10: 14514a 741462i bk11: 14612a 738462i bk12: 15564a 723566i bk13: 15556a 706351i bk14: 16098a 672260i bk15: 16170a 667261i 
bw_dist = 0.268	0.204	0.000	0.483	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.14207

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136615, Miss = 57645, Miss_rate = 0.422, Pending_hits = 4744, Reservation_fails = 19610
L2_cache_bank[1]: Access = 134904, Miss = 58620, Miss_rate = 0.435, Pending_hits = 4801, Reservation_fails = 22614
L2_cache_bank[2]: Access = 136870, Miss = 56850, Miss_rate = 0.415, Pending_hits = 4685, Reservation_fails = 15068
L2_cache_bank[3]: Access = 134589, Miss = 56949, Miss_rate = 0.423, Pending_hits = 4841, Reservation_fails = 17327
L2_cache_bank[4]: Access = 134913, Miss = 58620, Miss_rate = 0.435, Pending_hits = 4790, Reservation_fails = 22819
L2_cache_bank[5]: Access = 134147, Miss = 57533, Miss_rate = 0.429, Pending_hits = 4907, Reservation_fails = 19207
L2_cache_bank[6]: Access = 133582, Miss = 56289, Miss_rate = 0.421, Pending_hits = 4619, Reservation_fails = 10641
L2_cache_bank[7]: Access = 135846, Miss = 56711, Miss_rate = 0.417, Pending_hits = 4766, Reservation_fails = 15674
L2_cache_bank[8]: Access = 134619, Miss = 57300, Miss_rate = 0.426, Pending_hits = 4752, Reservation_fails = 18857
L2_cache_bank[9]: Access = 138925, Miss = 57950, Miss_rate = 0.417, Pending_hits = 4915, Reservation_fails = 24195
L2_cache_bank[10]: Access = 134195, Miss = 56825, Miss_rate = 0.423, Pending_hits = 4609, Reservation_fails = 15993
L2_cache_bank[11]: Access = 136134, Miss = 56686, Miss_rate = 0.416, Pending_hits = 4851, Reservation_fails = 14811
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136615, Miss = 57645 (0.422), PendingHit = 4744 (0.0347)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134904, Miss = 58620 (0.435), PendingHit = 4801 (0.0356)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136870, Miss = 56850 (0.415), PendingHit = 4685 (0.0342)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134589, Miss = 56949 (0.423), PendingHit = 4841 (0.036)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134913, Miss = 58620 (0.435), PendingHit = 4790 (0.0355)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134147, Miss = 57533 (0.429), PendingHit = 4907 (0.0366)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133582, Miss = 56289 (0.421), PendingHit = 4619 (0.0346)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 135846, Miss = 56711 (0.417), PendingHit = 4766 (0.0351)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134619, Miss = 57300 (0.426), PendingHit = 4752 (0.0353)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138925, Miss = 57950 (0.417), PendingHit = 4915 (0.0354)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134195, Miss = 56825 (0.423), PendingHit = 4609 (0.0343)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136134, Miss = 56686 (0.416), PendingHit = 4851 (0.0356)
L2 Cache Total Miss Rate = 0.423
Stream 1: L2 Cache Miss Rate = 0.484
Stream 2: L2 Cache Miss Rate = 0.376
Stream 1: Accesses  = 710660
Stream 1: Misses  = 343731
Stream 2: Accesses  = 914679
Stream 2: Misses  = 344247
Stream 1+2: Accesses  = 1625339
Stream 1+2: Misses  = 687978
Total Accesses  = 1625339
MPKI-CORES
CORE_L2MPKI_0	0.947
CORE_L2MPKI_1	1.676
CORE_L2MPKI_2	1.085
CORE_L2MPKI_3	1.942
CORE_L2MPKI_4	1.006
CORE_L2MPKI_5	1.764
CORE_L2MPKI_6	1.000
CORE_L2MPKI_7	2.071
CORE_L2MPKI_8	0.927
CORE_L2MPKI_9	1.511
CORE_L2MPKI_10	0.928
CORE_L2MPKI_11	1.752
CORE_L2MPKI_12	0.653
CORE_L2MPKI_13	1.518
CORE_L2MPKI_14	0.708
CORE_L2MPKI_15	1.970
CORE_L2MPKI_16	0.639
CORE_L2MPKI_17	1.620
CORE_L2MPKI_18	0.733
CORE_L2MPKI_19	1.868
CORE_L2MPKI_20	0.773
CORE_L2MPKI_21	1.730
CORE_L2MPKI_22	0.733
CORE_L2MPKI_23	1.947
CORE_L2MPKI_24	0.679
CORE_L2MPKI_25	1.448
CORE_L2MPKI_26	0.732
CORE_L2MPKI_27	1.837
CORE_L2MPKI_28	0.573
CORE_L2MPKI_29	1.721
CORE_L2MPKI_30	26.189
CORE_L2MPKI_31	26.604
CORE_L2MPKI_32	27.441
CORE_L2MPKI_33	25.351
CORE_L2MPKI_34	26.501
CORE_L2MPKI_35	27.468
CORE_L2MPKI_36	29.912
CORE_L2MPKI_37	28.652
CORE_L2MPKI_38	28.784
CORE_L2MPKI_39	28.200
CORE_L2MPKI_40	29.167
CORE_L2MPKI_41	28.582
CORE_L2MPKI_42	28.839
CORE_L2MPKI_43	28.667
CORE_L2MPKI_44	29.655
CORE_L2MPKI_45	27.597
CORE_L2MPKI_46	28.306
CORE_L2MPKI_47	27.979
CORE_L2MPKI_48	29.789
CORE_L2MPKI_49	28.754
CORE_L2MPKI_50	29.082
CORE_L2MPKI_51	28.492
CORE_L2MPKI_52	31.219
CORE_L2MPKI_53	29.180
CORE_L2MPKI_54	28.918
CORE_L2MPKI_55	29.037
CORE_L2MPKI_56	30.526
CORE_L2MPKI_57	28.660
CORE_L2MPKI_58	29.953
CORE_L2MPKI_59	28.929
Avg_MPKI_Stream1= 1.283
Avg_MPKI_Stream2= 28.548
MISSES-CORES
CORE_MISSES_0	11984
CORE_MISSES_1	15532
CORE_MISSES_2	14321
CORE_MISSES_3	16648
CORE_MISSES_4	13584
CORE_MISSES_5	14255
CORE_MISSES_6	11851
CORE_MISSES_7	13870
CORE_MISSES_8	12187
CORE_MISSES_9	14114
CORE_MISSES_10	9723
CORE_MISSES_11	11884
CORE_MISSES_12	8067
CORE_MISSES_13	13807
CORE_MISSES_14	7487
CORE_MISSES_15	11840
CORE_MISSES_16	7472
CORE_MISSES_17	14563
CORE_MISSES_18	8626
CORE_MISSES_19	11678
CORE_MISSES_20	8945
CORE_MISSES_21	13093
CORE_MISSES_22	7557
CORE_MISSES_23	11204
CORE_MISSES_24	7426
CORE_MISSES_25	11866
CORE_MISSES_26	7554
CORE_MISSES_27	12218
CORE_MISSES_28	6270
CORE_MISSES_29	14105
CORE_MISSES_30	11005
CORE_MISSES_31	11258
CORE_MISSES_32	10650
CORE_MISSES_33	12877
CORE_MISSES_34	13136
CORE_MISSES_35	12243
CORE_MISSES_36	11338
CORE_MISSES_37	11208
CORE_MISSES_38	11151
CORE_MISSES_39	11319
CORE_MISSES_40	11186
CORE_MISSES_41	11517
CORE_MISSES_42	11219
CORE_MISSES_43	11385
CORE_MISSES_44	11317
CORE_MISSES_45	11411
CORE_MISSES_46	11651
CORE_MISSES_47	11599
CORE_MISSES_48	11079
CORE_MISSES_49	11488
CORE_MISSES_50	11329
CORE_MISSES_51	11442
CORE_MISSES_52	11485
CORE_MISSES_53	11689
CORE_MISSES_54	11320
CORE_MISSES_55	11536
CORE_MISSES_56	11480
CORE_MISSES_57	11158
CORE_MISSES_58	11614
CORE_MISSES_59	11157
L2_MISSES = 687978
L2_total_cache_accesses = 1625339
L2_total_cache_misses = 687978
L2_total_cache_miss_rate = 0.4233
L2_total_cache_pending_hits = 57280
L2_total_cache_reservation_fails = 216816
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 483972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 156131
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 272101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 203936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54335
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1755
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 186
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6234
L2_cache_data_port_util = 0.288
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6124810
icnt_total_pkts_simt_to_mem=2501612
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     326.4889
gpu_ipc_2 =      13.5792
gpu_tot_sim_cycle_stream_1 = 890519
gpu_tot_sim_cycle_stream_2 = 890506
gpu_sim_insn_1 = 290744576
gpu_sim_insn_2 = 12092350
gpu_sim_cycle = 890527
gpu_sim_insn = 302836926
gpu_ipc =     340.0648
gpu_tot_sim_cycle = 890527
gpu_tot_sim_insn = 302836926
gpu_tot_ipc =     340.0648
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3271796
gpu_stall_icnt2sh    = 5656839
gpu_total_sim_rate=211330

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7834419
	L1I_total_cache_misses = 22862
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9546
L1D_cache:
	L1D_cache_core[0]: Access = 40800, Miss = 29601, Miss_rate = 0.726, Pending_hits = 3699, Reservation_fails = 204801
	L1D_cache_core[1]: Access = 34800, Miss = 24250, Miss_rate = 0.697, Pending_hits = 3480, Reservation_fails = 82023
	L1D_cache_core[2]: Access = 42200, Miss = 30404, Miss_rate = 0.720, Pending_hits = 3684, Reservation_fails = 196362
	L1D_cache_core[3]: Access = 32650, Miss = 22455, Miss_rate = 0.688, Pending_hits = 3384, Reservation_fails = 76418
	L1D_cache_core[4]: Access = 43150, Miss = 30907, Miss_rate = 0.716, Pending_hits = 3995, Reservation_fails = 219049
	L1D_cache_core[5]: Access = 32550, Miss = 22050, Miss_rate = 0.677, Pending_hits = 3470, Reservation_fails = 77175
	L1D_cache_core[6]: Access = 37950, Miss = 27651, Miss_rate = 0.729, Pending_hits = 3467, Reservation_fails = 191598
	L1D_cache_core[7]: Access = 26600, Miss = 18306, Miss_rate = 0.688, Pending_hits = 2793, Reservation_fails = 70232
	L1D_cache_core[8]: Access = 40850, Miss = 29551, Miss_rate = 0.723, Pending_hits = 3641, Reservation_fails = 202431
	L1D_cache_core[9]: Access = 35050, Miss = 23650, Miss_rate = 0.675, Pending_hits = 3809, Reservation_fails = 84814
	L1D_cache_core[10]: Access = 35650, Miss = 25250, Miss_rate = 0.708, Pending_hits = 3460, Reservation_fails = 107715
	L1D_cache_core[11]: Access = 26300, Miss = 18500, Miss_rate = 0.703, Pending_hits = 2620, Reservation_fails = 27284
	L1D_cache_core[12]: Access = 38100, Miss = 27800, Miss_rate = 0.730, Pending_hits = 3321, Reservation_fails = 155607
	L1D_cache_core[13]: Access = 33650, Miss = 22750, Miss_rate = 0.676, Pending_hits = 3497, Reservation_fails = 78079
	L1D_cache_core[14]: Access = 35950, Miss = 25450, Miss_rate = 0.708, Pending_hits = 3677, Reservation_fails = 124070
	L1D_cache_core[15]: Access = 24250, Miss = 16750, Miss_rate = 0.691, Pending_hits = 2679, Reservation_fails = 22420
	L1D_cache_core[16]: Access = 36200, Miss = 26750, Miss_rate = 0.739, Pending_hits = 3065, Reservation_fails = 124986
	L1D_cache_core[17]: Access = 32900, Miss = 22503, Miss_rate = 0.684, Pending_hits = 3506, Reservation_fails = 64389
	L1D_cache_core[18]: Access = 38500, Miss = 27102, Miss_rate = 0.704, Pending_hits = 3869, Reservation_fails = 143151
	L1D_cache_core[19]: Access = 25650, Miss = 17700, Miss_rate = 0.690, Pending_hits = 2663, Reservation_fails = 24568
	L1D_cache_core[20]: Access = 36050, Miss = 26050, Miss_rate = 0.723, Pending_hits = 3257, Reservation_fails = 156658
	L1D_cache_core[21]: Access = 29350, Miss = 19850, Miss_rate = 0.676, Pending_hits = 3311, Reservation_fails = 56210
	L1D_cache_core[22]: Access = 33750, Miss = 24250, Miss_rate = 0.719, Pending_hits = 3343, Reservation_fails = 121068
	L1D_cache_core[23]: Access = 22650, Miss = 15650, Miss_rate = 0.691, Pending_hits = 2516, Reservation_fails = 22530
	L1D_cache_core[24]: Access = 34600, Miss = 25100, Miss_rate = 0.725, Pending_hits = 3073, Reservation_fails = 120315
	L1D_cache_core[25]: Access = 30200, Miss = 20700, Miss_rate = 0.685, Pending_hits = 3247, Reservation_fails = 68274
	L1D_cache_core[26]: Access = 34350, Miss = 24350, Miss_rate = 0.709, Pending_hits = 3402, Reservation_fails = 119094
	L1D_cache_core[27]: Access = 25700, Miss = 17700, Miss_rate = 0.689, Pending_hits = 2815, Reservation_fails = 34831
	L1D_cache_core[28]: Access = 34600, Miss = 25100, Miss_rate = 0.725, Pending_hits = 3095, Reservation_fails = 138934
	L1D_cache_core[29]: Access = 30200, Miss = 20700, Miss_rate = 0.685, Pending_hits = 3304, Reservation_fails = 68090
	L1D_cache_core[30]: Access = 37936, Miss = 30154, Miss_rate = 0.795, Pending_hits = 2249, Reservation_fails = 699415
	L1D_cache_core[31]: Access = 37788, Miss = 29811, Miss_rate = 0.789, Pending_hits = 2269, Reservation_fails = 663695
	L1D_cache_core[32]: Access = 35401, Miss = 27871, Miss_rate = 0.787, Pending_hits = 2159, Reservation_fails = 643133
	L1D_cache_core[33]: Access = 51057, Miss = 41238, Miss_rate = 0.808, Pending_hits = 3114, Reservation_fails = 763551
	L1D_cache_core[34]: Access = 50740, Miss = 40798, Miss_rate = 0.804, Pending_hits = 3174, Reservation_fails = 756062
	L1D_cache_core[35]: Access = 42768, Miss = 33845, Miss_rate = 0.791, Pending_hits = 2569, Reservation_fails = 712478
	L1D_cache_core[36]: Access = 37070, Miss = 29164, Miss_rate = 0.787, Pending_hits = 2199, Reservation_fails = 671809
	L1D_cache_core[37]: Access = 35642, Miss = 28035, Miss_rate = 0.787, Pending_hits = 2159, Reservation_fails = 658456
	L1D_cache_core[38]: Access = 36082, Miss = 28578, Miss_rate = 0.792, Pending_hits = 2155, Reservation_fails = 679133
	L1D_cache_core[39]: Access = 37343, Miss = 29143, Miss_rate = 0.780, Pending_hits = 2246, Reservation_fails = 671248
	L1D_cache_core[40]: Access = 36644, Miss = 28638, Miss_rate = 0.782, Pending_hits = 2216, Reservation_fails = 673678
	L1D_cache_core[41]: Access = 37995, Miss = 29576, Miss_rate = 0.778, Pending_hits = 2164, Reservation_fails = 678228
	L1D_cache_core[42]: Access = 36144, Miss = 28489, Miss_rate = 0.788, Pending_hits = 2198, Reservation_fails = 674793
	L1D_cache_core[43]: Access = 36298, Miss = 28714, Miss_rate = 0.791, Pending_hits = 2158, Reservation_fails = 660141
	L1D_cache_core[44]: Access = 37516, Miss = 29630, Miss_rate = 0.790, Pending_hits = 2107, Reservation_fails = 689726
	L1D_cache_core[45]: Access = 39787, Miss = 31116, Miss_rate = 0.782, Pending_hits = 2479, Reservation_fails = 668964
	L1D_cache_core[46]: Access = 40920, Miss = 32476, Miss_rate = 0.794, Pending_hits = 2516, Reservation_fails = 683042
	L1D_cache_core[47]: Access = 40157, Miss = 31799, Miss_rate = 0.792, Pending_hits = 2512, Reservation_fails = 686424
	L1D_cache_core[48]: Access = 36011, Miss = 28446, Miss_rate = 0.790, Pending_hits = 2135, Reservation_fails = 673713
	L1D_cache_core[49]: Access = 38008, Miss = 30162, Miss_rate = 0.794, Pending_hits = 2282, Reservation_fails = 677646
	L1D_cache_core[50]: Access = 36982, Miss = 29277, Miss_rate = 0.792, Pending_hits = 2236, Reservation_fails = 680006
	L1D_cache_core[51]: Access = 38269, Miss = 30249, Miss_rate = 0.790, Pending_hits = 2299, Reservation_fails = 696818
	L1D_cache_core[52]: Access = 36295, Miss = 28820, Miss_rate = 0.794, Pending_hits = 2124, Reservation_fails = 669351
	L1D_cache_core[53]: Access = 38269, Miss = 29981, Miss_rate = 0.783, Pending_hits = 2281, Reservation_fails = 691905
	L1D_cache_core[54]: Access = 37737, Miss = 29797, Miss_rate = 0.790, Pending_hits = 2172, Reservation_fails = 693551
	L1D_cache_core[55]: Access = 37627, Miss = 29653, Miss_rate = 0.788, Pending_hits = 2191, Reservation_fails = 669104
	L1D_cache_core[56]: Access = 36512, Miss = 28957, Miss_rate = 0.793, Pending_hits = 2217, Reservation_fails = 674713
	L1D_cache_core[57]: Access = 36099, Miss = 28481, Miss_rate = 0.789, Pending_hits = 2149, Reservation_fails = 670508
	L1D_cache_core[58]: Access = 38234, Miss = 30236, Miss_rate = 0.791, Pending_hits = 2277, Reservation_fails = 683275
	L1D_cache_core[59]: Access = 37064, Miss = 29157, Miss_rate = 0.787, Pending_hits = 2237, Reservation_fails = 669032
	L1D_total_cache_accesses = 2159595
	L1D_total_cache_misses = 1621121
	L1D_total_cache_miss_rate = 0.7507
	L1D_total_cache_pending_hits = 168385
	L1D_total_cache_reservation_fails = 23666774
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 555479
	L1C_total_cache_misses = 1756
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 10063
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 367268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1123789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19989779
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 553723
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1756
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 10063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 497332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3676995
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7811557
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22862
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9546
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
25737, 37080, 37140, 28932, 35580, 35580, 35640, 27432, 36580, 36580, 36640, 28432, 26310, 26310, 26355, 20199, 9270, 9270, 9285, 7233, 
gpgpu_n_tot_thrd_icount = 470934624
gpgpu_n_tot_w_icount = 14716707
gpgpu_n_stall_shd_mem = 25110644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1123720
gpgpu_n_mem_write_global = 500280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 7902124
gpgpu_n_store_insn = 4379002
gpgpu_n_shmem_insn = 54199840
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11594212
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 10063
gpgpu_stall_shd_mem[c_mem][bk_conf] = 10063
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25100581
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39475766	W0_Idle:6174771	W0_Scoreboard:33393759	W1:587094	W2:161605	W3:1182480	W4:1682808	W5:128849	W6:419351	W7:27042	W8:10818	W9:4488	W10:34294	W11:1403	W12:389086	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:13047	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:1096992	W32:8785574
Warp Occupancy Distribution:
Stall:4162472	W0_Idle:972826	W0_Scoreboard:29149860	W1:400000	W2:0	W3:1016992	W4:1548160	W5:32080	W6:368920	W7:0	W8:0	W9:0	W10:32080	W11:0	W12:387720	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1600	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1096992	W32:8620864
Warp Occupancy Distribution:
Stall:35313294	W0_Idle:5201945	W0_Scoreboard:4243899	W1:187094	W2:161605	W3:165488	W4:134648	W5:96769	W6:50431	W7:27042	W8:10818	W9:4488	W10:2214	W11:1403	W12:1366	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:164710
warp_utilization0: 0.156964
warp_utilization1: 0.282596
warp_utilization2: 0.026360
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8989760 {8:1123720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32019584 {40:335170,72:60034,136:105076,}
traffic_breakdown_coretomem[INST_ACC_R] = 16080 {8:2010,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 152708960 {136:1122860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4002240 {8:500280,}
traffic_breakdown_memtocore[INST_ACC_R] = 273360 {136:2010,}
maxmrqlatency = 1191 
maxdqlatency = 0 
maxmflatency = 3595 
averagemflatency = 667 
averagemflatency_1 = 541 
averagemflatency_2= 765 
averagemrqlatency_1 = 56 
averagemrqlatency_2 = 43 
max_icnt2mem_latency = 2991 
max_icnt2sh_latency = 890526 
mrq_lat_table:338506 	16276 	21426 	47150 	137199 	167317 	165914 	94520 	20940 	1340 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130388 	452707 	811955 	226802 	1347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	144217 	83374 	79037 	136658 	252308 	491649 	396584 	41745 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	107046 	863028 	149401 	3422 	22 	0 	0 	1 	2 	1314 	3374 	11805 	27295 	59337 	100783 	117556 	178813 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	304 	1437 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        27        32        56        69        70        60        78        66        72        52        45        34        44        38        56 
dram[1]:        53        32        40        37        63        75        73        41        70        75        52        30        42        35        46        37 
dram[2]:        63        51        43        59        66        72        69        37        63        78        62        42        29        29        29        43 
dram[3]:        51        57        50        33        68        75        65        44        77        76        46        57        36        44        33        59 
dram[4]:        29        69        51        32        65        71        63        32        74        70        51        56        41        51        35        62 
dram[5]:        26        69        53        37        64        72        73        32        74        70        45        62        35        35        30        59 
maximum service time to same row:
dram[0]:     11218     12100     13293     13735     14678     14409     12382     12425     12308     11038      9732      7671     20319     23068     12400      8653 
dram[1]:      8093     10500     12532     13727     11943     14450     16112     16095     12192     10306     12832     13776     15090     15177     10463     10494 
dram[2]:      8194     14354     11788     13799     14093     11951     16164     16142     12157     10434     14311     12213     20018     13499     19414     14810 
dram[3]:      8373     11781     13738     13893     14458     11955     16121     16091     12172      7861      8657     17310     19223     10494     18779     10479 
dram[4]:      7904     11467     13738     13916     14459     13027     16156     16213     11718      7914      7650     13028     19763     13806     12232     11584 
dram[5]:     12077      8277     13737     13618     14435     14733     16088     16184      8897      9224     14632     17133     16485      6616     10466     10443 
average row accesses per activate:
dram[0]:  2.032911  2.080818  2.059718  2.051540  2.050000  2.090524  2.090198  2.096833  2.118598  2.118128  2.057190  2.077231  2.041601  2.030452  2.099628  2.158585 
dram[1]:  2.053754  2.077410  2.035489  2.085611  2.052188  2.124326  2.067950  2.130782  2.106552  2.236873  2.046364  2.089055  2.010122  2.079668  2.080875  2.143739 
dram[2]:  2.046896  2.089880  2.086452  2.098230  2.051383  2.103604  2.183058  2.128957  2.092362  2.156752  2.124606  2.101695  2.060764  2.077717  2.164520  2.174073 
dram[3]:  2.071171  2.071765  2.149976  2.055668  2.193972  2.073906  2.169726  2.114306  2.262741  2.082765  2.154726  2.044782  2.087068  1.999142  2.177175  2.059340 
dram[4]:  2.088785  2.018035  2.124972  2.020286  2.069331  2.036056  2.142655  2.077047  2.153229  2.037156  2.090943  2.023788  2.071416  2.020370  2.129060  2.108674 
dram[5]:  2.095714  2.046331  2.079036  2.114448  2.100369  2.135885  2.121112  2.135728  2.119165  2.144297  2.029514  2.082381  2.046911  2.056328  2.171364  2.149431 
average row locality = 1010591/483139 = 2.091719
average row locality_1 = 629045/271812 = 2.314265
average row locality_2 = 381546/211327 = 1.805477
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7962      8046      6757      7016      6689      6755      6471      6539      6454      6637      7270      7453      7887      8029      8152      8144 
dram[1]:      7690      7644      6766      6660      6400      6433      6509      6488      6419      6497      7342      7257      7754      7851      7969      8119 
dram[2]:      8082      7837      6946      6905      6736      6715      6506      6476      6583      6548      7480      7259      8036      7802      8251      7988 
dram[3]:      7513      7725      6532      6541      6403      6536      6477      6451      6277      6480      7376      7206      7659      7868      8051      7904 
dram[4]:      7885      7982      6864      6886      6545      6738      6452      6457      6439      6532      7211      7327      7834      7925      8070      8102 
dram[5]:      7645      7565      6740      6699      6484      6314      6395      6552      6471      6385      7257      7306      7783      7778      8049      8085 
total reads: 687965
bank skew: 8251/6277 = 1.31
chip skew: 116261/112999 = 1.03
number of total write accesses:
dram[0]:      4083      4158      2590      2577      2618      2621      2613      2599      2853      2956      3845      3951      3744      3906      4261      4365 
dram[1]:      4154      4164      2583      2573      2605      2623      2621      2587      2873      3003      3913      3909      3764      3922      4304      4379 
dram[2]:      4183      4161      2587      2579      2606      2625      2617      2604      2841      2987      3978      3901      3834      3881      4353      4389 
dram[3]:      3982      4140      2571      2580      2623      2612      2625      2594      2869      2982      3932      3707      3751      3783      4311      4069 
dram[4]:      4184      3991      2573      2575      2618      2636      2620      2601      2962      2953      3963      3818      3913      3779      4385      4297 
dram[5]:      4091      4007      2572      2594      2619      2614      2607      2606      2972      2977      3883      3816      3780      3904      4356      4386 
total reads: 322626
bank skew: 4389/2571 = 1.71
chip skew: 54126/53131 = 1.02
average mf latency per bank:
dram[0]:        836       835       779       783       782       789       765       775       780       847      2198      2124      1631      1450       861       844
dram[1]:        837       814       771       754       766       745       763       741       766       798      2159      2085      1644      1415       855       815
dram[2]:        831       816       775       762       762       762       745       743       767       809      2140      2099      1449      1422       856       828
dram[3]:        775       832       709       774       710       781       703       768       713       816      2011      2321      1376      1481       794       853
dram[4]:        821      1094       760       803       761       803       748       785       800       866      2110      2342      1449      1520       826       883
dram[5]:        796       822       734       756       733       757       740       749       796       815      2065      2232      1410      1456       815       842
maximum mf latency per bank:
dram[0]:       2861      3374      2644      3595      2645      2802      2274      2299      2341      2599      2623      2544      2378      3408      2480      2522
dram[1]:       2294      2658      2739      2232      2833      2333      2284      2447      2223      2868      2489      2510      3103      2395      2454      2594
dram[2]:       2552      2475      2416      3075      2478      2615      2255      2085      2333      2390      2351      2219      2604      3146      2489      2589
dram[3]:       2396      2412      2315      2295      2463      2484      2246      2071      2298      2945      2334      2163      2179      2579      2426      2297
dram[4]:       2598      2497      2269      2963      2702      2469      2461      2068      2571      3142      2616      2556      2832      2695      2549      2523
dram[5]:       2260      2317      2641      2762      2598      2552      2491      2250      2472      2226      2896      2868      2531      3045      2546      2843
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=697826 n_act=81831 n_pre=81815 n_req=154310 n_req_1=88293 n_req_2=66017 n_req_3=0 n_rd=232522 n_write=81501 bw_util=0.4809 bw_util_1=0.2686 bw_util_2=0.2123 bw_util_3=0 blp=6.113113 blp_1= 3.494025 blp_2= 2.793947 blp_3= -nan
 n_activity=1123486 dram_eff=0.5032 dram_eff_1=0.281 dram_eff_2=0.2221 dram_eff_3=0
bk0: 15924a 707552i bk1: 16092a 698663i bk2: 13514a 821095i bk3: 14032a 804496i bk4: 13378a 809669i bk5: 13510a 804972i bk6: 12942a 811337i bk7: 13078a 800135i bk8: 12908a 840701i bk9: 13274a 818040i bk10: 14540a 737266i bk11: 14906a 713915i bk12: 15774a 713275i bk13: 16058a 687766i bk14: 16304a 652864i bk15: 16288a 646613i 
bw_dist = 0.269	0.212	0.000	0.475	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.70969
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=705122 n_act=80418 n_pre=80402 n_req=151799 n_req_1=87598 n_req_2=64201 n_req_3=0 n_rd=227596 n_write=81957 bw_util=0.4723 bw_util_1=0.2666 bw_util_2=0.2057 bw_util_3=0 blp=5.932073 blp_1= 3.443695 blp_2= 2.696572 blp_3= -nan
 n_activity=1124259 dram_eff=0.4938 dram_eff_1=0.2787 dram_eff_2=0.2151 dram_eff_3=0
bk0: 15380a 720683i bk1: 15288a 714647i bk2: 13532a 823169i bk3: 13320a 823899i bk4: 12800a 826856i bk5: 12866a 827477i bk6: 13018a 815468i bk7: 12976a 813048i bk8: 12838a 842048i bk9: 12994a 836722i bk10: 14684a 738016i bk11: 14514a 737152i bk12: 15508a 718270i bk13: 15702a 709437i bk14: 15938a 669493i bk15: 16238a 656206i 
bw_dist = 0.267	0.206	0.000	0.484	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.11135
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=699673 n_act=80787 n_pre=80771 n_req=154531 n_req_1=88236 n_req_2=66295 n_req_3=0 n_rd=232298 n_write=81966 bw_util=0.4811 bw_util_1=0.2684 bw_util_2=0.2127 bw_util_3=0 blp=6.074743 blp_1= 3.477095 blp_2= 2.775613 blp_3= -nan
 n_activity=1123381 dram_eff=0.5034 dram_eff_1=0.2808 dram_eff_2=0.2226 dram_eff_3=0
bk0: 16164a 707109i bk1: 15674a 706088i bk2: 13892a 814734i bk3: 13810a 816454i bk4: 13470a 809999i bk5: 13430a 810487i bk6: 13012a 815612i bk7: 12952a 810614i bk8: 13166a 835191i bk9: 13096a 823274i bk10: 14960a 726795i bk11: 14518a 728752i bk12: 16072a 696162i bk13: 15604a 699773i bk14: 16502a 654326i bk15: 15976a 652886i 
bw_dist = 0.268	0.213	0.000	0.475	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.84696
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=710998 n_act=78903 n_pre=78887 n_req=150567 n_req_1=87677 n_req_2=62890 n_req_3=0 n_rd=225998 n_write=80709 bw_util=0.4689 bw_util_1=0.2667 bw_util_2=0.2022 bw_util_3=0 blp=5.782222 blp_1= 3.392888 blp_2= 2.621374 blp_3= -nan
 n_activity=1123083 dram_eff=0.4908 dram_eff_1=0.2792 dram_eff_2=0.2116 dram_eff_3=0
bk0: 15026a 744645i bk1: 15450a 722100i bk2: 13064a 840927i bk3: 13082a 828701i bk4: 12806a 837208i bk5: 13072a 821749i bk6: 12954a 829366i bk7: 12902a 815428i bk8: 12554a 860338i bk9: 12960a 833514i bk10: 14752a 752610i bk11: 14412a 748308i bk12: 15318a 733248i bk13: 15736a 715463i bk14: 16102a 683613i bk15: 15808a 679604i 
bw_dist = 0.267	0.202	0.000	0.487	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.87718
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=700323 n_act=81528 n_pre=81513 n_req=153405 n_req_1=88120 n_req_2=65285 n_req_3=0 n_rd=230496 n_write=81635 bw_util=0.4776 bw_util_1=0.268 bw_util_2=0.2096 bw_util_3=0 blp=6.125319 blp_1= 3.511799 blp_2= 2.799718 blp_3= -nan
 n_activity=1121053 dram_eff=0.5008 dram_eff_1=0.281 dram_eff_2=0.2197 dram_eff_3=0
bk0: 15770a 706426i bk1: 15964a 705484i bk2: 13728a 815732i bk3: 13772a 807999i bk4: 13088a 811860i bk5: 13476a 801190i bk6: 12904a 812508i bk7: 12914a 806813i bk8: 12878a 831594i bk9: 13064a 820410i bk10: 14422a 728319i bk11: 14654a 722541i bk12: 15668a 702331i bk13: 15850a 696356i bk14: 16140a 659596i bk15: 16204a 647372i 
bw_dist = 0.268	0.210	0.000	0.476	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.68136
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1175495 n_nop=707566 n_act=79672 n_pre=79656 n_req=151532 n_req_1=87962 n_req_2=63570 n_req_3=0 n_rd=227014 n_write=81587 bw_util=0.4714 bw_util_1=0.2676 bw_util_2=0.2038 bw_util_3=0 blp=5.893707 blp_1= 3.441433 blp_2= 2.673291 blp_3= -nan
 n_activity=1122079 dram_eff=0.4939 dram_eff_1=0.2803 dram_eff_2=0.2135 dram_eff_3=0
bk0: 15290a 732279i bk1: 15130a 725759i bk2: 13480a 826416i bk3: 13398a 824312i bk4: 12968a 826444i bk5: 12628a 832063i bk6: 12790a 821207i bk7: 13104a 815770i bk8: 12942a 837229i bk9: 12770a 834874i bk10: 14514a 741462i bk11: 14612a 738462i bk12: 15564a 723566i bk13: 15556a 706351i bk14: 16098a 672260i bk15: 16170a 667261i 
bw_dist = 0.268	0.204	0.000	0.483	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.14207

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136615, Miss = 57645, Miss_rate = 0.422, Pending_hits = 4744, Reservation_fails = 19610
L2_cache_bank[1]: Access = 134904, Miss = 58620, Miss_rate = 0.435, Pending_hits = 4801, Reservation_fails = 22614
L2_cache_bank[2]: Access = 136870, Miss = 56850, Miss_rate = 0.415, Pending_hits = 4685, Reservation_fails = 15068
L2_cache_bank[3]: Access = 134589, Miss = 56949, Miss_rate = 0.423, Pending_hits = 4841, Reservation_fails = 17327
L2_cache_bank[4]: Access = 134913, Miss = 58620, Miss_rate = 0.435, Pending_hits = 4790, Reservation_fails = 22819
L2_cache_bank[5]: Access = 134147, Miss = 57533, Miss_rate = 0.429, Pending_hits = 4907, Reservation_fails = 19207
L2_cache_bank[6]: Access = 133582, Miss = 56289, Miss_rate = 0.421, Pending_hits = 4619, Reservation_fails = 10641
L2_cache_bank[7]: Access = 135846, Miss = 56711, Miss_rate = 0.417, Pending_hits = 4766, Reservation_fails = 15674
L2_cache_bank[8]: Access = 134619, Miss = 57300, Miss_rate = 0.426, Pending_hits = 4752, Reservation_fails = 18857
L2_cache_bank[9]: Access = 138925, Miss = 57950, Miss_rate = 0.417, Pending_hits = 4915, Reservation_fails = 24195
L2_cache_bank[10]: Access = 134195, Miss = 56825, Miss_rate = 0.423, Pending_hits = 4609, Reservation_fails = 15993
L2_cache_bank[11]: Access = 136134, Miss = 56686, Miss_rate = 0.416, Pending_hits = 4851, Reservation_fails = 14811
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136615, Miss = 57645 (0.422), PendingHit = 4744 (0.0347)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134904, Miss = 58620 (0.435), PendingHit = 4801 (0.0356)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136870, Miss = 56850 (0.415), PendingHit = 4685 (0.0342)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134589, Miss = 56949 (0.423), PendingHit = 4841 (0.036)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134913, Miss = 58620 (0.435), PendingHit = 4790 (0.0355)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134147, Miss = 57533 (0.429), PendingHit = 4907 (0.0366)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133582, Miss = 56289 (0.421), PendingHit = 4619 (0.0346)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 135846, Miss = 56711 (0.417), PendingHit = 4766 (0.0351)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134619, Miss = 57300 (0.426), PendingHit = 4752 (0.0353)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138925, Miss = 57950 (0.417), PendingHit = 4915 (0.0354)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 134195, Miss = 56825 (0.423), PendingHit = 4609 (0.0343)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136134, Miss = 56686 (0.416), PendingHit = 4851 (0.0356)
L2 Cache Total Miss Rate = 0.423
Stream 1: L2 Cache Miss Rate = 0.484
Stream 2: L2 Cache Miss Rate = 0.376
Stream 1: Accesses  = 710660
Stream 1: Misses  = 343731
Stream 2: Accesses  = 914679
Stream 2: Misses  = 344247
Stream 1+2: Accesses  = 1625339
Stream 1+2: Misses  = 687978
Total Accesses  = 1625339
MPKI-CORES
CORE_L2MPKI_0	0.947
CORE_L2MPKI_1	1.676
CORE_L2MPKI_2	1.085
CORE_L2MPKI_3	1.942
CORE_L2MPKI_4	1.006
CORE_L2MPKI_5	1.764
CORE_L2MPKI_6	1.000
CORE_L2MPKI_7	2.071
CORE_L2MPKI_8	0.927
CORE_L2MPKI_9	1.511
CORE_L2MPKI_10	0.928
CORE_L2MPKI_11	1.752
CORE_L2MPKI_12	0.653
CORE_L2MPKI_13	1.518
CORE_L2MPKI_14	0.708
CORE_L2MPKI_15	1.970
CORE_L2MPKI_16	0.639
CORE_L2MPKI_17	1.620
CORE_L2MPKI_18	0.733
CORE_L2MPKI_19	1.868
CORE_L2MPKI_20	0.773
CORE_L2MPKI_21	1.730
CORE_L2MPKI_22	0.733
CORE_L2MPKI_23	1.947
CORE_L2MPKI_24	0.679
CORE_L2MPKI_25	1.448
CORE_L2MPKI_26	0.732
CORE_L2MPKI_27	1.837
CORE_L2MPKI_28	0.573
CORE_L2MPKI_29	1.721
CORE_L2MPKI_30	26.189
CORE_L2MPKI_31	26.604
CORE_L2MPKI_32	27.441
CORE_L2MPKI_33	25.351
CORE_L2MPKI_34	26.501
CORE_L2MPKI_35	27.468
CORE_L2MPKI_36	29.912
CORE_L2MPKI_37	28.652
CORE_L2MPKI_38	28.784
CORE_L2MPKI_39	28.200
CORE_L2MPKI_40	29.167
CORE_L2MPKI_41	28.582
CORE_L2MPKI_42	28.839
CORE_L2MPKI_43	28.667
CORE_L2MPKI_44	29.655
CORE_L2MPKI_45	27.597
CORE_L2MPKI_46	28.306
CORE_L2MPKI_47	27.979
CORE_L2MPKI_48	29.789
CORE_L2MPKI_49	28.754
CORE_L2MPKI_50	29.082
CORE_L2MPKI_51	28.492
CORE_L2MPKI_52	31.219
CORE_L2MPKI_53	29.180
CORE_L2MPKI_54	28.918
CORE_L2MPKI_55	29.037
CORE_L2MPKI_56	30.526
CORE_L2MPKI_57	28.660
CORE_L2MPKI_58	29.953
CORE_L2MPKI_59	28.929
Avg_MPKI_Stream1= 1.283
Avg_MPKI_Stream2= 28.548
MISSES-CORES
CORE_MISSES_0	11984
CORE_MISSES_1	15532
CORE_MISSES_2	14321
CORE_MISSES_3	16648
CORE_MISSES_4	13584
CORE_MISSES_5	14255
CORE_MISSES_6	11851
CORE_MISSES_7	13870
CORE_MISSES_8	12187
CORE_MISSES_9	14114
CORE_MISSES_10	9723
CORE_MISSES_11	11884
CORE_MISSES_12	8067
CORE_MISSES_13	13807
CORE_MISSES_14	7487
CORE_MISSES_15	11840
CORE_MISSES_16	7472
CORE_MISSES_17	14563
CORE_MISSES_18	8626
CORE_MISSES_19	11678
CORE_MISSES_20	8945
CORE_MISSES_21	13093
CORE_MISSES_22	7557
CORE_MISSES_23	11204
CORE_MISSES_24	7426
CORE_MISSES_25	11866
CORE_MISSES_26	7554
CORE_MISSES_27	12218
CORE_MISSES_28	6270
CORE_MISSES_29	14105
CORE_MISSES_30	11005
CORE_MISSES_31	11258
CORE_MISSES_32	10650
CORE_MISSES_33	12877
CORE_MISSES_34	13136
CORE_MISSES_35	12243
CORE_MISSES_36	11338
CORE_MISSES_37	11208
CORE_MISSES_38	11151
CORE_MISSES_39	11319
CORE_MISSES_40	11186
CORE_MISSES_41	11517
CORE_MISSES_42	11219
CORE_MISSES_43	11385
CORE_MISSES_44	11317
CORE_MISSES_45	11411
CORE_MISSES_46	11651
CORE_MISSES_47	11599
CORE_MISSES_48	11079
CORE_MISSES_49	11488
CORE_MISSES_50	11329
CORE_MISSES_51	11442
CORE_MISSES_52	11485
CORE_MISSES_53	11689
CORE_MISSES_54	11320
CORE_MISSES_55	11536
CORE_MISSES_56	11480
CORE_MISSES_57	11158
CORE_MISSES_58	11614
CORE_MISSES_59	11157
L2_MISSES = 687978
L2_total_cache_accesses = 1625339
L2_total_cache_misses = 687978
L2_total_cache_miss_rate = 0.4233
L2_total_cache_pending_hits = 57280
L2_total_cache_reservation_fails = 216816
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 483972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 156131
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 272101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 203936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54335
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1755
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 186
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6234
L2_cache_data_port_util = 0.288
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6124810
icnt_total_pkts_simt_to_mem=2501612
