Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FIFO_top_tb_behav xil_defaultlib.FIFO_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_sync_stag...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_a...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_CONV_VER(...
Compiling module fifo_generator_v13_2_9.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.xil_fifo_w48_d63
Compiling module xil_defaultlib.DUT_to_FIFO_fsm
Compiling module xil_defaultlib.DUT_to_FIFO
Compiling module xil_defaultlib.fifo_to_PC_fsm
Compiling module xil_defaultlib.FIFO_to_PC
Compiling module xil_defaultlib.FIFO_top
Compiling module xil_defaultlib.FIFO_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_top_tb_behav
