                         Lattice Mapping Report File
Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Mon Dec  4 20:00:12 2023

Design Information
------------------

Command line:   map -i collisions_and_rotations_impl_1_syn.udb -pdc
     Z:/ES4-Final/collisions_and_rotations/pins.pdc -o
     collisions_and_rotations_impl_1_map.udb -mp
     collisions_and_rotations_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  54 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           132 out of  5280 (3%)
      Number of logic LUT4s:              85
      Number of inserted feedthru LUT4s:   3
      Number of ripple logic:             22 (44 LUT4s)
   Number of IO sites used:   13 out of 39 (33%)
      Number of IO sites used for general PIO: 13
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 13 out of 36 (36%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 13 out of 39 (33%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net clk: 23 loads, 23 rising, 0 falling (Driver: Pin
     clock_manager_portmap.pll_portmap.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net ctrlr_clk_c: 4 loads, 4 rising, 0 falling (Driver: Pin
     nes_controller_portmap.ctrlr_clk_c_I_0/Z)
      Net game_clock: 10 loads, 10 rising, 0 falling (Driver: Pin
     clock_manager_portmap.game_clock_I_0/Q)
      Net osc_c: 1 loads, 1 rising, 0 falling (Driver: Port osc)
   Number of Clock Enables:  1
      Net vga_sync_portmap.rgb_col_0__N_50: 6 loads, 6 SLICEs
   Number of LSRs:  3
      Net vga_sync_portmap.rgb_col_0__N_50: 6 loads, 6 SLICEs
      Net vga_sync_portmap.rgb_row_0__N_30: 6 loads, 6 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net clock_manager_portmap.clk_counter_0__N_120: 10 loads, 10 SLICEs
   Top 10 highest fanout non-clock nets:
      Net vga_sync_portmap.rgb_col_0__N_50: 13 loads
      Net rgb_col[4]: 11 loads
      Net clock_manager_portmap.clk_counter_0__N_120: 10 loads
      Net piece_loc[0][0]: 9 loads
      Net rgb_col[5]: 9 loads
      Net rgb_row[6]: 9 loads
      Net rgb_col[6]: 8 loads
      Net rgb_col[7]: 8 loads
      Net rgb_row[4]: 8 loads
      Net rgb_row[5]: 8 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| ctrlr_data          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| osc                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rotate_out          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ctrlr_clk           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ctrlr_latch         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsync               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsync               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2






Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            clock_manager_portmap/pll_portma
       p/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      osc_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: clock_manager_portmap/pll_portmap/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 14
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs

                                    Page 3





Run Time and Memory Usage (cont)
--------------------------------
   Peak Memory Usage: 58 MB

























































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
