// Seed: 4116600008
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8
);
  type_14(
      1
  ); type_15(
      1, id_4, 1, 1'b0, id_5
  );
endmodule
