INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/Hobby Projects/Electronics/FPGA Projetcs/vga_controller/vga_controller.srcs/sim_1/new/clk_ip_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ip_tb
