@W: BN287 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/hdl/sdram_0bject.vhd":315:4:315:5|Register cmd[3:0] with reset has an initial value of 1. Ignoring initial value.  
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/hdl/top/sdram_fpga_hex_oled.vhd":168:4:168:5|Removing sequential instance R_write_data[24] because it is equivalent to instance R_write_data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/hdl/top/sdram_fpga_hex_oled.vhd":168:4:168:5|Removing sequential instance R_write_data[21] because it is equivalent to instance R_write_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/hdl/top/sdram_fpga_hex_oled.vhd":168:4:168:5|Removing sequential instance R_write_data[4:3] because it is equivalent to instance R_write_data[30:29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT529 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/hdl/sdram_0bject.vhd":315:4:315:5|Found inferred clock clk_25M_100M_7M5_12M_60M|CLKOP_inferred_clock which controls 221 sequential elements including sdram_0bject_inst.state[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_hex_vhdl/oled_hex_decoder.vhd":131:4:131:5|Found inferred clock clk_25M_100M_7M5_12M_60M|CLKOS2_inferred_clock which controls 191 sequential elements including oled_inst.R_increment[9]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
