
**** Build of configuration Debug for project lab6_jonathan ****

"C:\\ti\\ccs1240\\ccs\\utils\\bin\\gmake" -k -j 16 all -O 
 
Building file: "../Lab_6_P2_B_Source_Code.c"
Invoking: MSP430 Compiler
"C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-msp430_21.6.1.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --include_path="C:/ti/ccs1240/ccs/ccs_base/msp430/include" --include_path="C:/Users/npoli/Documents/nerd code/C - Embedded Lab/lab6_jonathan" --include_path="C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-msp430_21.6.1.LTS/include" --advice:power=all --define=__MSP430F5529__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU23 --silicon_errata=CPU40 --preproc_with_compile --preproc_dependency="Lab_6_P2_B_Source_Code.d_raw"  "../Lab_6_P2_B_Source_Code.c"
"../Lab_6_P2_B_Source_Code.c", line 126: warning #112-D: statement is unreachable
"../Lab_6_P2_B_Source_Code.c", line 123: remark #1540-D: (ULP 11.2) Assignment of higher bits (constants) to "PBOUT_H" within a loop. Recommend using lower 4 bits to allow use of constant generators
"../Lab_6_P2_B_Source_Code.c", line 67: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../Lab_6_P2_B_Source_Code.c", line 78: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../Lab_6_P2_B_Source_Code.c", line 85: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../Lab_6_P2_B_Source_Code.c", line 96: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../Lab_6_P2_B_Source_Code.c", line 103: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../Lab_6_P2_B_Source_Code.c", line 114: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../Lab_6_P2_B_Source_Code.c", line 119: remark #1544-D: (ULP 13.1) Detected loop counting up. Recommend loops count down as detecting zeros is easier
"../Lab_6_P2_B_Source_Code.c", line 119: remark #1527-D: (ULP 2.1) Detected SW delay loop using empty loop. Recommend using a timer module instead
Finished building: "../Lab_6_P2_B_Source_Code.c"
 
Building target: "lab6_jonathan.out"
Invoking: MSP430 Linker
"C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-msp430_21.6.1.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --advice:power=all --define=__MSP430F5529__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU23 --silicon_errata=CPU40 -z -m"lab6_jonathan.map" --heap_size=160 --stack_size=160 --cinit_hold_wdt=on -i"C:/ti/ccs1240/ccs/ccs_base/msp430/include" -i"C:/ti/ccs1240/ccs/ccs_base/msp430/lib/5xx_6xx_FRxx" -i"C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-msp430_21.6.1.LTS/lib" -i"C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-msp430_21.6.1.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="lab6_jonathan_linkInfo.xml" --use_hw_mpy=F5 --rom_model -o "lab6_jonathan.out" "./Lab_6_P2_B_Source_Code.obj" "../lnk_msp430f5529.cmd"  -llibmath.a -llibc.a 
<Linking>
remark #10372-D: (ULP 4.1) Detected uninitialized Port B in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port C in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port D in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
Finished building target: "lab6_jonathan.out"
 

**** Build Finished ****
