[{"DBLP title": "Quality-Enhanced OLED Power Savings on Mobile Devices.", "DBLP authors": ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Switching Predictive Control Using Reconfigurable State-Based Model.", "DBLP authors": ["Maral Amir", "Frank Vahid", "Tony Givargis"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Knowledge- and Simulation-Based Synthesis of Area-Efficient Passive Loop Filter Incremental Zoom-ADC for Built-In Self-Test Applications.", "DBLP authors": ["Osman Emir Erol", "Sule Ozev"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "SystemC-AMS Thermal Modeling for the Co-simulation of Functional and Extra-Functional Properties.", "DBLP authors": ["Yukai Chen", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Harvesting Row-Buffer Hits via Orchestrated Last-Level Cache and DRAM Scheduling for Heterogeneous Multicore Systems.", "DBLP authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Optimization of Fault-Tolerant Mixed-Criticality Multi-Core Systems with Enhanced WCRT Analysis.", "DBLP authors": ["Junchul Choi", "Hoeseok Yang", "Soonhoi Ha"], "year": 2019, "MAG papers": [{"PaperTitle": "optimization of fault tolerant mixed criticality multi core systems with enhanced wcrt analysis", "PaperId": 2906594410, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2298256397, 2292638129, 2156958397]}], "source": "MAG"}, {"DBLP title": "Boundary-Functional Broadside and Skewed-Load Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "SynergyFlow: An Elastic Accelerator Architecture Supporting Batch Processing of Large-Scale Deep Neural Networks.", "DBLP authors": ["Jiajun Li", "Guihai Yan", "Wenyan Lu", "Shijun Gong", "Shuhao Jiang", "Jingya Wu", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperTitle": "synergyflow an elastic accelerator architecture supporting batch processing of large scale deep neural networks", "PaperId": 2906374897, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2629393551, 2133102219, 2543926581, 2228844578, 2754715834, 2799191293, 2124183125]}], "source": "MAG"}, {"DBLP title": "Automatic Optimization of the VLAN Partitioning in Automotive Communication Networks.", "DBLP authors": ["Fedor Smirnov", "Felix Reimann", "J\u00fcrgen Teich", "Michael Gla\u00df"], "year": 2019, "MAG papers": [{"PaperTitle": "automatic optimization of the vlan partitioning in automotive communication networks", "PaperId": 2905833125, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2317683402, 2044198174, 2017911276, 2105873647]}], "source": "MAG"}, {"DBLP title": "Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification.", "DBLP authors": ["Bo-Yuan Huang", "Hongce Zhang", "Pramod Subramanyan", "Yakir Vizel", "Aarti Gupta", "Sharad Malik"], "year": 2019, "MAG papers": [{"PaperTitle": "instruction level abstraction ila a uniform specification for system on chip soc verification", "PaperId": 2781781855, "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, null, null, null], "Authors": [2891946092, 2781757851, 2090707117, 2419726939, 2129619966, 2156970971]}], "source": "MAG"}, {"DBLP title": "Remote Attestation via Self-Measurement.", "DBLP authors": ["Xavier Carpent", "Norrathep Rattanavipanon", "Gene Tsudik"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Efficiently Managing the Impact of Hardware Variability on GPUs' Streaming Processors.", "DBLP authors": ["Jingweijia Tan", "Kaige Yan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Three-dimensional Floorplan Representations by Using Corner Links and Partial Order.", "DBLP authors": ["Ilgweon Kang", "Fang Qiao", "Dongwon Park", "Daniel Kane", "Evangeline F. Y. Young", "Chung-Kuan Cheng", "Ronald L. Graham"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Probabilistic Evaluation of Hardware Security Vulnerabilities.", "DBLP authors": ["Yanping Gong", "Fengyu Qian", "Lei Wang"], "year": 2019, "MAG papers": [{"PaperTitle": "probabilistic evaluation of hardware security vulnerabilities", "PaperId": 2909259172, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2709615470, 2429108201, 2576233443]}], "source": "MAG"}, {"DBLP title": "A Hardware-Efficient Block Matching Algorithm and Its Hardware Design for Variable Block Size Motion Estimation in Ultra-High-Definition Video Encoding.", "DBLP authors": ["Jianwei Zheng", "Chao Lu", "Jiefeng Guo", "Deming Chen", "Donghui Guo"], "year": 2019, "MAG papers": [{"PaperTitle": "a hardware efficient block matching algorithm and its hardware design for variable block size motion estimation in ultra high definition video encoding", "PaperId": 2910565488, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2911167453, 2929443068, 2067860243, 2156129447, 2674648753]}], "source": "MAG"}, {"DBLP title": "Reducing Writebacks Through In-Cache Displacement.", "DBLP authors": ["Mohammad Bakhshalipour", "Aydin Faraji", "Seyed Armin Vakil-Ghahani", "Farid Samandi", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Performance-Aware Test Scheduling for Diagnosing Coexistent Channel Faults in Topology-Agnostic Networks-on-Chip.", "DBLP authors": ["Biswajit Bhowmik", "Jatindra Kumar Deka", "Santosh Biswas", "Bhargab B. Bhattacharya"], "year": 2019, "MAG papers": [{"PaperTitle": "performance aware test scheduling for diagnosing coexistent channel faults in topology agnostic networks on chip", "PaperId": 2909219026, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2127599556, 2229010072, 2181181299, 2142055773]}], "source": "MAG"}, {"DBLP title": "Reconfigurable Battery Systems: A Survey on Hardware Architecture and Research Challenges.", "DBLP authors": ["Shaheer Muhammad", "Muhammad Usman Rafique", "Shuai Li", "Zili Shao", "Qixin Wang", "Xue Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Formal Modeling and Verification of a Victim DRAM Cache.", "DBLP authors": ["Debiprasanna Sahoo", "Swaraj Sha", "Manoranjan Satpathy", "Madhu Mutyam", "S. Ramesh", "Partha S. Roop"], "year": 2019, "MAG papers": [{"PaperTitle": "formal modeling and verification of a victim dram cache", "PaperId": 2914765870, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2293716361, 2308364444, 2397906783, 170429958, 2930923115, 2017608277]}], "source": "MAG"}, {"DBLP title": "Design Automation for Dilution of a Fluid Using Programmable Microfluidic Device-Based Biochips.", "DBLP authors": ["Ankur Gupta", "Juinn-Dar Huang", "Shigeru Yamashita", "Sudip Roy"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Integrated Latch Placement and Cloning for Timing Optimization.", "DBLP authors": ["Jinwook Jung", "Gi-Joon Nam", "Woohyun Chung", "Youngsoo Shin"], "year": 2019, "MAG papers": [{"PaperTitle": "integrated latch placement and cloning for timing optimization", "PaperId": 2912779250, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2160611507, 2160222611, 2235637998, 2096123376]}], "source": "MAG"}, {"DBLP title": "Incomplete Tests for Undetectable Faults to Improve Test Set Quality.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Integrated Approach of Airgap Insertion for Circuit Timing Optimization.", "DBLP authors": ["Daijoon Hyun", "Youngsoo Shin"], "year": 2019, "MAG papers": [{"PaperTitle": "integrated approach of airgap insertion for circuit timing optimization", "PaperId": 2914723795, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2225759354, 2096123376]}], "source": "MAG"}, {"DBLP title": "A Novel Resistive Memory-based Process-in-memory Architecture for Efficient Logic and Add Operations.", "DBLP authors": ["Taozhong Li", "Qin Wang", "Yongxin Zhu", "Jian-Fei Jiang", "Guanghui He", "Jing Jin", "Zhigang Mao", "Naifeng Jing"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Enhancing Speculative Execution With Selective Approximate Computing.", "DBLP authors": ["Bernard Nongpoh", "Rajarshi Ray", "Moumita Das", "Ansuman Banerjee"], "year": 2019, "MAG papers": [{"PaperTitle": "enhancing speculative execution with selective approximate computing", "PaperId": 2913814439, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2674325983, 2295383876, 2430196874, 2125211758]}], "source": "MAG"}]