# üß† Virtual Memory Simulator (Milestone 3.5: N-Level Paging)

A generic, configurable implementation of a **Multi-Level Paging MMU**, simulating the modern **x86-64 (4-Level)** memory architecture.

This project demonstrates how Operating Systems manage massive 64-bit address spaces using hierarchical structures and demand paging.

## üöÄ Key Features

### 1. 64-Bit Architecture Support
- Simulates the standard **48-bit Virtual Address Space** used in modern processors.
- Implements the **4-Level Paging Hierarchy**:
  1. **PML4** (Page Map Level 4)
  2. **PDPT** (Page Directory Pointer Table)
  3. **PD** (Page Directory)
  4. **PT** (Page Table)

### 2. Generic N-Level Design ‚öôÔ∏è
- **No Hardcoding:** The system is built on a recursive-style logic that supports any number of levels (`LEVELS = N`).
- **Configuration:**
  ```cpp
  const int LEVELS = 4;
  const int SHIFT_ARR[LEVELS] = {39, 30, 21, 12}; // Dynamic Bit Shifting
3. Smart Data StructuresUses a single Generic Page Table Struct for all levels.Implements Unions to efficiently store pointers (for branches) or frame numbers (for leaves) in the same memory footprint.4. Self-Healing Memory (Demand Paging)Memory is allocated lazily. Accessing a deep address (e.g., 0x1A00200300) automatically constructs the required 4 layers of tables on the fly.5. Deep Visualizer üïµÔ∏è‚Äç‚ôÇÔ∏èA debugging tool that traces the hardware tree walk step-by-step:Plaintext[VISUALIZER 64-bit] Inspecting VA: 0x1A00200300
‚îú‚îÄ‚îÄ Level 4 (PML4) | Index: 0
‚îÇ   ‚îî‚îÄ‚îÄ [OK] Table Found -> Going deeper...
‚îú‚îÄ‚îÄ Level 3 (PDPT) | Index: 6
‚îÇ   ‚îî‚îÄ‚îÄ [OK] Table Found -> Going deeper...
‚îú‚îÄ‚îÄ Level 2 (PD)   | Index: 256
‚îÇ   ‚îî‚îÄ‚îÄ [OK] Table Found -> Going deeper...
‚îú‚îÄ‚îÄ Level 1 (PT)   | Index: 2
‚îÇ   ‚îî‚îÄ‚îÄ [OK] Leaf Found -> Frame Number: 31
‚îî‚îÄ‚îÄ [RESULT] Physical Address: 0x1f300
üõ†Ô∏è Technical ImplementationThe GeometryThe simulator slices a virtual address into indexes based on the configuration:LevelShiftMaskRoleL4>> 390x1FFSelects PML4 EntryL3>> 300x1FFSelects PDPT EntryL2>> 210x1FFSelects PD EntryL1>> 120x1FFSelects PT EntryOffsetN/A0xFFFSelects Byte in PageThe "Walker" AlgorithmInstead of hardcoding functions for each level, the system uses a loop:Start at Root_Table.For i = 0 to LEVELS:Calculate Index.If invalid -> Allocate new table (Branch) or Frame (Leaf).Move pointer to next_level_table.Return Physical Address.üéÆ How to RunCompileBashg++ -o mmu_sim Generic_Paging_64bit.cpp
Interactive ModesThe program offers a menu to test the system:Batch Mode: Runs a script with huge 64-bit addresses.Interactive Mode: Manually Store and Load data.Visualizer: Type an address to see the tree structure without modifying it.Built with ‚ù§Ô∏è by a Junior Systems Engineer.
