$date
	Sun Oct 23 02:29:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#647483
b11 !
1"
#647486
b11 &
b11 %
1$
#647487
0"
#647490
b1010 &
b1010 %
#647494
b101 &
b101 %
#647498
b10000 &
b10000 %
#647502
b1000 &
b1000 %
#647506
b100 &
b100 %
#647510
b10 &
b10 %
#647514
b1 &
b1 %
1#
#647518
b0 &
0#
b0 %
0$
#1601808
b1101 !
1"
#1601810
b1101 &
b1101 %
1$
#1601811
0"
#1601814
b101000 &
b101000 %
#1601818
b10100 &
b10100 %
#1601822
b1010 &
b1010 %
#1601826
b101 &
b101 %
#1601830
b10000 &
b10000 %
#1601834
b1000 &
b1000 %
#1601838
b100 &
b100 %
#1601842
b10 &
b10 %
#1601846
b1 &
1#
b1 %
#1601850
b0 &
b0 %
0#
0$
#2605832
b11100 !
1"
#2605834
b11100 &
b11100 %
1$
#2605835
0"
#2605838
b1110 &
b1110 %
#2605842
b111 &
b111 %
#2605846
b10110 &
b10110 %
#2605850
b1011 &
b1011 %
#2605854
b100010 &
b100010 %
#2605858
b10001 &
b10001 %
#2605862
b110100 &
b110100 %
#2605866
b11010 &
b11010 %
#2605870
b1101 &
b1101 %
#2605874
b101000 &
b101000 %
#2605878
b10100 &
b10100 %
#2605882
b1010 &
b1010 %
#2605886
b101 &
b101 %
#2605890
b10000 &
b10000 %
#2605894
b1000 &
b1000 %
#2605898
b100 &
b100 %
#2605902
b10 &
b10 %
#2605906
b1 &
b1 %
1#
#2605910
b0 &
0#
b0 %
0$
#4500012
