* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Oct 3 2024 21:30:12

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  223
    LUTs:                 625
    RAMs:                 1
    IOBs:                 4
    GBs:                  3
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 665/3520
        Combinational Logic Cells: 442      out of   3520      12.5568%
        Sequential Logic Cells:    223      out of   3520      6.33523%
        Logic Tiles:               111      out of   440       25.2273%
    Registers: 
        Logic Registers:           223      out of   3520      6.33523%
        IO Registers:              0        out of   880       0
    Block RAMs:                    1        out of   20        5%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   107       2.80374%
        Output Pins:               1        out of   107       0.934579%
        InOut Pins:                0        out of   107       0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   28        3.57143%
    Bank 1: 1        out of   29        3.44828%
    Bank 0: 2        out of   27        7.40741%
    Bank 2: 0        out of   23        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    34          Input      SB_LVCMOS    No       3        Simple Input   reset      
    94          Input      SB_LVCMOS    No       1        Simple Input   clk        
    125         Input      SB_LVCMOS    No       0        Simple Input   uart_rx_i  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    141         Output     SB_LVCMOS    No       0        Simple Output  uart_tx_o  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name         
    -------------  -------  ---------  ------  -----------         
    6              3                   153     reset_i_g           
    3              3                   21      b2v_inst.N_254_i_g  
    1              0                   20      b2v_inst.state_g_2  


Router Summary:
---------------
    Status:  Successful
    Runtime: 8 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     4856 out of 146184      3.32184%
                          Span 4     1036 out of  29696      3.48869%
                         Span 12      102 out of   5632      1.81108%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect      131 out of   6720      1.9494%

