<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file mult4bit00_mult4bit0.ncd.
Design name: mult4bit00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Nov 10 19:34:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o mult4bit00_mult4bit0.twr -gui -msgset C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/PrimerParcial/Practicas/06-mult4bit00/promote.xml mult4bit00_mult4bit0.ncd mult4bit00_mult4bit0.prf 
Design file:     mult4bit00_mult4bit0.ncd
Preference file: mult4bit00_mult4bit0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>Default path enumeration(0 errors)</A></LI>            594 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>Default net enumeration(0 errors)</A></LI>            34 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: Default path enumeration
            594 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:   18.498ns delay Ai[2] to Ro[6]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         54.PAD to       54.PADDI Ai[2]
ROUTE         8     2.695       54.PADDI to     R25C30B.A1 Ai_c[2]
CTOF_DEL    ---     0.452     R25C30B.A1 to     R25C30B.F1 SLICE_12
ROUTE         1     0.269     R25C30B.F1 to     R25C30D.D0 S0[1]
CTOF_DEL    ---     0.452     R25C30D.D0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.225     R25C30A.F0 to     R25C31B.D0 S3[2]
CTOF_DEL    ---     0.452     R25C31B.D0 to     R25C31B.F0 SLICE_7
ROUTE         2     0.912     R25C31B.F0 to     R24C31C.B1 S6[1]
CTOF_DEL    ---     0.452     R24C31C.B1 to     R24C31C.F1 SLICE_3
ROUTE         2     0.277     R24C31C.F1 to     R24C31B.D1 S8[1]
CTOF_DEL    ---     0.452     R24C31B.D1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.392     R24C31B.F1 to     R24C31B.C0 S8[2]
CTOF_DEL    ---     0.452     R24C31B.C0 to     R24C31B.F0 SLICE_2
ROUTE         1     3.073     R24C31B.F0 to      113.PADDO Ro_c[6]
DOPAD_DEL   ---     3.448      113.PADDO to        113.PAD Ro[6]
                  --------
                   18.498   (45.6% logic, 54.4% route), 10 logic levels.

Report:   18.383ns delay Ai[2] to Ro[7]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         54.PAD to       54.PADDI Ai[2]
ROUTE         8     2.695       54.PADDI to     R25C30B.A1 Ai_c[2]
CTOF_DEL    ---     0.452     R25C30B.A1 to     R25C30B.F1 SLICE_12
ROUTE         1     0.269     R25C30B.F1 to     R25C30D.D0 S0[1]
CTOF_DEL    ---     0.452     R25C30D.D0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.225     R25C30A.F0 to     R25C31B.D0 S3[2]
CTOF_DEL    ---     0.452     R25C31B.D0 to     R25C31B.F0 SLICE_7
ROUTE         2     0.912     R25C31B.F0 to     R24C31C.B1 S6[1]
CTOF_DEL    ---     0.452     R24C31C.B1 to     R24C31C.F1 SLICE_3
ROUTE         2     0.277     R24C31C.F1 to     R24C31B.D1 S8[1]
CTOF_DEL    ---     0.452     R24C31B.D1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.277     R24C31B.F1 to     R24C31A.D0 S8[2]
CTOF_DEL    ---     0.452     R24C31A.D0 to     R24C31A.F0 SLICE_1
ROUTE         1     3.073     R24C31A.F0 to      114.PADDO Ro_c[7]
DOPAD_DEL   ---     3.448      114.PADDO to        114.PAD Ro[7]
                  --------
                   18.383   (45.9% logic, 54.1% route), 10 logic levels.

Report:   18.250ns delay Ai[2] to Ro[6]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         54.PAD to       54.PADDI Ai[2]
ROUTE         8     2.695       54.PADDI to     R25C30B.A1 Ai_c[2]
CTOF_DEL    ---     0.452     R25C30B.A1 to     R25C30B.F1 SLICE_12
ROUTE         1     0.269     R25C30B.F1 to     R25C30D.D0 S0[1]
CTOF_DEL    ---     0.452     R25C30D.D0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.156     R25C30A.F0 to     R24C31D.A1 S3[2]
CTOF_DEL    ---     0.452     R24C31D.A1 to     R24C31D.F1 SLICE_6
ROUTE         2     0.392     R24C31D.F1 to     R24C31D.C0 S5[2]
CTOF_DEL    ---     0.452     R24C31D.C0 to     R24C31D.F0 SLICE_6
ROUTE         2     0.618     R24C31D.F0 to     R24C31B.B1 S6[2]
CTOF_DEL    ---     0.452     R24C31B.B1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.392     R24C31B.F1 to     R24C31B.C0 S8[2]
CTOF_DEL    ---     0.452     R24C31B.C0 to     R24C31B.F0 SLICE_2
ROUTE         1     3.073     R24C31B.F0 to      113.PADDO Ro_c[6]
DOPAD_DEL   ---     3.448      113.PADDO to        113.PAD Ro[6]
                  --------
                   18.250   (46.2% logic, 53.8% route), 10 logic levels.

Report:   18.209ns delay Ai[1] to Ro[6]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         55.PAD to       55.PADDI Ai[1]
ROUTE         8     2.283       55.PADDI to     R25C30D.A1 Ai_c[1]
CTOF_DEL    ---     0.452     R25C30D.A1 to     R25C30D.F1 SLICE_0
ROUTE         3     0.392     R25C30D.F1 to     R25C30D.C0 S2[0]
CTOF_DEL    ---     0.452     R25C30D.C0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.225     R25C30A.F0 to     R25C31B.D0 S3[2]
CTOF_DEL    ---     0.452     R25C31B.D0 to     R25C31B.F0 SLICE_7
ROUTE         2     0.912     R25C31B.F0 to     R24C31C.B1 S6[1]
CTOF_DEL    ---     0.452     R24C31C.B1 to     R24C31C.F1 SLICE_3
ROUTE         2     0.277     R24C31C.F1 to     R24C31B.D1 S8[1]
CTOF_DEL    ---     0.452     R24C31B.D1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.392     R24C31B.F1 to     R24C31B.C0 S8[2]
CTOF_DEL    ---     0.452     R24C31B.C0 to     R24C31B.F0 SLICE_2
ROUTE         1     3.073     R24C31B.F0 to      113.PADDO Ro_c[6]
DOPAD_DEL   ---     3.448      113.PADDO to        113.PAD Ro[6]
                  --------
                   18.209   (46.3% logic, 53.7% route), 10 logic levels.

Report:   18.135ns delay Ai[2] to Ro[7]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         54.PAD to       54.PADDI Ai[2]
ROUTE         8     2.695       54.PADDI to     R25C30B.A1 Ai_c[2]
CTOF_DEL    ---     0.452     R25C30B.A1 to     R25C30B.F1 SLICE_12
ROUTE         1     0.269     R25C30B.F1 to     R25C30D.D0 S0[1]
CTOF_DEL    ---     0.452     R25C30D.D0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.156     R25C30A.F0 to     R24C31D.A1 S3[2]
CTOF_DEL    ---     0.452     R24C31D.A1 to     R24C31D.F1 SLICE_6
ROUTE         2     0.392     R24C31D.F1 to     R24C31D.C0 S5[2]
CTOF_DEL    ---     0.452     R24C31D.C0 to     R24C31D.F0 SLICE_6
ROUTE         2     0.618     R24C31D.F0 to     R24C31B.B1 S6[2]
CTOF_DEL    ---     0.452     R24C31B.B1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.277     R24C31B.F1 to     R24C31A.D0 S8[2]
CTOF_DEL    ---     0.452     R24C31A.D0 to     R24C31A.F0 SLICE_1
ROUTE         1     3.073     R24C31A.F0 to      114.PADDO Ro_c[7]
DOPAD_DEL   ---     3.448      114.PADDO to        114.PAD Ro[7]
                  --------
                   18.135   (46.5% logic, 53.5% route), 10 logic levels.

Report:   18.131ns delay Bi[1] to Ro[6]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         65.PAD to       65.PADDI Bi[1]
ROUTE         7     2.205       65.PADDI to     R25C30D.B1 Bi_c[1]
CTOF_DEL    ---     0.452     R25C30D.B1 to     R25C30D.F1 SLICE_0
ROUTE         3     0.392     R25C30D.F1 to     R25C30D.C0 S2[0]
CTOF_DEL    ---     0.452     R25C30D.C0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.225     R25C30A.F0 to     R25C31B.D0 S3[2]
CTOF_DEL    ---     0.452     R25C31B.D0 to     R25C31B.F0 SLICE_7
ROUTE         2     0.912     R25C31B.F0 to     R24C31C.B1 S6[1]
CTOF_DEL    ---     0.452     R24C31C.B1 to     R24C31C.F1 SLICE_3
ROUTE         2     0.277     R24C31C.F1 to     R24C31B.D1 S8[1]
CTOF_DEL    ---     0.452     R24C31B.D1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.392     R24C31B.F1 to     R24C31B.C0 S8[2]
CTOF_DEL    ---     0.452     R24C31B.C0 to     R24C31B.F0 SLICE_2
ROUTE         1     3.073     R24C31B.F0 to      113.PADDO Ro_c[6]
DOPAD_DEL   ---     3.448      113.PADDO to        113.PAD Ro[6]
                  --------
                   18.131   (46.5% logic, 53.5% route), 10 logic levels.

Report:   18.094ns delay Ai[1] to Ro[7]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         55.PAD to       55.PADDI Ai[1]
ROUTE         8     2.283       55.PADDI to     R25C30D.A1 Ai_c[1]
CTOF_DEL    ---     0.452     R25C30D.A1 to     R25C30D.F1 SLICE_0
ROUTE         3     0.392     R25C30D.F1 to     R25C30D.C0 S2[0]
CTOF_DEL    ---     0.452     R25C30D.C0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.225     R25C30A.F0 to     R25C31B.D0 S3[2]
CTOF_DEL    ---     0.452     R25C31B.D0 to     R25C31B.F0 SLICE_7
ROUTE         2     0.912     R25C31B.F0 to     R24C31C.B1 S6[1]
CTOF_DEL    ---     0.452     R24C31C.B1 to     R24C31C.F1 SLICE_3
ROUTE         2     0.277     R24C31C.F1 to     R24C31B.D1 S8[1]
CTOF_DEL    ---     0.452     R24C31B.D1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.277     R24C31B.F1 to     R24C31A.D0 S8[2]
CTOF_DEL    ---     0.452     R24C31A.D0 to     R24C31A.F0 SLICE_1
ROUTE         1     3.073     R24C31A.F0 to      114.PADDO Ro_c[7]
DOPAD_DEL   ---     3.448      114.PADDO to        114.PAD Ro[7]
                  --------
                   18.094   (46.6% logic, 53.4% route), 10 logic levels.

Report:   18.016ns delay Bi[1] to Ro[7]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         65.PAD to       65.PADDI Bi[1]
ROUTE         7     2.205       65.PADDI to     R25C30D.B1 Bi_c[1]
CTOF_DEL    ---     0.452     R25C30D.B1 to     R25C30D.F1 SLICE_0
ROUTE         3     0.392     R25C30D.F1 to     R25C30D.C0 S2[0]
CTOF_DEL    ---     0.452     R25C30D.C0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.225     R25C30A.F0 to     R25C31B.D0 S3[2]
CTOF_DEL    ---     0.452     R25C31B.D0 to     R25C31B.F0 SLICE_7
ROUTE         2     0.912     R25C31B.F0 to     R24C31C.B1 S6[1]
CTOF_DEL    ---     0.452     R24C31C.B1 to     R24C31C.F1 SLICE_3
ROUTE         2     0.277     R24C31C.F1 to     R24C31B.D1 S8[1]
CTOF_DEL    ---     0.452     R24C31B.D1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.277     R24C31B.F1 to     R24C31A.D0 S8[2]
CTOF_DEL    ---     0.452     R24C31A.D0 to     R24C31A.F0 SLICE_1
ROUTE         1     3.073     R24C31A.F0 to      114.PADDO Ro_c[7]
DOPAD_DEL   ---     3.448      114.PADDO to        114.PAD Ro[7]
                  --------
                   18.016   (46.8% logic, 53.2% route), 10 logic levels.

Report:   18.009ns delay Bi[0] to Ro[6]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         67.PAD to       67.PADDI Bi[0]
ROUTE         6     2.083       67.PADDI to     R25C30D.C1 Bi_c[0]
CTOF_DEL    ---     0.452     R25C30D.C1 to     R25C30D.F1 SLICE_0
ROUTE         3     0.392     R25C30D.F1 to     R25C30D.C0 S2[0]
CTOF_DEL    ---     0.452     R25C30D.C0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.225     R25C30A.F0 to     R25C31B.D0 S3[2]
CTOF_DEL    ---     0.452     R25C31B.D0 to     R25C31B.F0 SLICE_7
ROUTE         2     0.912     R25C31B.F0 to     R24C31C.B1 S6[1]
CTOF_DEL    ---     0.452     R24C31C.B1 to     R24C31C.F1 SLICE_3
ROUTE         2     0.277     R24C31C.F1 to     R24C31B.D1 S8[1]
CTOF_DEL    ---     0.452     R24C31B.D1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.392     R24C31B.F1 to     R24C31B.C0 S8[2]
CTOF_DEL    ---     0.452     R24C31B.C0 to     R24C31B.F0 SLICE_2
ROUTE         1     3.073     R24C31B.F0 to      113.PADDO Ro_c[6]
DOPAD_DEL   ---     3.448      113.PADDO to        113.PAD Ro[6]
                  --------
                   18.009   (46.8% logic, 53.2% route), 10 logic levels.

Report:   17.961ns delay Ai[1] to Ro[6]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         55.PAD to       55.PADDI Ai[1]
ROUTE         8     2.283       55.PADDI to     R25C30D.A1 Ai_c[1]
CTOF_DEL    ---     0.452     R25C30D.A1 to     R25C30D.F1 SLICE_0
ROUTE         3     0.392     R25C30D.F1 to     R25C30D.C0 S2[0]
CTOF_DEL    ---     0.452     R25C30D.C0 to     R25C30D.F0 SLICE_0
ROUTE         2     0.667     R25C30D.F0 to     R25C30A.C1 S2[1]
CTOF_DEL    ---     0.452     R25C30A.C1 to     R25C30A.F1 SLICE_8
ROUTE         3     0.552     R25C30A.F1 to     R25C30A.D0 S2[2]
CTOF_DEL    ---     0.452     R25C30A.D0 to     R25C30A.F0 SLICE_8
ROUTE         2     1.156     R25C30A.F0 to     R24C31D.A1 S3[2]
CTOF_DEL    ---     0.452     R24C31D.A1 to     R24C31D.F1 SLICE_6
ROUTE         2     0.392     R24C31D.F1 to     R24C31D.C0 S5[2]
CTOF_DEL    ---     0.452     R24C31D.C0 to     R24C31D.F0 SLICE_6
ROUTE         2     0.618     R24C31D.F0 to     R24C31B.B1 S6[2]
CTOF_DEL    ---     0.452     R24C31B.B1 to     R24C31B.F1 SLICE_2
ROUTE         2     0.392     R24C31B.F1 to     R24C31B.C0 S8[2]
CTOF_DEL    ---     0.452     R24C31B.C0 to     R24C31B.F0 SLICE_2
ROUTE         1     3.073     R24C31B.F0 to      113.PADDO Ro_c[6]
DOPAD_DEL   ---     3.448      113.PADDO to        113.PAD Ro[6]
                  --------
                   17.961   (47.0% logic, 53.0% route), 10 logic levels.

Report:   18.498ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: Default net enumeration
            34 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    3.901ns maximum delay on Ai_c[2]

           Delays             Connection(s)
           2.695ns         54.PADDI to R25C30B.A1      
           2.855ns         54.PADDI to R25C31D.D1      
           2.385ns         54.PADDI to R25C30C.D1      
           2.021ns         54.PADDI to R25C30A.D1      
           3.901ns         54.PADDI to R25C31B.A0      
           3.620ns         54.PADDI to R24C31D.D1      
           3.160ns         54.PADDI to R24C31C.B0      
           2.584ns         54.PADDI to R24C31B.C1      

Report:    3.552ns maximum delay on Ro_c[3]

           Delays             Connection(s)
           3.552ns       R25C31C.F0 to 110.PADDO       

Report:    3.552ns maximum delay on Ro_c[2]

           Delays             Connection(s)
           3.552ns       R25C31D.F0 to 109.PADDO       

Report:    3.523ns maximum delay on Ro_c[4]

           Delays             Connection(s)
           3.523ns       R25C31A.F0 to 111.PADDO       

Report:    3.214ns maximum delay on Ro_c[0]

           Delays             Connection(s)
           3.214ns       R25C28B.F1 to 35.PADDO        

Report:    3.173ns maximum delay on Ro_c[5]

           Delays             Connection(s)
           3.173ns       R24C31C.F0 to 112.PADDO       

Report:    3.137ns maximum delay on Ai_c[3]

           Delays             Connection(s)
           2.804ns         52.PADDI to R25C30B.B0      
           2.578ns         52.PADDI to R25C30A.C0      
           2.827ns         52.PADDI to R24C31D.D0      
           3.137ns         52.PADDI to R24C31B.A0      
           2.827ns         52.PADDI to R24C31A.D1      
           3.137ns         52.PADDI to R24C31A.A0      

Report:    3.073ns maximum delay on Ro_c[7]

           Delays             Connection(s)
           3.073ns       R24C31A.F0 to 114.PADDO       

Report:    3.073ns maximum delay on Ro_c[6]

           Delays             Connection(s)
           3.073ns       R24C31B.F0 to 113.PADDO       

Report:    3.055ns maximum delay on Ai_c[1]

           Delays             Connection(s)
           3.012ns         55.PADDI to R25C28B.A0      
           3.055ns         55.PADDI to R25C31D.A1      
           2.314ns         55.PADDI to R25C30C.B0      
           2.693ns         55.PADDI to R25C31B.B1      
           2.745ns         55.PADDI to R25C31A.D0      
           2.824ns         55.PADDI to R24C31C.C1      
           2.283ns         55.PADDI to R25C30D.A1      
           2.283ns         55.PADDI to R25C30D.A0      

Report:    3.901ns is the maximum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
Default path enumeration                |     0.000 ns|    18.498 ns|   0  
                                        |             |             |
Default net enumeration                 |     0.000 ns|     3.901 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 0 clocks:


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 594 paths, 34 nets, and 104 connections (100.00% coverage)

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
