{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 10:58:37 2017 " "Info: Processing started: Thu Apr 13 10:58:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "B4 " "Info: Assuming node \"B4\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 960 1304 1472 976 "B4" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B1 " "Info: Assuming node \"B1\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B3 " "Info: Assuming node \"B3\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 976 1304 1472 992 "B3" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B2 " "Info: Assuming node \"B2\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 992 1304 1472 1008 "B2" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN24 " "Info: Assuming node \"EN24\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1136 1848 2016 1152 "EN24" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN24" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1088 1304 1472 1104 "clk" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74175:inst\|15 " "Info: Detected ripple clock \"74175:inst\|15\" as buffer" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 184 352 416 264 "15" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "74175:inst\|15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74175:inst\|14 " "Info: Detected ripple clock \"74175:inst\|14\" as buffer" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "74175:inst\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74283:inst1\|f74283:sub\|106~0 " "Info: Detected gated clock \"74283:inst1\|f74283:sub\|106~0\" as buffer" {  } { { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "74283:inst1\|f74283:sub\|106~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74175:inst\|13 " "Info: Detected ripple clock \"74175:inst\|13\" as buffer" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "74175:inst\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74175:inst\|16 " "Info: Detected ripple clock \"74175:inst\|16\" as buffer" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } } { "e:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "74175:inst\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "B4 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"B4\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.159 ns + Longest register register " "Info: + Longest register to register delay is 1.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y80_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.285 ns) 0.547 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.055 ns) 0.997 ns 4D~0 3 COMB LCCOMB_X1_Y80_N26 1 " "Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.450 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 1.159 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 43.31 % ) " "Info: Total cell delay = 0.502 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.657 ns ( 56.69 % ) " "Info: Total interconnect delay = 0.657 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B4 destination 5.932 ns + Shortest register " "Info: + Shortest clock path from clock \"B4\" to destination register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.908 ns) 0.908 ns B4 1 CLK PIN_F39 4 " "Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_F39; Fanout = 4; CLK Node = 'B4'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 960 1304 1472 976 "B4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.055 ns) 1.568 ns inst13 2 COMB LCCOMB_X1_Y80_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.055 ns) = 1.568 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.660 ns" { B4 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 3.753 ns inst13~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.753 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 5.932 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 5.932 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.612 ns ( 27.17 % ) " "Info: Total cell delay = 1.612 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.320 ns ( 72.83 % ) " "Info: Total interconnect delay = 4.320 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { B4 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.932 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.605ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B4 source 5.932 ns - Longest register " "Info: - Longest clock path from clock \"B4\" to source register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.908 ns) 0.908 ns B4 1 CLK PIN_F39 4 " "Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_F39; Fanout = 4; CLK Node = 'B4'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 960 1304 1472 976 "B4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.055 ns) 1.568 ns inst13 2 COMB LCCOMB_X1_Y80_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.055 ns) = 1.568 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.660 ns" { B4 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 3.753 ns inst13~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.753 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 5.932 ns 74175:inst\|14 4 REG LCFF_X1_Y80_N13 3 " "Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 5.932 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.612 ns ( 27.17 % ) " "Info: Total cell delay = 1.612 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.320 ns ( 72.83 % ) " "Info: Total interconnect delay = 4.320 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { B4 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.932 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.605ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { B4 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.932 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.605ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.055ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { B4 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.932 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.605ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { B4 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.932 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.605ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.055ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { B4 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.932 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.605ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "B1 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"B1\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.159 ns + Longest register register " "Info: + Longest register to register delay is 1.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y80_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.285 ns) 0.547 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.055 ns) 0.997 ns 4D~0 3 COMB LCCOMB_X1_Y80_N26 1 " "Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.450 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 1.159 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 43.31 % ) " "Info: Total cell delay = 0.502 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.657 ns ( 56.69 % ) " "Info: Total interconnect delay = 0.657 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B1 destination 6.849 ns + Shortest register " "Info: + Shortest clock path from clock \"B1\" to destination register is 6.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 0.898 ns B1 1 CLK PIN_E37 5 " "Info: 1: + IC(0.000 ns) + CELL(0.898 ns) = 0.898 ns; Loc. = PIN_E37; Fanout = 5; CLK Node = 'B1'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.285 ns) 2.089 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.906 ns) + CELL(0.285 ns) = 2.089 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.191 ns" { B1 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.161 ns) 2.485 ns inst13 3 COMB LCCOMB_X1_Y80_N10 2 " "Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.485 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.670 ns inst13~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.670 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.849 ns 74175:inst\|13 5 REG LCFF_X1_Y80_N27 4 " "Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.849 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.993 ns ( 29.10 % ) " "Info: Total cell delay = 1.993 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.856 ns ( 70.90 % ) " "Info: Total interconnect delay = 4.856 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.849 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.849 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.906ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.898ns 0.285ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B1 source 6.849 ns - Longest register " "Info: - Longest clock path from clock \"B1\" to source register is 6.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 0.898 ns B1 1 CLK PIN_E37 5 " "Info: 1: + IC(0.000 ns) + CELL(0.898 ns) = 0.898 ns; Loc. = PIN_E37; Fanout = 5; CLK Node = 'B1'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.285 ns) 2.089 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.906 ns) + CELL(0.285 ns) = 2.089 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.191 ns" { B1 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.161 ns) 2.485 ns inst13 3 COMB LCCOMB_X1_Y80_N10 2 " "Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.485 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.670 ns inst13~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.670 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.849 ns 74175:inst\|14 5 REG LCFF_X1_Y80_N13 3 " "Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.849 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.993 ns ( 29.10 % ) " "Info: Total cell delay = 1.993 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.856 ns ( 70.90 % ) " "Info: Total interconnect delay = 4.856 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.849 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.849 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.906ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.898ns 0.285ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.849 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.849 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.906ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.898ns 0.285ns 0.161ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.849 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.849 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.906ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.898ns 0.285ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.849 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.849 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.906ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.898ns 0.285ns 0.161ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.849 ns" { B1 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.849 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.906ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.898ns 0.285ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "B3 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"B3\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.159 ns + Longest register register " "Info: + Longest register to register delay is 1.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y80_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.285 ns) 0.547 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.055 ns) 0.997 ns 4D~0 3 COMB LCCOMB_X1_Y80_N26 1 " "Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.450 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 1.159 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 43.31 % ) " "Info: Total cell delay = 0.502 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.657 ns ( 56.69 % ) " "Info: Total interconnect delay = 0.657 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B3 destination 6.901 ns + Shortest register " "Info: + Shortest clock path from clock \"B3\" to destination register is 6.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.908 ns) 0.908 ns B3 1 CLK PIN_E39 3 " "Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_E39; Fanout = 3; CLK Node = 'B3'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 976 1304 1472 992 "B3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.374 ns) 2.141 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.859 ns) + CELL(0.374 ns) = 2.141 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.233 ns" { B3 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.161 ns) 2.537 ns inst13 3 COMB LCCOMB_X1_Y80_N10 2 " "Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.722 ns inst13~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.901 ns 74175:inst\|13 5 REG LCFF_X1_Y80_N27 4 " "Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.901 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 30.31 % ) " "Info: Total cell delay = 2.092 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.809 ns ( 69.69 % ) " "Info: Total interconnect delay = 4.809 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.901 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.901 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B3 source 6.901 ns - Longest register " "Info: - Longest clock path from clock \"B3\" to source register is 6.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.908 ns) 0.908 ns B3 1 CLK PIN_E39 3 " "Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_E39; Fanout = 3; CLK Node = 'B3'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 976 1304 1472 992 "B3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.374 ns) 2.141 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.859 ns) + CELL(0.374 ns) = 2.141 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.233 ns" { B3 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.161 ns) 2.537 ns inst13 3 COMB LCCOMB_X1_Y80_N10 2 " "Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.722 ns inst13~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.901 ns 74175:inst\|14 5 REG LCFF_X1_Y80_N13 3 " "Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.901 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 30.31 % ) " "Info: Total cell delay = 2.092 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.809 ns ( 69.69 % ) " "Info: Total interconnect delay = 4.809 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.901 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.901 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.901 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.901 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.901 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.901 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.901 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.901 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.901 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.901 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "B2 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"B2\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.159 ns + Longest register register " "Info: + Longest register to register delay is 1.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y80_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.285 ns) 0.547 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.055 ns) 0.997 ns 4D~0 3 COMB LCCOMB_X1_Y80_N26 1 " "Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.450 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 1.159 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 43.31 % ) " "Info: Total cell delay = 0.502 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.657 ns ( 56.69 % ) " "Info: Total interconnect delay = 0.657 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B2 destination 6.655 ns + Shortest register " "Info: + Shortest clock path from clock \"B2\" to destination register is 6.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.838 ns) 0.838 ns B2 1 CLK PIN_L30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.838 ns) = 0.838 ns; Loc. = PIN_L30; Fanout = 4; CLK Node = 'B2'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 992 1304 1472 1008 "B2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.397 ns) 1.895 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.660 ns) + CELL(0.397 ns) = 1.895 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.057 ns" { B2 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.161 ns) 2.291 ns inst13 3 COMB LCCOMB_X1_Y80_N10 2 " "Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.291 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.476 ns inst13~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.476 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.655 ns 74175:inst\|13 5 REG LCFF_X1_Y80_N27 4 " "Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.655 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.045 ns ( 30.73 % ) " "Info: Total cell delay = 2.045 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.610 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.610 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.655 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.655 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.660ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.838ns 0.397ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B2 source 6.655 ns - Longest register " "Info: - Longest clock path from clock \"B2\" to source register is 6.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.838 ns) 0.838 ns B2 1 CLK PIN_L30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.838 ns) = 0.838 ns; Loc. = PIN_L30; Fanout = 4; CLK Node = 'B2'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 992 1304 1472 1008 "B2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.397 ns) 1.895 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.660 ns) + CELL(0.397 ns) = 1.895 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.057 ns" { B2 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.161 ns) 2.291 ns inst13 3 COMB LCCOMB_X1_Y80_N10 2 " "Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.291 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.476 ns inst13~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.476 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.655 ns 74175:inst\|14 5 REG LCFF_X1_Y80_N13 3 " "Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.655 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.045 ns ( 30.73 % ) " "Info: Total cell delay = 2.045 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.610 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.610 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.655 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.655 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.660ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.838ns 0.397ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.655 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.655 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.660ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.838ns 0.397ns 0.161ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.655 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.655 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.660ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.838ns 0.397ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.655 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.655 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.660ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.838ns 0.397ns 0.161ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.655 ns" { B2 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.655 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.660ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.838ns 0.397ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "EN24 register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"EN24\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.159 ns + Longest register register " "Info: + Longest register to register delay is 1.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y80_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.285 ns) 0.547 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.055 ns) 0.997 ns 4D~0 3 COMB LCCOMB_X1_Y80_N26 1 " "Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.450 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 1.159 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 43.31 % ) " "Info: Total cell delay = 0.502 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.657 ns ( 56.69 % ) " "Info: Total interconnect delay = 0.657 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN24 destination 6.118 ns + Shortest register " "Info: + Shortest clock path from clock \"EN24\" to destination register is 6.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns EN24 1 CLK PIN_M30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M30; Fanout = 2; CLK Node = 'EN24'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN24 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1136 1848 2016 1152 "EN24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.285 ns) 1.754 ns inst13 2 COMB LCCOMB_X1_Y80_N10 2 " "Info: 2: + IC(0.641 ns) + CELL(0.285 ns) = 1.754 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.926 ns" { EN24 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 3.939 ns inst13~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.939 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.118 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 6.118 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.762 ns ( 28.80 % ) " "Info: Total cell delay = 1.762 ns ( 28.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.356 ns ( 71.20 % ) " "Info: Total interconnect delay = 4.356 ns ( 71.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.118 ns" { EN24 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.118 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.641ns 2.185ns 1.530ns } { 0.000ns 0.828ns 0.285ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN24 source 6.118 ns - Longest register " "Info: - Longest clock path from clock \"EN24\" to source register is 6.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns EN24 1 CLK PIN_M30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M30; Fanout = 2; CLK Node = 'EN24'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN24 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1136 1848 2016 1152 "EN24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.285 ns) 1.754 ns inst13 2 COMB LCCOMB_X1_Y80_N10 2 " "Info: 2: + IC(0.641 ns) + CELL(0.285 ns) = 1.754 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.926 ns" { EN24 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 3.939 ns inst13~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.939 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.118 ns 74175:inst\|14 4 REG LCFF_X1_Y80_N13 3 " "Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 6.118 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.762 ns ( 28.80 % ) " "Info: Total cell delay = 1.762 ns ( 28.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.356 ns ( 71.20 % ) " "Info: Total interconnect delay = 4.356 ns ( 71.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.118 ns" { EN24 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.118 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.641ns 2.185ns 1.530ns } { 0.000ns 0.828ns 0.285ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.118 ns" { EN24 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.118 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.641ns 2.185ns 1.530ns } { 0.000ns 0.828ns 0.285ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.118 ns" { EN24 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.118 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.641ns 2.185ns 1.530ns } { 0.000ns 0.828ns 0.285ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.118 ns" { EN24 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.118 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.641ns 2.185ns 1.530ns } { 0.000ns 0.828ns 0.285ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.118 ns" { EN24 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.118 ns" { EN24 {} EN24~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.641ns 2.185ns 1.530ns } { 0.000ns 0.828ns 0.285ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74175:inst\|14 74175:inst\|13 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"74175:inst\|14\" and destination register \"74175:inst\|13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.159 ns + Longest register register " "Info: + Longest register to register delay is 1.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|14 1 REG LCFF_X1_Y80_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.285 ns) 0.547 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.262 ns) + CELL(0.285 ns) = 0.547 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.055 ns) 0.997 ns 4D~0 3 COMB LCCOMB_X1_Y80_N26 1 " "Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 0.997 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.450 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 1.159 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 1.159 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 43.31 % ) " "Info: Total cell delay = 0.502 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.657 ns ( 56.69 % ) " "Info: Total interconnect delay = 0.657 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.377 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.858 ns) 0.858 ns clk 1 CLK PIN_L33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_L33; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1088 1304 1472 1104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.285 ns) 2.013 ns inst13 2 COMB LCCOMB_X1_Y80_N10 2 " "Info: 2: + IC(0.870 ns) + CELL(0.285 ns) = 2.013 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.155 ns" { clk inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.198 ns inst13~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 4.198 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.377 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 6.377 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.792 ns ( 28.10 % ) " "Info: Total cell delay = 1.792 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.585 ns ( 71.90 % ) " "Info: Total interconnect delay = 4.585 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.377 ns" { clk inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.870ns 2.185ns 1.530ns } { 0.000ns 0.858ns 0.285ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.377 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.858 ns) 0.858 ns clk 1 CLK PIN_L33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.858 ns) = 0.858 ns; Loc. = PIN_L33; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1088 1304 1472 1104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.285 ns) 2.013 ns inst13 2 COMB LCCOMB_X1_Y80_N10 2 " "Info: 2: + IC(0.870 ns) + CELL(0.285 ns) = 2.013 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.155 ns" { clk inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.198 ns inst13~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 4.198 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.377 ns 74175:inst\|14 4 REG LCFF_X1_Y80_N13 3 " "Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 6.377 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.792 ns ( 28.10 % ) " "Info: Total cell delay = 1.792 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.585 ns ( 71.90 % ) " "Info: Total interconnect delay = 4.585 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.377 ns" { clk inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.870ns 2.185ns 1.530ns } { 0.000ns 0.858ns 0.285ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.377 ns" { clk inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.870ns 2.185ns 1.530ns } { 0.000ns 0.858ns 0.285ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.377 ns" { clk inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.870ns 2.185ns 1.530ns } { 0.000ns 0.858ns 0.285ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.159 ns" { 74175:inst|14 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.159 ns" { 74175:inst|14 {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.262ns 0.395ns 0.000ns } { 0.000ns 0.285ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.377 ns" { clk inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.870ns 2.185ns 1.530ns } { 0.000ns 0.858ns 0.285ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.377 ns" { clk inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.377 ns" { clk {} clk~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.870ns 2.185ns 1.530ns } { 0.000ns 0.858ns 0.285ns 0.000ns 0.649ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { 74175:inst|13 {} } {  } {  } "" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74175:inst\|14 B1 B4 0.293 ns register " "Info: tsu for register \"74175:inst\|14\" (data pin = \"B1\", clock pin = \"B4\") is 0.293 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.130 ns + Longest pin register " "Info: + Longest pin to register delay is 6.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 0.898 ns B1 1 CLK PIN_E37 5 " "Info: 1: + IC(0.000 ns) + CELL(0.898 ns) = 0.898 ns; Loc. = PIN_E37; Fanout = 5; CLK Node = 'B1'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1008 1304 1472 1024 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.336 ns) + CELL(0.364 ns) 5.598 ns 74283:inst1\|f74283:sub\|105~0 2 COMB LCCOMB_X1_Y80_N22 1 " "Info: 2: + IC(4.336 ns) + CELL(0.364 ns) = 5.598 ns; Loc. = LCCOMB_X1_Y80_N22; Fanout = 1; COMB Node = '74283:inst1\|f74283:sub\|105~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.700 ns" { B1 74283:inst1|f74283:sub|105~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.055 ns) 5.968 ns 3D~0 3 COMB LCCOMB_X1_Y80_N12 1 " "Info: 3: + IC(0.315 ns) + CELL(0.055 ns) = 5.968 ns; Loc. = LCCOMB_X1_Y80_N12; Fanout = 1; COMB Node = '3D~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.370 ns" { 74283:inst1|f74283:sub|105~0 3D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 6.130 ns 74175:inst\|14 4 REG LCFF_X1_Y80_N13 3 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 6.130 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.162 ns" { 3D~0 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 24.13 % ) " "Info: Total cell delay = 1.479 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.651 ns ( 75.87 % ) " "Info: Total interconnect delay = 4.651 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.130 ns" { B1 74283:inst1|f74283:sub|105~0 3D~0 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.130 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|105~0 {} 3D~0 {} 74175:inst|14 {} } { 0.000ns 0.000ns 4.336ns 0.315ns 0.000ns } { 0.000ns 0.898ns 0.364ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B4 destination 5.932 ns - Shortest register " "Info: - Shortest clock path from clock \"B4\" to destination register is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.908 ns) 0.908 ns B4 1 CLK PIN_F39 4 " "Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_F39; Fanout = 4; CLK Node = 'B4'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 960 1304 1472 976 "B4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.055 ns) 1.568 ns inst13 2 COMB LCCOMB_X1_Y80_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.055 ns) = 1.568 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.660 ns" { B4 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 3.753 ns inst13~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.185 ns) + CELL(0.000 ns) = 3.753 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 5.932 ns 74175:inst\|14 4 REG LCFF_X1_Y80_N13 3 " "Info: 4: + IC(1.530 ns) + CELL(0.649 ns) = 5.932 ns; Loc. = LCFF_X1_Y80_N13; Fanout = 3; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.612 ns ( 27.17 % ) " "Info: Total cell delay = 1.612 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.320 ns ( 72.83 % ) " "Info: Total interconnect delay = 4.320 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { B4 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.932 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.605ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.130 ns" { B1 74283:inst1|f74283:sub|105~0 3D~0 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.130 ns" { B1 {} B1~combout {} 74283:inst1|f74283:sub|105~0 {} 3D~0 {} 74175:inst|14 {} } { 0.000ns 0.000ns 4.336ns 0.315ns 0.000ns } { 0.000ns 0.898ns 0.364ns 0.055ns 0.162ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { B4 inst13 inst13~clkctrl 74175:inst|14 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.932 ns" { B4 {} B4~combout {} inst13 {} inst13~clkctrl {} 74175:inst|14 {} } { 0.000ns 0.000ns 0.605ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.055ns 0.000ns 0.649ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "B3 S4 74161:inst2\|f74161:sub\|9 16.253 ns register " "Info: tco from clock \"B3\" to destination pin \"S4\" through register \"74161:inst2\|f74161:sub\|9\" is 16.253 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B3 source 6.882 ns + Longest register " "Info: + Longest clock path from clock \"B3\" to source register is 6.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.908 ns) 0.908 ns B3 1 CLK PIN_E39 3 " "Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_E39; Fanout = 3; CLK Node = 'B3'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 976 1304 1472 992 "B3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.374 ns) 2.141 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.859 ns) + CELL(0.374 ns) = 2.141 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.233 ns" { B3 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.161 ns) 2.537 ns inst13 3 COMB LCCOMB_X1_Y80_N10 2 " "Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.722 ns inst13~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.649 ns) 6.882 ns 74161:inst2\|f74161:sub\|9 5 REG LCFF_X13_Y76_N19 7 " "Info: 5: + IC(1.511 ns) + CELL(0.649 ns) = 6.882 ns; Loc. = LCFF_X13_Y76_N19; Fanout = 7; REG Node = '74161:inst2\|f74161:sub\|9'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.160 ns" { inst13~clkctrl 74161:inst2|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 30.40 % ) " "Info: Total cell delay = 2.092 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.790 ns ( 69.60 % ) " "Info: Total interconnect delay = 4.790 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.882 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74161:inst2|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.882 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74161:inst2|f74161:sub|9 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.511ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.272 ns + Longest register pin " "Info: + Longest register to pin delay is 9.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst2\|f74161:sub\|9 1 REG LCFF_X13_Y76_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y76_N19; Fanout = 7; REG Node = '74161:inst2\|f74161:sub\|9'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74161:inst2|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.364 ns) 0.668 ns 74283:inst26\|f74283:sub\|83 2 COMB LCCOMB_X13_Y76_N4 1 " "Info: 2: + IC(0.304 ns) + CELL(0.364 ns) = 0.668 ns; Loc. = LCCOMB_X13_Y76_N4; Fanout = 1; COMB Node = '74283:inst26\|f74283:sub\|83'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.668 ns" { 74161:inst2|f74161:sub|9 74283:inst26|f74283:sub|83 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 800 472 536 840 "83" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.518 ns) + CELL(2.086 ns) 9.272 ns S4 3 PIN PIN_AU31 0 " "Info: 3: + IC(6.518 ns) + CELL(2.086 ns) = 9.272 ns; Loc. = PIN_AU31; Fanout = 0; PIN Node = 'S4'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.604 ns" { 74283:inst26|f74283:sub|83 S4 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 816 2488 2664 832 "S4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 26.42 % ) " "Info: Total cell delay = 2.450 ns ( 26.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.822 ns ( 73.58 % ) " "Info: Total interconnect delay = 6.822 ns ( 73.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.272 ns" { 74161:inst2|f74161:sub|9 74283:inst26|f74283:sub|83 S4 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.272 ns" { 74161:inst2|f74161:sub|9 {} 74283:inst26|f74283:sub|83 {} S4 {} } { 0.000ns 0.304ns 6.518ns } { 0.000ns 0.364ns 2.086ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.882 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74161:inst2|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.882 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74161:inst2|f74161:sub|9 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.511ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.272 ns" { 74161:inst2|f74161:sub|9 74283:inst26|f74283:sub|83 S4 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.272 ns" { 74161:inst2|f74161:sub|9 {} 74283:inst26|f74283:sub|83 {} S4 {} } { 0.000ns 0.304ns 6.518ns } { 0.000ns 0.364ns 2.086ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B4 BI8 7.855 ns Longest " "Info: Longest tpd from source pin \"B4\" to destination pin \"BI8\" is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.908 ns) 0.908 ns B4 1 CLK PIN_F39 4 " "Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_F39; Fanout = 4; CLK Node = 'B4'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 960 1304 1472 976 "B4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.384 ns) 4.992 ns inst22~0 2 COMB LCCOMB_X1_Y80_N20 1 " "Info: 2: + IC(3.700 ns) + CELL(0.384 ns) = 4.992 ns; Loc. = LCCOMB_X1_Y80_N20; Fanout = 1; COMB Node = 'inst22~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.084 ns" { B4 inst22~0 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 976 1896 1928 1024 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(2.247 ns) 7.855 ns BI8 3 PIN PIN_K34 0 " "Info: 3: + IC(0.616 ns) + CELL(2.247 ns) = 7.855 ns; Loc. = PIN_K34; Fanout = 0; PIN Node = 'BI8'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.863 ns" { inst22~0 BI8 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 968 1688 1864 984 "BI8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.539 ns ( 45.05 % ) " "Info: Total cell delay = 3.539 ns ( 45.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns ( 54.95 % ) " "Info: Total interconnect delay = 4.316 ns ( 54.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.855 ns" { B4 inst22~0 BI8 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.855 ns" { B4 {} B4~combout {} inst22~0 {} BI8 {} } { 0.000ns 0.000ns 3.700ns 0.616ns } { 0.000ns 0.908ns 0.384ns 2.247ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74175:inst\|13 B2 B3 4.551 ns register " "Info: th for register \"74175:inst\|13\" (data pin = \"B2\", clock pin = \"B3\") is 4.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B3 destination 6.901 ns + Longest register " "Info: + Longest clock path from clock \"B3\" to destination register is 6.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.908 ns) 0.908 ns B3 1 CLK PIN_E39 3 " "Info: 1: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = PIN_E39; Fanout = 3; CLK Node = 'B3'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 976 1304 1472 992 "B3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.374 ns) 2.141 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.859 ns) + CELL(0.374 ns) = 2.141 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.233 ns" { B3 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.161 ns) 2.537 ns inst13 3 COMB LCCOMB_X1_Y80_N10 2 " "Info: 3: + IC(0.235 ns) + CELL(0.161 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y80_N10; Fanout = 2; COMB Node = 'inst13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { 74283:inst1|f74283:sub|106~0 inst13 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.000 ns) 4.722 ns inst13~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.185 ns) + CELL(0.000 ns) = 4.722 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 1016 1840 1904 1064 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.649 ns) 6.901 ns 74175:inst\|13 5 REG LCFF_X1_Y80_N27 4 " "Info: 5: + IC(1.530 ns) + CELL(0.649 ns) = 6.901 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.179 ns" { inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 30.31 % ) " "Info: Total cell delay = 2.092 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.809 ns ( 69.69 % ) " "Info: Total interconnect delay = 4.809 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.901 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.901 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.507 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.838 ns) 0.838 ns B2 1 CLK PIN_L30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.838 ns) = 0.838 ns; Loc. = PIN_L30; Fanout = 4; CLK Node = 'B2'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 992 1304 1472 1008 "B2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.397 ns) 1.895 ns 74283:inst1\|f74283:sub\|106~0 2 COMB LCCOMB_X1_Y80_N28 3 " "Info: 2: + IC(0.660 ns) + CELL(0.397 ns) = 1.895 ns; Loc. = LCCOMB_X1_Y80_N28; Fanout = 3; COMB Node = '74283:inst1\|f74283:sub\|106~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.057 ns" { B2 74283:inst1|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.055 ns) 2.345 ns 4D~0 3 COMB LCCOMB_X1_Y80_N26 1 " "Info: 3: + IC(0.395 ns) + CELL(0.055 ns) = 2.345 ns; Loc. = LCCOMB_X1_Y80_N26; Fanout = 1; COMB Node = '4D~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.450 ns" { 74283:inst1|f74283:sub|106~0 4D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 2.507 ns 74175:inst\|13 4 REG LCFF_X1_Y80_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.162 ns) = 2.507 ns; Loc. = LCFF_X1_Y80_N27; Fanout = 4; REG Node = '74175:inst\|13'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.162 ns" { 4D~0 74175:inst|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.452 ns ( 57.92 % ) " "Info: Total cell delay = 1.452 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.055 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.507 ns" { B2 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.507 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.660ns 0.395ns 0.000ns } { 0.000ns 0.838ns 0.397ns 0.055ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.901 ns" { B3 74283:inst1|f74283:sub|106~0 inst13 inst13~clkctrl 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.901 ns" { B3 {} B3~combout {} 74283:inst1|f74283:sub|106~0 {} inst13 {} inst13~clkctrl {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.859ns 0.235ns 2.185ns 1.530ns } { 0.000ns 0.908ns 0.374ns 0.161ns 0.000ns 0.649ns } "" } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.507 ns" { B2 74283:inst1|f74283:sub|106~0 4D~0 74175:inst|13 } "NODE_NAME" } } { "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.507 ns" { B2 {} B2~combout {} 74283:inst1|f74283:sub|106~0 {} 4D~0 {} 74175:inst|13 {} } { 0.000ns 0.000ns 0.660ns 0.395ns 0.000ns } { 0.000ns 0.838ns 0.397ns 0.055ns 0.162ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 10:58:37 2017 " "Info: Processing ended: Thu Apr 13 10:58:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
