Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Risc5CPU_tb_v.uut.DataRAM_1.inst at time               250000 ns: 
Reading from out-of-range address. Max address in Risc5CPU_tb_v.uut.DataRAM_1.inst is          63
WARNING in Risc5CPU_tb_v.uut.DataRAM_1.inst at time               550000 ns: 
Reading from out-of-range address. Max address in Risc5CPU_tb_v.uut.DataRAM_1.inst is          63
