[%General]
%3Csource%3E=D:/LogicDesignExperiment/final_project/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/RGB.vhd
%3Cfilename%3E=D:/LogicDesignExperiment/final_project/camera_try/rgb.v
%3Cclass%3E=100
%3Cbasename%3E=RGB
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=din, nblank, r, g, b
b\category=117
b\port=2
b\alias=B
b\type\Subtype\mark1=ieee::std_logic_vector
b\type\Subtype\mark2=ieee::std_logic_vector
b\type\Subtype\constraint\0\Range\dir=false
b\type\Subtype\constraint\0\Range\left\Constant\value=7
b\type\Subtype\constraint\0\Range\left\Constant\units=
b\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
b\type\Subtype\constraint\0\Range\right\Constant\value=0
b\type\Subtype\constraint\0\Range\right\Constant\units=
b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
din\category=117
din\port=1
din\alias=Din
din\type\Subtype\mark1=ieee::std_logic_vector
din\type\Subtype\mark2=ieee::std_logic_vector
din\type\Subtype\constraint\0\Range\dir=false
din\type\Subtype\constraint\0\Range\left\Constant\value=11
din\type\Subtype\constraint\0\Range\left\Constant\units=
din\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
din\type\Subtype\constraint\0\Range\right\Constant\value=0
din\type\Subtype\constraint\0\Range\right\Constant\units=
din\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
g\category=117
g\port=2
g\alias=G
g\type\Subtype\mark1=ieee::std_logic_vector
g\type\Subtype\mark2=ieee::std_logic_vector
g\type\Subtype\constraint\0\Range\dir=false
g\type\Subtype\constraint\0\Range\left\Constant\value=7
g\type\Subtype\constraint\0\Range\left\Constant\units=
g\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
g\type\Subtype\constraint\0\Range\right\Constant\value=0
g\type\Subtype\constraint\0\Range\right\Constant\units=
g\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
nblank\category=117
nblank\port=1
nblank\alias=Nblank
nblank\type\Subtype\mark1=ieee::std_logic
nblank\type\Subtype\mark2=ieee::std_logic
r\category=117
r\port=2
r\alias=R
r\type\Subtype\mark1=ieee::std_logic_vector
r\type\Subtype\mark2=ieee::std_logic_vector
r\type\Subtype\constraint\0\Range\dir=false
r\type\Subtype\constraint\0\Range\left\Constant\value=7
r\type\Subtype\constraint\0\Range\left\Constant\units=
r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r\type\Subtype\constraint\0\Range\right\Constant\value=0
r\type\Subtype\constraint\0\Range\right\Constant\units=
r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rgb\category=100
rgb\port=0
rgb\alias=RGB
%3ChasCode%3E=true
