m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Universidad/Mis_practicasVHDL/practica12sumador
Emux21
Z1 w1697021505
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z4 8C:/Universidad/Mis_practicasVHDL/practica12sumador/mux21.vhd
Z5 FC:/Universidad/Mis_practicasVHDL/practica12sumador/mux21.vhd
l0
L5 1
V=YCWA3CeF3b36eg>_bU9Y2
!s100 72MFYf^lOY3:@VHPRkOEa2
Z6 OV;C;2020.1;71
32
Z7 !s110 1697021510
!i10b 1
Z8 !s108 1697021510.000000
Z9 !s90 -reportprogress|300|-work|work|C:/Universidad/Mis_practicasVHDL/practica12sumador/mux21.vhd|
Z10 !s107 C:/Universidad/Mis_practicasVHDL/practica12sumador/mux21.vhd|
!i113 1
Z11 o-work work
Z12 tExplicit 1 CvgOpt 0
Aar_mux21
R2
R3
Z13 DEx4 work 5 mux21 0 22 =YCWA3CeF3b36eg>_bU9Y2
!i122 1
l17
L15 7
VaadHd9b9gLLiYElVKlC=E3
!s100 Nb0`>SLQnOlXI47Z26Jkm0
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Emux41_vector
Z14 w1697023669
R2
R3
!i122 8
R0
Z15 8C:/Universidad/Mis_practicasVHDL/practica12sumador/mux41.vhd
Z16 FC:/Universidad/Mis_practicasVHDL/practica12sumador/mux41.vhd
l0
L6 1
V^C^2?z<BOg]iCLd1lX68T1
!s100 VS^GbP>_<=F9R<kY6X24g2
R6
32
Z17 !s110 1697023674
!i10b 1
Z18 !s108 1697023674.000000
Z19 !s90 -reportprogress|300|-work|work|C:/Universidad/Mis_practicasVHDL/practica12sumador/mux41.vhd|
Z20 !s107 C:/Universidad/Mis_practicasVHDL/practica12sumador/mux41.vhd|
!i113 1
R11
R12
Aar_mux41_vector
R13
R2
R3
Z21 DEx4 work 12 mux41_vector 0 22 ^C^2?z<BOg]iCLd1lX68T1
!i122 8
l19
L15 11
V<UA^[SFkBU0hSkG?ge]9l1
!s100 oJbj=n_L?7gkKIJi33gBP1
R6
32
R17
!i10b 1
R18
R19
R20
!i113 1
R11
R12
Esumadorcompleto
Z22 w1697037649
R2
R3
!i122 15
R0
Z23 8C:/Universidad/Mis_practicasVHDL/practica12sumador/sumadorcompleto.vhd
Z24 FC:/Universidad/Mis_practicasVHDL/practica12sumador/sumadorcompleto.vhd
l0
L7 1
V?GU8>bHKC5;01V[UDi3zA3
!s100 _7h>Te:@442Aab2ahZhN61
R6
32
Z25 !s110 1697037669
!i10b 1
Z26 !s108 1697037669.000000
Z27 !s90 -reportprogress|300|-work|work|C:/Universidad/Mis_practicasVHDL/practica12sumador/sumadorcompleto.vhd|
Z28 !s107 C:/Universidad/Mis_practicasVHDL/practica12sumador/sumadorcompleto.vhd|
!i113 1
R11
R12
Aar_sumadorcompleto
R2
R3
Z29 DEx4 work 15 sumadorcompleto 0 22 ?GU8>bHKC5;01V[UDi3zA3
!i122 15
l17
L15 8
VBFCkn?]KPj1MF]zleL3_L1
!s100 9NUEjVnMT;T<mZE9<]d=U1
R6
32
R25
!i10b 1
R26
R27
R28
!i113 1
R11
R12
Esumadorcompleto4bits
Z30 w1697531817
R2
R3
!i122 22
R0
Z31 8C:/Universidad/Mis_practicasVHDL/practica12sumador/sumador_completo_4bits.vhd
Z32 FC:/Universidad/Mis_practicasVHDL/practica12sumador/sumador_completo_4bits.vhd
l0
L5 1
VLViee;2<FOdPYcKTDim8Y2
!s100 eZ3i9jolnHGIE_nVN7GW33
R6
32
Z33 !s110 1697531825
!i10b 1
Z34 !s108 1697531825.000000
Z35 !s90 -reportprogress|300|-work|work|C:/Universidad/Mis_practicasVHDL/practica12sumador/sumador_completo_4bits.vhd|
Z36 !s107 C:/Universidad/Mis_practicasVHDL/practica12sumador/sumador_completo_4bits.vhd|
!i113 1
R11
R12
Aar_sumadorcompleto4bits
R29
R2
R3
Z37 DEx4 work 20 sumadorcompleto4bits 0 22 LViee;2<FOdPYcKTDim8Y2
!i122 22
l19
L15 12
V3HB5M2dbhWQm:a8Gonk<J2
!s100 _kTQF@Umjil>hP9Rbl5oR0
R6
32
R33
!i10b 1
R34
R35
R36
!i113 1
R11
R12
Etb_sum4bits
Z38 w1697101597
R2
R3
!i122 23
R0
Z39 8C:/Universidad/Mis_practicasVHDL/practica12sumador/TB_Sumador_Completo4bits.vhd
Z40 FC:/Universidad/Mis_practicasVHDL/practica12sumador/TB_Sumador_Completo4bits.vhd
l0
L5 1
VQ@kEDi;:UM[Jhzd8FhL[23
!s100 MOY9N1l2?Kho>O9zVF[kY2
R6
32
Z41 !s110 1697531843
!i10b 1
Z42 !s108 1697531842.000000
Z43 !s90 -reportprogress|300|-work|work|C:/Universidad/Mis_practicasVHDL/practica12sumador/TB_Sumador_Completo4bits.vhd|
Z44 !s107 C:/Universidad/Mis_practicasVHDL/practica12sumador/TB_Sumador_Completo4bits.vhd|
!i113 1
R11
R12
Aar_tbsum4bits
R37
R2
R3
Z45 DEx4 work 11 tb_sum4bits 0 22 Q@kEDi;:UM[Jhzd8FhL[23
!i122 23
l17
Z46 L10 24
Z47 V=d6J9;E9O8WDZ0OTmT3@>3
Z48 !s100 _9B[z^EBhdb4CBcm^CO^C1
R6
32
R41
!i10b 1
R42
R43
R44
!i113 1
R11
R12
Etb_sumadorcompleto
Z49 w1697039683
R2
R3
!i122 17
R0
Z50 8C:/Universidad/Mis_practicasVHDL/practica12sumador/TB_Sumadorcompleto.vhd
Z51 FC:/Universidad/Mis_practicasVHDL/practica12sumador/TB_Sumadorcompleto.vhd
l0
L6 1
VI]W^VFRZ8X]J1S:Z?TUeJ2
!s100 >0K6N=j@lcS[1a8fTHC1m3
R6
32
Z52 !s110 1697039692
!i10b 1
Z53 !s108 1697039692.000000
Z54 !s90 -reportprogress|300|-work|work|C:/Universidad/Mis_practicasVHDL/practica12sumador/TB_Sumadorcompleto.vhd|
Z55 !s107 C:/Universidad/Mis_practicasVHDL/practica12sumador/TB_Sumadorcompleto.vhd|
!i113 1
R11
R12
Aar_tb_sumadorcompleto
R29
R2
R3
DEx4 work 18 tb_sumadorcompleto 0 22 I]W^VFRZ8X]J1S:Z?TUeJ2
!i122 17
l17
L10 17
VTom`?SooWM?H8kfj>6UmM0
!s100 0kT9f<9hnO<YY?Ake@GZZ1
R6
32
R52
!i10b 1
R53
R54
R55
!i113 1
R11
R12
Etbmux21
Z56 w1697022463
R2
R3
!i122 6
R0
Z57 8C:/Universidad/Mis_practicasVHDL/practica12sumador/TBmux21.vhd
Z58 FC:/Universidad/Mis_practicasVHDL/practica12sumador/TBmux21.vhd
l0
L6 1
V5Ja:C@[Z3<NTONV=hmn>73
!s100 1j^5lea8AU>X4h=NA:2:I2
R6
32
Z59 !s110 1697022471
!i10b 1
Z60 !s108 1697022470.000000
Z61 !s90 -reportprogress|300|-work|work|C:/Universidad/Mis_practicasVHDL/practica12sumador/TBmux21.vhd|
Z62 !s107 C:/Universidad/Mis_practicasVHDL/practica12sumador/TBmux21.vhd|
!i113 1
R11
R12
Aar_tbmux21
R13
R2
R3
DEx4 work 7 tbmux21 0 22 5Ja:C@[Z3<NTONV=hmn>73
!i122 6
l15
L11 14
Vo3aEGM[<i76?::hD=HNOB0
!s100 3fh1KO3GFkAEVEP9Jc8g40
R6
32
R59
!i10b 1
R60
R61
R62
!i113 1
R11
R12
Etbmux41_vector
Z63 w1697026133
R2
R3
!i122 14
R0
Z64 8C:/Universidad/Mis_practicasVHDL/practica12sumador/TB_mux41.vhd
Z65 FC:/Universidad/Mis_practicasVHDL/practica12sumador/TB_mux41.vhd
l0
L6 1
V5g>hd^IjfXS1f3FX_FJ3H0
!s100 L_aRc;:WWo=bFjM40RLmT3
R6
32
Z66 !s110 1697026138
!i10b 1
Z67 !s108 1697026138.000000
Z68 !s90 -reportprogress|300|-work|work|C:/Universidad/Mis_practicasVHDL/practica12sumador/TB_mux41.vhd|
Z69 !s107 C:/Universidad/Mis_practicasVHDL/practica12sumador/TB_mux41.vhd|
!i113 1
R11
R12
Aar_tbmux_41
R21
R2
R3
DEx4 work 14 tbmux41_vector 0 22 5g>hd^IjfXS1f3FX_FJ3H0
!i122 14
l19
L11 22
Vf_QT4VV3=eVMUQe_n<1:Y3
!s100 aPAhbka>8L3K_lQ`E0Fn^3
R6
32
R66
!i10b 1
R67
R68
R69
!i113 1
R11
R12
