$date
	Sat Oct  2 02:27:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff $end
$var wire 1 ! D $end
$var wire 1 " clk $end
$var wire 1 # rstN $end
$var reg 1 $ Q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z$
1#
1"
0!
$end
#5
0"
#10
0$
1"
#11
1!
0#
#15
0"
#20
1"
#21
0!
1#
#25
0"
#30
1"
#31
0#
#35
0"
#40
1"
#41
1#
#45
0"
#50
1"
#51
1!
#55
0"
#60
1$
1"
#61
0$
0#
#65
0"
#70
1"
#71
0!
1#
#75
0"
#80
1"
#81
1!
0#
#85
0"
#90
1"
#91
0!
#95
0"
#100
1"
#101
1!
#105
0"
#110
1"
#111
1#
#115
0"
#120
1$
1"
#121
0$
0!
0#
#125
0"
#130
1"
#131
1#
#135
0"
#140
1"
#141
0#
#145
0"
#150
1"
#151
1!
#155
0"
#160
1"
#161
0!
#165
0"
#170
1"
#171
1!
1#
#175
0"
#180
1$
1"
#185
0"
#190
1"
#191
0!
#195
0"
#200
0$
1"
#201
1!
#205
0"
#210
1$
1"
#211
0$
0#
#215
0"
#220
1"
#221
1#
#225
0"
#230
1$
1"
#231
0$
0!
0#
#235
0"
#240
1"
#245
0"
#250
1"
#255
0"
#260
1"
#261
1!
1#
#265
0"
#270
1$
1"
#275
0"
#280
1"
#281
0$
0#
#285
0"
#290
1"
#295
0"
#300
1"
#301
0!
1#
#305
0"
#310
1"
#315
0"
#320
1"
#322
