Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 17 03:10:26 2019
| Host         : Victor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sap_1_timing_summary_routed.rpt -pb sap_1_timing_summary_routed.pb -rpx sap_1_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.403        0.000                      0                   73        0.176        0.000                      0                   73        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.403        0.000                      0                   73        0.176        0.000                      0                   73        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.456ns  (logic 1.873ns (42.033%)  route 2.583ns (57.967%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 17.293 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 r  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.751    14.119    U4/addr2[1]
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.326    14.445 r  U4/Q_tmp[3]_i_15/O
                         net (fo=1, routed)           0.000    14.445    U4/Q_tmp[3]_i_15_n_1
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513    14.958 r  U4/Q_tmp_reg[3]_i_13/O[2]
                         net (fo=1, routed)           0.406    15.363    U4/Q_tmp_reg[3]_i_13_n_6
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.302    15.665 r  U4/Q_tmp[2]_i_4/O
                         net (fo=1, routed)           0.433    16.098    U4/Q_tmp[2]_i_4_n_1
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.222 r  U4/Q_tmp[2]_i_2/O
                         net (fo=1, routed)           0.483    16.705    U4/Q_tmp[2]_i_2_n_1
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.829 r  U4/Q_tmp[2]_i_1__0/O
                         net (fo=5, routed)           0.510    17.339    U8/D[2]
    SLICE_X53Y9          FDCE                                         r  U8/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.450    17.293    U8/CLK
    SLICE_X53Y9          FDCE                                         r  U8/Q_reg[2]/C
                         clock pessimism              0.565    17.858    
                         clock uncertainty           -0.035    17.823    
    SLICE_X53Y9          FDCE (Setup_fdce_C_D)       -0.081    17.742    U8/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.742    
                         arrival time                         -17.339    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.470ns  (logic 1.873ns (41.900%)  route 2.597ns (58.100%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 17.293 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 r  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.751    14.119    U4/addr2[1]
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.326    14.445 r  U4/Q_tmp[3]_i_15/O
                         net (fo=1, routed)           0.000    14.445    U4/Q_tmp[3]_i_15_n_1
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513    14.958 r  U4/Q_tmp_reg[3]_i_13/O[2]
                         net (fo=1, routed)           0.406    15.363    U4/Q_tmp_reg[3]_i_13_n_6
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.302    15.665 r  U4/Q_tmp[2]_i_4/O
                         net (fo=1, routed)           0.433    16.098    U4/Q_tmp[2]_i_4_n_1
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.222 r  U4/Q_tmp[2]_i_2/O
                         net (fo=1, routed)           0.483    16.705    U4/Q_tmp[2]_i_2_n_1
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.829 r  U4/Q_tmp[2]_i_1__0/O
                         net (fo=5, routed)           0.524    17.353    U3/D[2]
    SLICE_X52Y9          FDCE                                         r  U3/Q_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.450    17.293    U3/CLK
    SLICE_X52Y9          FDCE                                         r  U3/Q_tmp_reg[2]/C
                         clock pessimism              0.565    17.858    
                         clock uncertainty           -0.035    17.823    
    SLICE_X52Y9          FDCE (Setup_fdce_C_D)       -0.028    17.795    U3/Q_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         17.795    
                         arrival time                         -17.353    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.389ns  (logic 1.936ns (44.109%)  route 2.453ns (55.891%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 17.293 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 r  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.751    14.119    U4/addr2[1]
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.326    14.445 r  U4/Q_tmp[3]_i_15/O
                         net (fo=1, routed)           0.000    14.445    U4/Q_tmp[3]_i_15_n_1
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    15.017 r  U4/Q_tmp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.302    15.318    U4/Q_tmp_reg[3]_i_13_n_5
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.306    15.624 r  U4/Q_tmp[3]_i_6/O
                         net (fo=1, routed)           0.420    16.044    U4/Q_tmp[3]_i_6_n_1
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.168 r  U4/Q_tmp[3]_i_4/O
                         net (fo=1, routed)           0.322    16.491    U4/Q_tmp[3]_i_4_n_1
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.615 r  U4/Q_tmp[3]_i_2__0/O
                         net (fo=5, routed)           0.657    17.272    U3/D[3]
    SLICE_X52Y9          FDCE                                         r  U3/Q_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.450    17.293    U3/CLK
    SLICE_X52Y9          FDCE                                         r  U3/Q_tmp_reg[3]/C
                         clock pessimism              0.565    17.858    
                         clock uncertainty           -0.035    17.823    
    SLICE_X52Y9          FDCE (Setup_fdce_C_D)       -0.045    17.778    U3/Q_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         17.778    
                         arrival time                         -17.272    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.345ns  (logic 1.873ns (43.104%)  route 2.472ns (56.896%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 17.293 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 r  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.751    14.119    U4/addr2[1]
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.326    14.445 r  U4/Q_tmp[3]_i_15/O
                         net (fo=1, routed)           0.000    14.445    U4/Q_tmp[3]_i_15_n_1
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513    14.958 r  U4/Q_tmp_reg[3]_i_13/O[2]
                         net (fo=1, routed)           0.406    15.363    U4/Q_tmp_reg[3]_i_13_n_6
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.302    15.665 r  U4/Q_tmp[2]_i_4/O
                         net (fo=1, routed)           0.433    16.098    U4/Q_tmp[2]_i_4_n_1
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.222 r  U4/Q_tmp[2]_i_2/O
                         net (fo=1, routed)           0.483    16.705    U4/Q_tmp[2]_i_2_n_1
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.829 r  U4/Q_tmp[2]_i_1__0/O
                         net (fo=5, routed)           0.399    17.228    U5/D[2]
    SLICE_X49Y8          FDCE                                         r  U5/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.450    17.293    U5/CLK
    SLICE_X49Y8          FDCE                                         r  U5/Q_reg[2]/C
                         clock pessimism              0.551    17.844    
                         clock uncertainty           -0.035    17.809    
    SLICE_X49Y8          FDCE (Setup_fdce_C_D)       -0.040    17.769    U5/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.769    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U7/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.338ns  (logic 1.873ns (43.181%)  route 2.465ns (56.819%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 17.293 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 r  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.751    14.119    U4/addr2[1]
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.326    14.445 r  U4/Q_tmp[3]_i_15/O
                         net (fo=1, routed)           0.000    14.445    U4/Q_tmp[3]_i_15_n_1
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513    14.958 r  U4/Q_tmp_reg[3]_i_13/O[2]
                         net (fo=1, routed)           0.406    15.363    U4/Q_tmp_reg[3]_i_13_n_6
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.302    15.665 r  U4/Q_tmp[2]_i_4/O
                         net (fo=1, routed)           0.433    16.098    U4/Q_tmp[2]_i_4_n_1
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.222 r  U4/Q_tmp[2]_i_2/O
                         net (fo=1, routed)           0.483    16.705    U4/Q_tmp[2]_i_2_n_1
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.829 r  U4/Q_tmp[2]_i_1__0/O
                         net (fo=5, routed)           0.392    17.221    U7/D[2]
    SLICE_X48Y8          FDCE                                         r  U7/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.450    17.293    U7/CLK
    SLICE_X48Y8          FDCE                                         r  U7/Q_reg[2]/C
                         clock pessimism              0.551    17.844    
                         clock uncertainty           -0.035    17.809    
    SLICE_X48Y8          FDCE (Setup_fdce_C_D)       -0.047    17.762    U7/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.762    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.335ns  (logic 1.873ns (43.210%)  route 2.462ns (56.790%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 17.293 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 r  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.751    14.119    U4/addr2[1]
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.326    14.445 r  U4/Q_tmp[3]_i_15/O
                         net (fo=1, routed)           0.000    14.445    U4/Q_tmp[3]_i_15_n_1
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513    14.958 r  U4/Q_tmp_reg[3]_i_13/O[2]
                         net (fo=1, routed)           0.406    15.363    U4/Q_tmp_reg[3]_i_13_n_6
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.302    15.665 r  U4/Q_tmp[2]_i_4/O
                         net (fo=1, routed)           0.433    16.098    U4/Q_tmp[2]_i_4_n_1
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.222 r  U4/Q_tmp[2]_i_2/O
                         net (fo=1, routed)           0.483    16.705    U4/Q_tmp[2]_i_2_n_1
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.829 r  U4/Q_tmp[2]_i_1__0/O
                         net (fo=5, routed)           0.389    17.218    U1/D[2]
    SLICE_X48Y7          FDCE                                         r  U1/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.450    17.293    U1/CLK
    SLICE_X48Y7          FDCE                                         r  U1/Q_reg[2]/C
                         clock pessimism              0.551    17.844    
                         clock uncertainty           -0.035    17.809    
    SLICE_X48Y7          FDCE (Setup_fdce_C_D)       -0.040    17.769    U1/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.769    
                         arrival time                         -17.218    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U7/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.246ns  (logic 1.936ns (45.595%)  route 2.310ns (54.405%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.294ns = ( 17.294 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 r  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.751    14.119    U4/addr2[1]
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.326    14.445 r  U4/Q_tmp[3]_i_15/O
                         net (fo=1, routed)           0.000    14.445    U4/Q_tmp[3]_i_15_n_1
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    15.017 r  U4/Q_tmp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.302    15.318    U4/Q_tmp_reg[3]_i_13_n_5
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.306    15.624 r  U4/Q_tmp[3]_i_6/O
                         net (fo=1, routed)           0.420    16.044    U4/Q_tmp[3]_i_6_n_1
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.168 r  U4/Q_tmp[3]_i_4/O
                         net (fo=1, routed)           0.322    16.491    U4/Q_tmp[3]_i_4_n_1
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.615 r  U4/Q_tmp[3]_i_2__0/O
                         net (fo=5, routed)           0.514    17.129    U7/D[3]
    SLICE_X51Y8          FDCE                                         r  U7/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.451    17.294    U7/CLK
    SLICE_X51Y8          FDCE                                         r  U7/Q_reg[3]/C
                         clock pessimism              0.565    17.859    
                         clock uncertainty           -0.035    17.824    
    SLICE_X51Y8          FDCE (Setup_fdce_C_D)       -0.062    17.762    U7/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.762    
                         arrival time                         -17.129    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.105ns  (logic 1.936ns (47.167%)  route 2.169ns (52.833%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 17.293 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 r  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.751    14.119    U4/addr2[1]
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.326    14.445 r  U4/Q_tmp[3]_i_15/O
                         net (fo=1, routed)           0.000    14.445    U4/Q_tmp[3]_i_15_n_1
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    15.017 r  U4/Q_tmp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.302    15.318    U4/Q_tmp_reg[3]_i_13_n_5
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.306    15.624 r  U4/Q_tmp[3]_i_6/O
                         net (fo=1, routed)           0.420    16.044    U4/Q_tmp[3]_i_6_n_1
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.168 r  U4/Q_tmp[3]_i_4/O
                         net (fo=1, routed)           0.322    16.491    U4/Q_tmp[3]_i_4_n_1
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.615 r  U4/Q_tmp[3]_i_2__0/O
                         net (fo=5, routed)           0.373    16.988    U1/D[3]
    SLICE_X51Y9          FDCE                                         r  U1/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.450    17.293    U1/CLK
    SLICE_X51Y9          FDCE                                         r  U1/Q_reg[3]/C
                         clock pessimism              0.565    17.858    
                         clock uncertainty           -0.035    17.823    
    SLICE_X51Y9          FDCE (Setup_fdce_C_D)       -0.040    17.783    U1/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.783    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.090ns  (logic 1.936ns (47.332%)  route 2.154ns (52.668%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.294ns = ( 17.294 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 r  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.751    14.119    U4/addr2[1]
    SLICE_X53Y10         LUT4 (Prop_lut4_I0_O)        0.326    14.445 r  U4/Q_tmp[3]_i_15/O
                         net (fo=1, routed)           0.000    14.445    U4/Q_tmp[3]_i_15_n_1
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    15.017 r  U4/Q_tmp_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.302    15.318    U4/Q_tmp_reg[3]_i_13_n_5
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.306    15.624 r  U4/Q_tmp[3]_i_6/O
                         net (fo=1, routed)           0.420    16.044    U4/Q_tmp[3]_i_6_n_1
    SLICE_X50Y8          LUT2 (Prop_lut2_I0_O)        0.124    16.168 r  U4/Q_tmp[3]_i_4/O
                         net (fo=1, routed)           0.322    16.491    U4/Q_tmp[3]_i_4_n_1
    SLICE_X49Y9          LUT2 (Prop_lut2_I0_O)        0.124    16.615 r  U4/Q_tmp[3]_i_2__0/O
                         net (fo=5, routed)           0.359    16.973    U8/D[3]
    SLICE_X50Y8          FDCE                                         r  U8/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.451    17.294    U8/CLK
    SLICE_X50Y8          FDCE                                         r  U8/Q_reg[3]/C
                         clock pessimism              0.565    17.859    
                         clock uncertainty           -0.035    17.824    
    SLICE_X50Y8          FDCE (Setup_fdce_C_D)       -0.013    17.811    U8/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.811    
                         arrival time                         -16.973    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.023ns  (logic 1.154ns (28.683%)  route 2.869ns (71.317%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.294ns = ( 17.294 - 10.000 ) 
    Source Clock Delay      (SCD):    7.883ns = ( 12.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.006    10.527    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.651 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.567    11.218    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.314 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.569    12.883    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.484    13.367 f  U4/addr2_reg[1]/Q
                         net (fo=18, routed)          0.615    13.982    U4/addr2[1]
    SLICE_X52Y8          LUT4 (Prop_lut4_I2_O)        0.298    14.280 r  U4/Q_tmp[3]_i_12/O
                         net (fo=8, routed)           0.793    15.073    U4/Q_tmp[3]_i_12_n_1
    SLICE_X48Y9          LUT4 (Prop_lut4_I3_O)        0.124    15.197 r  U4/Q_tmp[0]_i_5/O
                         net (fo=1, routed)           0.409    15.606    U4/Q_tmp[0]_i_5_n_1
    SLICE_X53Y9          LUT2 (Prop_lut2_I1_O)        0.124    15.730 r  U4/Q_tmp[0]_i_2/O
                         net (fo=1, routed)           0.298    16.028    U4/Q_tmp[0]_i_2_n_1
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.124    16.152 r  U4/Q_tmp[0]_i_1__0/O
                         net (fo=5, routed)           0.755    16.906    U8/D[0]
    SLICE_X52Y7          FDCE                                         r  U8/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.800    15.141    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.241 r  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.511    15.752    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.843 r  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          1.451    17.294    U8/CLK
    SLICE_X52Y7          FDCE                                         r  U8/Q_reg[0]/C
                         clock pessimism              0.565    17.859    
                         clock uncertainty           -0.035    17.824    
    SLICE_X52Y7          FDCE (Setup_fdce_C_D)       -0.024    17.800    U8/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.800    
                         arrival time                         -16.906    
  -------------------------------------------------------------------
                         slack                                  0.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U4/addr2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/addr2_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.820%)  route 0.123ns (39.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 8.296 - 5.000 ) 
    Source Clock Delay      (SCD):    2.444ns = ( 7.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.214     6.854    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.565     7.444    U4/CLK_BUFG
    SLICE_X53Y8          FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.146     7.590 r  U4/addr2_reg[2]/Q
                         net (fo=17, routed)          0.123     7.713    U4/addr2[2]
    SLICE_X52Y8          LUT6 (Prop_lut6_I1_O)        0.045     7.758 r  U4/addr2[3]_i_1/O
                         net (fo=1, routed)           0.000     7.758    U4/p_0_out[3]
    SLICE_X52Y8          FDCE                                         r  U4/addr2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.238     7.432    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.836     8.296    U4/CLK_BUFG
    SLICE_X52Y8          FDCE                                         r  U4/addr2_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.839     7.457    
    SLICE_X52Y8          FDCE (Hold_fdce_C_D)         0.125     7.582    U4/addr2_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.582    
                         arrival time                           7.758    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U4/T_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/T_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.677%)  route 0.149ns (41.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 8.293 - 5.000 ) 
    Source Clock Delay      (SCD):    2.442ns = ( 7.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.214     6.854    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.563     7.442    U4/CLK_BUFG
    SLICE_X52Y12         FDCE                                         r  U4/T_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.167     7.609 f  U4/T_reg[0]/Q
                         net (fo=7, routed)           0.149     7.759    U4/sel0[4]
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.045     7.804 r  U4/T[0]_i_1/O
                         net (fo=1, routed)           0.000     7.804    U4/T1[0]
    SLICE_X52Y12         FDCE                                         r  U4/T_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.238     7.432    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.833     8.293    U4/CLK_BUFG
    SLICE_X52Y12         FDCE                                         r  U4/T_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.851     7.442    
    SLICE_X52Y12         FDCE (Hold_fdce_C_D)         0.125     7.567    U4/T_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.567    
                         arrival time                           7.804    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U0/Q_tmp_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/Q_tmp_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.358ns  (logic 0.188ns (52.479%)  route 0.170ns (47.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 8.296 - 5.000 ) 
    Source Clock Delay      (SCD):    2.444ns = ( 7.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.214     6.854    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.565     7.444    U0/CLK
    SLICE_X51Y7          FDCE                                         r  U0/Q_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.146     7.590 r  U0/Q_tmp_reg[0]/Q
                         net (fo=5, routed)           0.170     7.760    U0/Q[0]
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.042     7.802 r  U0/Q_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.802    U0/p_0_in__0[1]
    SLICE_X51Y7          FDCE                                         r  U0/Q_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.238     7.432    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.836     8.296    U0/CLK
    SLICE_X51Y7          FDCE                                         r  U0/Q_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.852     7.444    
    SLICE_X51Y7          FDCE (Hold_fdce_C_D)         0.114     7.558    U0/Q_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.558    
                         arrival time                           7.802    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.475    U9/clk
    SLICE_X60Y10         FDRE                                         r  U9/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  U9/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.754    U9/refresh_counter_reg_n_1_[10]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  U9/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    U9/refresh_counter_reg[8]_i_1_n_6
    SLICE_X60Y10         FDRE                                         r  U9/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.862     1.989    U9/clk
    SLICE_X60Y10         FDRE                                         r  U9/refresh_counter_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.134     1.609    U9/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.475    U9/clk
    SLICE_X60Y11         FDRE                                         r  U9/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  U9/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.754    U9/refresh_counter_reg_n_1_[14]
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  U9/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    U9/refresh_counter_reg[12]_i_1_n_6
    SLICE_X60Y11         FDRE                                         r  U9/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.862     1.989    U9/clk
    SLICE_X60Y11         FDRE                                         r  U9/refresh_counter_reg[14]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y11         FDRE (Hold_fdre_C_D)         0.134     1.609    U9/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.476    U9/clk
    SLICE_X60Y9          FDRE                                         r  U9/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  U9/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.755    U9/refresh_counter_reg_n_1_[6]
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  U9/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    U9/refresh_counter_reg[4]_i_1_n_6
    SLICE_X60Y9          FDRE                                         r  U9/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     1.990    U9/clk
    SLICE_X60Y9          FDRE                                         r  U9/refresh_counter_reg[6]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y9          FDRE (Hold_fdre_C_D)         0.134     1.610    U9/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U0/Q_tmp_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/Q_tmp_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.874%)  route 0.170ns (47.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 8.296 - 5.000 ) 
    Source Clock Delay      (SCD):    2.444ns = ( 7.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.214     6.854    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.565     7.444    U0/CLK
    SLICE_X51Y7          FDCE                                         r  U0/Q_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.146     7.590 f  U0/Q_tmp_reg[0]/Q
                         net (fo=5, routed)           0.170     7.760    U0/Q[0]
    SLICE_X51Y7          LUT1 (Prop_lut1_I0_O)        0.045     7.805 r  U0/Q_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.805    U0/p_0_in__0[0]
    SLICE_X51Y7          FDCE                                         r  U0/Q_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.238     7.432    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.836     8.296    U0/CLK
    SLICE_X51Y7          FDCE                                         r  U0/Q_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.852     7.444    
    SLICE_X51Y7          FDCE (Hold_fdce_C_D)         0.099     7.543    U0/Q_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.543    
                         arrival time                           7.805    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U4/T_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/addr2_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.429ns  (logic 0.211ns (49.225%)  route 0.218ns (50.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 8.295 - 5.000 ) 
    Source Clock Delay      (SCD):    2.442ns = ( 7.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.214     6.854    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.563     7.442    U4/CLK_BUFG
    SLICE_X52Y12         FDCE                                         r  U4/T_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.167     7.609 r  U4/T_reg[0]/Q
                         net (fo=7, routed)           0.218     7.827    U4/sel0[4]
    SLICE_X52Y10         LUT5 (Prop_lut5_I4_O)        0.044     7.871 r  U4/addr2[1]_i_1/O
                         net (fo=1, routed)           0.000     7.871    U4/p_0_out[1]
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.238     7.432    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.835     8.295    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.836     7.459    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.135     7.594    U4/addr2_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.594    
                         arrival time                           7.871    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U4/T_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/addr2_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.389%)  route 0.178ns (45.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 8.296 - 5.000 ) 
    Source Clock Delay      (SCD):    2.444ns = ( 7.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.214     6.854    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.565     7.444    U4/CLK_BUFG
    SLICE_X52Y8          FDCE                                         r  U4/T_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.167     7.611 r  U4/T_reg[1]/Q
                         net (fo=6, routed)           0.178     7.789    U4/sel0[5]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.045     7.834 r  U4/addr2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.834    U4/p_0_out[2]
    SLICE_X53Y8          FDCE                                         r  U4/addr2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.238     7.432    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.836     8.296    U4/CLK_BUFG
    SLICE_X53Y8          FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.839     7.457    
    SLICE_X53Y8          FDCE (Hold_fdce_C_D)         0.099     7.556    U4/addr2_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.556    
                         arrival time                           7.834    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U4/T_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/addr2_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.430ns  (logic 0.212ns (49.343%)  route 0.218ns (50.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 8.295 - 5.000 ) 
    Source Clock Delay      (SCD):    2.442ns = ( 7.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     6.595    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.640 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.214     6.854    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.880 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.563     7.442    U4/CLK_BUFG
    SLICE_X52Y12         FDCE                                         r  U4/T_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.167     7.609 r  U4/T_reg[0]/Q
                         net (fo=7, routed)           0.218     7.827    U4/sel0[4]
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.045     7.872 r  U4/addr2[0]_i_1/O
                         net (fo=1, routed)           0.000     7.872    U4/p_0_out[0]
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.010     7.138    U4/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.194 f  U4/Q_tmp[3]_i_3/O
                         net (fo=1, routed)           0.238     7.432    U4/CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.461 f  U4/CLK_BUFG_inst/O
                         net (fo=31, routed)          0.835     8.295    U4/CLK_BUFG
    SLICE_X52Y10         FDCE                                         r  U4/addr2_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.836     7.459    
    SLICE_X52Y10         FDCE (Hold_fdce_C_D)         0.125     7.584    U4/addr2_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.584    
                         arrival time                           7.872    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  U4/CLK_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y7    U0/Q_tmp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y7    U0/Q_tmp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y7    U0/Q_tmp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y7    U0/Q_tmp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y11   U1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y11   U1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y7    U1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y9    U1/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y9    U5/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y7    U0/Q_tmp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y7    U0/Q_tmp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y7    U0/Q_tmp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y7    U0/Q_tmp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   U1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   U1/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   U1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   U1/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y11   U3/Q_tmp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y7    U0/Q_tmp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y7    U0/Q_tmp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y7    U0/Q_tmp_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y7    U0/Q_tmp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   U1/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   U1/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y7    U1/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y9    U1/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    U3/Q_tmp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y11   U3/Q_tmp_reg[1]/C



