Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:13:20 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : LU8PEEng
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.051ns (34.769%)  route 0.096ns (65.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr5_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.051     0.612 r  DTU/mem_addr5_reg[10]/Q
                         net (fo=2, unplaced)         0.096     0.708    DTU/mem_addr5_reg[10]
                         SRL16E                                       r  DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.230     0.570    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.690    DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            DTU/mem_addr2_reg[18]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.051ns (34.769%)  route 0.096ns (65.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr5_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.051     0.612 r  DTU/mem_addr5_reg[18]/Q
                         net (fo=2, unplaced)         0.096     0.708    DTU/mem_addr5_reg[18]
                         SRL16E                                       r  DTU/mem_addr2_reg[18]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr2_reg[18]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.230     0.570    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.690    DTU/mem_addr2_reg[18]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            DTU/mem_addr2_reg[2]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.051ns (34.769%)  route 0.096ns (65.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr5_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.051     0.612 r  DTU/mem_addr5_reg[2]/Q
                         net (fo=2, unplaced)         0.096     0.708    DTU/mem_addr5_reg[2]
                         SRL16E                                       r  DTU/mem_addr2_reg[2]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr2_reg[2]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.230     0.570    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.690    DTU/mem_addr2_reg[2]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.052ns (35.211%)  route 0.096ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr5_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  DTU/mem_addr5_reg[11]/Q
                         net (fo=2, unplaced)         0.096     0.709    DTU/mem_addr5_reg[11]
                         SRL16E                                       r  DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.230     0.570    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.690    DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            DTU/mem_addr2_reg[17]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.052ns (35.211%)  route 0.096ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr5_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  DTU/mem_addr5_reg[17]/Q
                         net (fo=2, unplaced)         0.096     0.709    DTU/mem_addr5_reg[17]
                         SRL16E                                       r  DTU/mem_addr2_reg[17]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr2_reg[17]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.230     0.570    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.690    DTU/mem_addr2_reg[17]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            DTU/mem_addr2_reg[19]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.052ns (35.211%)  route 0.096ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr5_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  DTU/mem_addr5_reg[19]/Q
                         net (fo=2, unplaced)         0.096     0.709    DTU/mem_addr5_reg[19]
                         SRL16E                                       r  DTU/mem_addr2_reg[19]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr2_reg[19]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.230     0.570    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.690    DTU/mem_addr2_reg[19]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            DTU/mem_addr2_reg[1]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.052ns (35.211%)  route 0.096ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr5_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  DTU/mem_addr5_reg[1]/Q
                         net (fo=3, unplaced)         0.096     0.709    DTU/mem_addr5_reg[1]
                         SRL16E                                       r  DTU/mem_addr2_reg[1]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr2_reg[1]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.230     0.570    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.690    DTU/mem_addr2_reg[1]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            DTU/mem_addr2_reg[3]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.052ns (35.211%)  route 0.096ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr5_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  DTU/mem_addr5_reg[3]/Q
                         net (fo=2, unplaced)         0.096     0.709    DTU/mem_addr5_reg[3]
                         SRL16E                                       r  DTU/mem_addr2_reg[3]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr2_reg[3]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.230     0.570    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.690    DTU/mem_addr2_reg[3]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            DTU/mem_addr2_reg[9]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.052ns (35.211%)  route 0.096ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr5_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  DTU/mem_addr5_reg[9]/Q
                         net (fo=2, unplaced)         0.096     0.709    DTU/mem_addr5_reg[9]
                         SRL16E                                       r  DTU/mem_addr2_reg[9]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    DTU/clk_IBUF_BUFG
                                                                      r  DTU/mem_addr2_reg[9]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.230     0.570    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.690    DTU/mem_addr2_reg[9]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 MC/mcount_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            MC/mcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.112ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.157     0.561    MC/clk_IBUF_BUFG
                                                                      r  MC/mcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.052     0.613 r  MC/mcount_reg[4]/Q
                         net (fo=5, unplaced)         0.000     0.613    MC/mcount[4]
                                                                      r  MC/mcount_reg[10]_i_1/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.060     0.673 r  MC/mcount_reg[10]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.673    MC/n_13_mcount_reg[10]_i_1
                         FDRE                                         r  MC/mcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=4985, unplaced)      0.166     0.799    MC/clk_IBUF_BUFG
                                                                      r  MC/mcount_reg[5]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    MC/mcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.048    




