

================================================================
== Vivado HLS Report for 'padding2d_fix16_3'
================================================================
* Date:           Mon Oct 28 14:12:10 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+--------+-----------+-----------+-----------+-----------+----------+
        |                 |    Latency   | Iteration |  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |   max  |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+--------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1         |    ?|       ?|          ?|          -|          -|          ?|    no    |
        | + Loop 1.1      |    2|   65537|          1|          -|          -| 2 ~ 65537 |    no    |
        | + Loop 1.2      |    ?|       ?|          ?|          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.2.1  |    0|  131070|          2|          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.2.2  |    ?|       ?|          1|          -|          -|          ?|    no    |
        | + Loop 1.3      |    ?|       ?| 4 ~ 65537 |          -|          -|          ?|    no    |
        |  ++ Loop 1.3.1  |    2|   65535|          1|          -|          -| 2 ~ 65535 |    no    |
        +-----------------+-----+--------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      6|       0|    830|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    182|
|Register         |        -|      -|     639|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|     639|   1012|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |network_mul_mul_16ns_16ns_32_1_1_U34  |network_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_368_p2       |     *    |      2|  0|  20|          32|          16|
    |tmp_24_fu_295_p2     |     *    |      2|  0|  20|          32|          16|
    |tmp_32_fu_364_p2     |     *    |      2|  0|  20|          16|          32|
    |depth_1_fu_289_p2    |     +    |      0|  0|  23|          16|           1|
    |height_2_fu_453_p2   |     +    |      0|  0|  23|          16|           1|
    |height_fu_459_p2     |     +    |      0|  0|  23|          16|           1|
    |next_mul3_fu_274_p2  |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_279_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_348_p2       |     +    |      0|  0|  24|          17|           2|
    |tmp4_fu_389_p2       |     +    |      0|  0|  24|          17|           2|
    |tmp5_fu_497_p2       |     +    |      0|  0|  16|          32|          32|
    |tmp_15_fu_234_p2     |     +    |      0|  0|  24|          17|           2|
    |tmp_19_fu_256_p2     |     +    |      0|  0|  24|          17|           1|
    |tmp_20_fu_262_p2     |     +    |      0|  0|  24|          17|           1|
    |tmp_21_fu_268_p2     |     +    |      0|  0|  24|          17|           2|
    |tmp_27_fu_319_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_31_fu_342_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_38_fu_399_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_40_fu_415_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_47_fu_443_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_49_fu_502_p2     |     +    |      0|  0|  16|          32|          32|
    |tmp_fu_358_p2        |     +    |      0|  0|  39|          32|          32|
    |width_1_fu_313_p2    |     +    |      0|  0|  23|          16|           1|
    |width_3_fu_409_p2    |     +    |      0|  0|  23|          16|           1|
    |width_4_fu_491_p2    |     +    |      0|  0|  23|          16|           1|
    |width_5_fu_424_p2    |     +    |      0|  0|  23|          16|           1|
    |exitcond2_fu_284_p2  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_26_fu_308_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_29_fu_337_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_35_fu_384_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_37_fu_473_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_44_fu_438_p2     |   icmp   |      0|  0|  18|          17|          17|
    |tmp_46_fu_486_p2     |   icmp   |      0|  0|  18|          17|          17|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      6|  0| 830|         732|         519|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         12|    1|         12|
    |depth_reg_128         |   9|          2|   16|         32|
    |height1_reg_174       |   9|          2|   16|         32|
    |height5_0_in_reg_206  |   9|          2|   16|         32|
    |output_r_address0     |  33|          6|   12|         72|
    |output_r_d0           |  15|          3|   16|         48|
    |phi_mul2_reg_151      |   9|          2|   32|         64|
    |phi_mul_reg_139       |   9|          2|   32|         64|
    |width3_reg_186        |   9|          2|   16|         32|
    |width4_0_in_reg_197   |   9|          2|   16|         32|
    |width6_reg_215        |   9|          2|   16|         32|
    |width_reg_163         |   9|          2|   16|         32|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 182|         39|  205|        484|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  11|   0|   11|          0|
    |depth_1_reg_589       |  16|   0|   16|          0|
    |depth_reg_128         |  16|   0|   16|          0|
    |height1_reg_174       |  16|   0|   16|          0|
    |height5_0_in_reg_206  |  16|   0|   16|          0|
    |height_reg_664        |  16|   0|   16|          0|
    |next_mul3_reg_576     |  32|   0|   32|          0|
    |next_mul_reg_581      |  32|   0|   32|          0|
    |phi_mul2_reg_151      |  32|   0|   32|          0|
    |phi_mul_reg_139       |  32|   0|   32|          0|
    |tmp3_reg_628          |  32|   0|   32|          0|
    |tmp_15_reg_537        |  17|   0|   17|          0|
    |tmp_16_reg_544        |  16|   0|   32|         16|
    |tmp_17_reg_549        |  16|   0|   32|         16|
    |tmp_18_reg_556        |  16|   0|   32|         16|
    |tmp_19_reg_561        |  17|   0|   17|          0|
    |tmp_20_reg_566        |  17|   0|   17|          0|
    |tmp_21_reg_571        |  17|   0|   17|          0|
    |tmp_24_reg_594        |  32|   0|   32|          0|
    |tmp_31_reg_611        |  32|   0|   32|          0|
    |tmp_32_reg_621        |  32|   0|   32|          0|
    |tmp_34_reg_633        |  16|   0|   32|         16|
    |tmp_42_reg_672        |  32|   0|   32|          0|
    |tmp_reg_616           |  32|   0|   32|          0|
    |tmp_s_reg_532         |  16|   0|   32|         16|
    |width3_reg_186        |  16|   0|   16|          0|
    |width4_0_in_reg_197   |  16|   0|   16|          0|
    |width6_reg_215        |  16|   0|   16|          0|
    |width_3_reg_646       |  16|   0|   16|          0|
    |width_reg_163         |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 639|   0|  719|         80|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16.3 | return value |
|input_depth        |  in |   16|   ap_none  |    input_depth    |    scalar    |
|input_height       |  in |   16|   ap_none  |    input_height   |    scalar    |
|input_width        |  in |   16|   ap_none  |    input_width    |    scalar    |
|input_r_address0   | out |   12|  ap_memory |      input_r      |     array    |
|input_r_ce0        | out |    1|  ap_memory |      input_r      |     array    |
|input_r_q0         |  in |   16|  ap_memory |      input_r      |     array    |
|output_height      |  in |   16|   ap_none  |   output_height   |    scalar    |
|output_width       |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0  | out |   12|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

