Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Thu Dec  8 22:31:16 2016
| Host         : gregbox running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_drc
-----------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_singleDecision
      Design limits: <entire design considered>
           Ruledeck: default
           Max violations: <unlimited>
         Violations found: 12

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPOP-1#1 Warning
Output pipelining  
DSP singleDecision_mul_32s_16s_32_3_U1/singleDecision_mul_32s_16s_32_3_Mul3S_0_U/buff0_reg output P  is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#2 Warning
Output pipelining  
DSP singleDecision_mul_32s_16s_32_3_U1/singleDecision_mul_32s_16s_32_3_Mul3S_0_U/tmp_product output P  is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#3 Warning
Output pipelining  
DSP singleDecision_mul_32s_16s_32_3_U2/singleDecision_mul_32s_16s_32_3_Mul3S_0_U/buff0_reg output P  is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#4 Warning
Output pipelining  
DSP singleDecision_mul_32s_16s_32_3_U2/singleDecision_mul_32s_16s_32_3_Mul3S_0_U/tmp_product output P  is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

NDRV-2#1 Warning
Out of context terminal  
Port ap_done, out_r[10], A_stim_reset[0], A_stim_reset[6], A_stim_reset[1], A_stim_reset[7], A_stim_reset[15], A_stim_reset[8], A_stim_reset[10], A_stim_reset[12], A_stim_reset[11], A_stim_reset[13], A_stim_reset[5], A_stim_reset[3], A_stim_reset[2] (the first 15 of 203 listed) does not have an associated HD.PARTPIN_LOCS property, which will prevent the partial routing of the signal %ELG. Without this partial route, timing analysis to/from this port will not be accurate and no routing information for this port can be exported.
Related violations: <none>

NDRV-3#1 Warning
Out of context clock terminal  
Clock port ap_clk does not have an associated HD.CLK_SRC property. Without this constraint, timing analysis may not be accurate for signal %ELG and upstream checks cannot be done to ensure correct clock placement.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
singleDecision_mul_32s_16s_32_3_U1/singleDecision_mul_32s_16s_32_3_Mul3S_0_U/buff0_reg: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
singleDecision_mul_32s_16s_32_3_U1/singleDecision_mul_32s_16s_32_3_Mul3S_0_U/tmp_product: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
singleDecision_mul_32s_16s_32_3_U2/singleDecision_mul_32s_16s_32_3_Mul3S_0_U/buff0_reg: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
singleDecision_mul_32s_16s_32_3_U2/singleDecision_mul_32s_16s_32_3_Mul3S_0_U/tmp_product: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0', and tie all D inputs to logic '1'.
Related violations: <none>


