Analysis & Synthesis report for fpganes
Thu Sep 19 20:50:32 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|state
 11. State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|state
 12. State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|state
 13. State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|state
 14. State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|state
 15. State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|state
 16. State Machine - |fpganes|PPU:ppu|PPU_sprite:spr|spr_state
 17. State Machine - |fpganes|PPU:ppu|PPU_background:bg|bg_state
 18. State Machine - |fpganes|TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST
 19. State Machine - |fpganes|OAM_dma:dma|dma_state
 20. User-Specified and Inferred Latches
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated
 27. Source assignments for MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component|altsyncram_mhj1:auto_generated
 28. Source assignments for MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component|altsyncram_iaj1:auto_generated
 29. Source assignments for MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated
 30. Source assignments for MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component|altsyncram_cbj1:auto_generated
 31. Source assignments for MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component|altsyncram_e4j1:auto_generated
 32. Source assignments for MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component|altsyncram_5ti1:auto_generated
 33. Source assignments for MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component|altsyncram_v6j1:auto_generated
 34. Source assignments for MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component|altsyncram_svl1:auto_generated
 35. Source assignments for MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1
 36. Source assignments for PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|altsyncram_hin2:altsyncram1
 37. Source assignments for VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated
 38. Source assignments for VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated
 39. Source assignments for VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component|altsyncram_64j1:auto_generated
 40. Parameter Settings for User Entity Instance: NESClock:system_clocks|NESClock_0002:nesclock_inst|altera_pll:altera_pll_i
 41. Parameter Settings for User Entity Instance: VGAClock:clock0|VGAClock_0002:vgaclock_inst|altera_pll:altera_pll_i
 42. Parameter Settings for User Entity Instance: OAM_dma:dma
 43. Parameter Settings for User Entity Instance: APU:apu
 44. Parameter Settings for User Entity Instance: TopModule:hdmi|pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i
 45. Parameter Settings for User Entity Instance: TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config
 46. Parameter Settings for User Entity Instance: gamecountercontroller:comb_54
 47. Parameter Settings for User Entity Instance: MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: PPU:ppu
 58. Parameter Settings for User Entity Instance: PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component
 62. altsyncram Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "ControllersWrapper:ctrls|Controller:ctrl2"
 64. Port Connectivity Checks: "ControllersWrapper:ctrls|Controller:ctrl1"
 65. Port Connectivity Checks: "ControllersWrapper:ctrls"
 66. Port Connectivity Checks: "VGA:vga"
 67. Port Connectivity Checks: "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar"
 68. Port Connectivity Checks: "PPU:ppu|PPU_sprite:spr"
 69. Port Connectivity Checks: "PPU:ppu|PPU_background:bg"
 70. Port Connectivity Checks: "PPU:ppu"
 71. Port Connectivity Checks: "MemoryWrapper:mem|emsProgramRom:emsrom"
 72. Port Connectivity Checks: "MemoryWrapper:mem"
 73. Port Connectivity Checks: "gamecountercontroller:comb_54"
 74. Port Connectivity Checks: "TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"
 75. Port Connectivity Checks: "TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0"
 76. Port Connectivity Checks: "TopModule:hdmi"
 77. Port Connectivity Checks: "CPU:cpu|Registers:registers"
 78. Port Connectivity Checks: "CPU:cpu"
 79. In-System Memory Content Editor Settings
 80. Post-Synthesis Netlist Statistics for Top Partition
 81. Elapsed Time Per Partition
 82. Analysis & Synthesis Messages
 83. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Sep 19 20:50:32 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; fpganes                                     ;
; Top-level Entity Name           ; fpganes                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3551                                        ;
; Total pins                      ; 137                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,891,776                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; fpganes            ; fpganes            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hw/pll/pll_25.v                                                                                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25.v                                                            ;             ;
; ../hw/pll/pll_25/pll_25_0002.v                                                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v                                                ; pll_25      ;
; ../hw/TopModule.v                                                                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v                                                             ;             ;
; ../hw/Controller/ControllersWrapper.sv                                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv                                        ;             ;
; ../hw/APU/APU.sv                                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/APU/APU.sv                                                              ;             ;
; ../hw/Memory/PPUMemoryWrapper.sv                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv                                              ;             ;
; ../hw/Clocks/VGAClock/VGAClock_0002.v                                                                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock/VGAClock_0002.v                                         ; VGAClock    ;
; ../hw/Clocks/VGAClock.v                                                                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock.v                                                       ; VGAClock    ;
; ../hw/Controller/SPART_tx.sv                                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv                                                  ;             ;
; ../hw/Controller/SPART_rx.sv                                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv                                                  ;             ;
; ../hw/Controller/spart.sv                                                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv                                                     ;             ;
; ../hw/Controller/driver.sv                                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv                                                    ;             ;
; ../hw/Controller/Controller.sv                                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/Controller.sv                                                ;             ;
; ../hw/Controller/bus_intf.sv                                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/bus_intf.sv                                                  ;             ;
; ../hw/Controller/baud_rate_gen.sv                                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/baud_rate_gen.sv                                             ;             ;
; ../hw/Memory/ProgramRam.v                                                                                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRam.v                                                     ;             ;
; ../hw/Memory/VGARam.v                                                                                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/VGARam.v                                                         ;             ;
; ../hw/Clocks/NESClock.v                                                                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock.v                                                       ; NESClock    ;
; ../hw/Clocks/NESClock/NESClock_0002.v                                                                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock/NESClock_0002.v                                         ; NESClock    ;
; ../hw/CPU/Registers.sv                                                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Registers.sv                                                        ;             ;
; ../hw/CPU/Mem.sv                                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Mem.sv                                                              ;             ;
; ../hw/CPU/Enums.sv                                                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Enums.sv                                                            ;             ;
; ../hw/CPU/decoder.sv                                                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/decoder.sv                                                          ;             ;
; ../hw/CPU/CPU.sv                                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv                                                              ;             ;
; ../hw/CPU/control.sv                                                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/control.sv                                                          ;             ;
; ../hw/CPU/ALU_Input.sv                                                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/ALU_Input.sv                                                        ;             ;
; ../hw/CPU/ALU.sv                                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/ALU.sv                                                              ;             ;
; ../hw/Memory/MemoryWrapper.sv                                                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv                                                 ;             ;
; ../hw/Memory/LoadScreenRom.v                                                                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/LoadScreenRom.v                                                  ;             ;
; ../hw/Memory/HardwareDecoder.sv                                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/HardwareDecoder.sv                                               ;             ;
; ../hw/PPU/PPU_sprite.sv                                                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv                                                       ;             ;
; ../hw/PPU/PPU_palette_mem.sv                                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv                                                  ;             ;
; ../hw/PPU/PPU_oam.sv                                                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv                                                          ;             ;
; ../hw/PPU/PPU_background.sv                                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv                                                   ;             ;
; ../hw/PPU/PPU.sv                                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv                                                              ;             ;
; ../hw/VGA/VGA.sv                                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv                                                              ;             ;
; ../hw/VGA/TimeGen.sv                                                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/TimeGen.sv                                                          ;             ;
; ../hw/VGA/RamReader.sv                                                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv                                                        ;             ;
; ../hw/VGA/RAM_wrapper.sv                                                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv                                                      ;             ;
; ../hw/VGA/DisplayPlane.sv                                                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/DisplayPlane.sv                                                     ;             ;
; ../hw/DMA/OAM_dma.sv                                                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/DMA/OAM_dma.sv                                                          ;             ;
; ../hw/Memory/MarioProgramRom.v                                                                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioProgramRom.v                                                ;             ;
; ../hw/Memory/GameSelect.sv                                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv                                                    ;             ;
; ../hw/Memory/DonkeyKongProgramRom.v                                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongProgramRom.v                                           ;             ;
; ../hw/Memory/GalagaProgramRom.v                                                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaProgramRom.v                                               ;             ;
; ../hw/Memory/Games.sv                                                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Games.sv                                                         ;             ;
; ../hw/Memory/Defender2ProgramRom.v                                                                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2ProgramRom.v                                            ;             ;
; ../hw/Memory/GolfProgramRom.v                                                                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfProgramRom.v                                                 ;             ;
; ../hw/Memory/TennisProgramRom.v                                                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisProgramRom.v                                               ;             ;
; ../hw/Memory/PinballProgramRom.v                                                                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballProgramRom.v                                              ;             ;
; ../hw/Memory/MsPacManProgramRom.v                                                                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManProgramRom.v                                             ;             ;
; ../hw/Memory/emsCharacterRom.v                                                                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsCharacterRom.v                                                ;             ;
; ../hw/Memory/emsProgramRom.v                                                                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsProgramRom.v                                                  ;             ;
; fpganes.v                                                                                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v                                                          ;             ;
; ../hw/fourbitcounter.v                                                                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/fourbitcounter.v                                                        ;             ;
; ../hw/gamecountercontroller.v                                                                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v                                                 ;             ;
; ../hw/vgaHdmi.v                                                                                                                         ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vgaHdmi.v                                                               ;             ;
; ../hw/i2c/I2C_WRITE_WDATA.v                                                                                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_WRITE_WDATA.v                                                   ;             ;
; ../hw/i2c/I2C_Controller.v                                                                                                              ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_Controller.v                                                    ;             ;
; ../hw/i2c/I2C_HDMI_Config.v                                                                                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_HDMI_Config.v                                                   ;             ;
; /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/constants.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/constants.sv                                                          ;             ;
; /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/nes_palette.txt   ; yes             ; Auto-Found File                              ; /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/nes_palette.txt                                                       ;             ;
; /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/cpu_switchcase.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/cpu_switchcase.sv                                                     ;             ;
; altera_pll.v                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                         ;             ;
; altsyncram.tdf                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                       ;             ;
; stratix_ram_block.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                ;             ;
; lpm_mux.inc                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                          ;             ;
; lpm_decode.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                       ;             ;
; aglobal201.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                       ;             ;
; a_rdenreg.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                        ;             ;
; altrom.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                           ;             ;
; altram.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                           ;             ;
; altdpram.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                         ;             ;
; db/altsyncram_vvj1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_vvj1.tdf                                             ;             ;
; ../sw/mem_init/SuperMarioBros/prog_rom.mif                                                                                              ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/SuperMarioBros/prog_rom.mif                                    ;             ;
; db/decode_8la.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_8la.tdf                                                  ;             ;
; db/mux_ofb.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/mux_ofb.tdf                                                     ;             ;
; db/altsyncram_mhj1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_mhj1.tdf                                             ;             ;
; ../sw/mem_init/DonkeyKong/prog_rom.mif                                                                                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/DonkeyKong/prog_rom.mif                                        ;             ;
; db/decode_5la.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_5la.tdf                                                  ;             ;
; db/mux_lfb.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/mux_lfb.tdf                                                     ;             ;
; db/altsyncram_iaj1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_iaj1.tdf                                             ;             ;
; ../sw/mem_init/MsPacMan/prog_rom.mif                                                                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/MsPacMan/prog_rom.mif                                          ;             ;
; db/altsyncram_v2j1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_v2j1.tdf                                             ;             ;
; ../sw/mem_init/Galaga/prog_rom.mif                                                                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/Galaga/prog_rom.mif                                            ;             ;
; db/altsyncram_cbj1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_cbj1.tdf                                             ;             ;
; ../sw/mem_init/Defender2/prog_rom.mif                                                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/Defender2/prog_rom.mif                                         ;             ;
; db/altsyncram_e4j1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_e4j1.tdf                                             ;             ;
; ../sw/mem_init/Tennis/prog_rom.mif                                                                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/Tennis/prog_rom.mif                                            ;             ;
; db/altsyncram_5ti1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_5ti1.tdf                                             ;             ;
; ../sw/mem_init/Golf/prog_rom.mif                                                                                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/Golf/prog_rom.mif                                              ;             ;
; db/altsyncram_v6j1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_v6j1.tdf                                             ;             ;
; ../sw/mem_init/Pinball/prog_rom.mif                                                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/Pinball/prog_rom.mif                                           ;             ;
; db/altsyncram_svl1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf                                             ;             ;
; db/altsyncram_95m1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf                                             ;             ;
; db/altsyncram_rmn2.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_rmn2.tdf                                             ;             ;
; db/decode_11a.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_11a.tdf                                                  ;             ;
; sld_mod_ram_rom.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                    ;             ;
; sld_rom_sr.vhd                                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                       ;             ;
; db/altsyncram_a2m1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf                                             ;             ;
; db/altsyncram_hin2.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_hin2.tdf                                             ;             ;
; ../../sw/mem_init/SuperMarioBros/char_rom.mif                                                                                           ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/SuperMarioBros/char_rom.mif                                    ;             ;
; db/altsyncram_kq12.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_kq12.tdf                                             ;             ;
; ../sw/mem_init/nes_load_screen.mif                                                                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/sw/mem_init/nes_load_screen.mif                                            ;             ;
; db/decode_dla.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_dla.tdf                                                  ;             ;
; db/mux_rfb.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/mux_rfb.tdf                                                     ;             ;
; db/altsyncram_64j1.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_64j1.tdf                                             ;             ;
; sld_hub.vhd                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                          ; altera_sld  ;
; db/ip/sld8a74ac65/alt_sld_fab.v                                                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab.v                                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                      ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                     ;             ;
; /ghrepos/hardware/working/fpganes_release/src/hw/cpu/constants.sv                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /ghrepos/hardware/working/fpganes_release/src/hw/cpu/constants.sv                                                                                                                           ;             ;
; /ghrepos/hardware/working/fpganes_release/src/hw/vga/nes_palette.txt                                                                    ; yes             ; Auto-Found File                              ; /ghrepos/hardware/working/fpganes_release/src/hw/vga/nes_palette.txt                                                                                                                        ;             ;
; /ghrepos/hardware/working/fpganes_release/src/hw/cpu/cpu_switchcase.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /ghrepos/hardware/working/fpganes_release/src/hw/cpu/cpu_switchcase.sv                                                                                                                      ;             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2960                                                                                      ;
;                                             ;                                                                                           ;
; Combinational ALUT usage for logic          ; 3632                                                                                      ;
;     -- 7 input functions                    ; 100                                                                                       ;
;     -- 6 input functions                    ; 1491                                                                                      ;
;     -- 5 input functions                    ; 587                                                                                       ;
;     -- 4 input functions                    ; 657                                                                                       ;
;     -- <=3 input functions                  ; 797                                                                                       ;
;                                             ;                                                                                           ;
; Dedicated logic registers                   ; 3551                                                                                      ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 137                                                                                       ;
; Total MLAB memory bits                      ; 0                                                                                         ;
; Total block memory bits                     ; 2891776                                                                                   ;
;                                             ;                                                                                           ;
; Total DSP Blocks                            ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 3                                                                                         ;
;     -- PLLs                                 ; 3                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; NESClock:system_clocks|NESClock_0002:nesclock_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3092                                                                                      ;
; Total fan-out                               ; 39038                                                                                     ;
; Average fan-out                             ; 4.96                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |fpganes                                                                                                                                ; 3632 (181)          ; 3551 (0)                  ; 2891776           ; 0          ; 137  ; 0            ; |fpganes                                                                                                                                                                                                                                                                                                                                            ; fpganes                           ; work         ;
;    |APU:apu|                                                                                                                            ; 35 (35)             ; 144 (144)                 ; 0                 ; 0          ; 0    ; 0            ; |fpganes|APU:apu                                                                                                                                                                                                                                                                                                                                    ; APU                               ; work         ;
;    |CPU:cpu|                                                                                                                            ; 969 (0)             ; 135 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|CPU:cpu                                                                                                                                                                                                                                                                                                                                    ; CPU                               ; work         ;
;       |ALU:alu|                                                                                                                         ; 105 (105)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|CPU:cpu|ALU:alu                                                                                                                                                                                                                                                                                                                            ; ALU                               ; work         ;
;       |ALU_Input:aluInputSelector|                                                                                                      ; 87 (87)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|CPU:cpu|ALU_Input:aluInputSelector                                                                                                                                                                                                                                                                                                         ; ALU_Input                         ; work         ;
;       |Mem:mem|                                                                                                                         ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|CPU:cpu|Mem:mem                                                                                                                                                                                                                                                                                                                            ; Mem                               ; work         ;
;       |Registers:registers|                                                                                                             ; 133 (133)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |fpganes|CPU:cpu|Registers:registers                                                                                                                                                                                                                                                                                                                ; Registers                         ; work         ;
;       |decoder:decoder|                                                                                                                 ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|CPU:cpu|decoder:decoder                                                                                                                                                                                                                                                                                                                    ; decoder                           ; work         ;
;       |processor_control:control|                                                                                                       ; 538 (538)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|CPU:cpu|processor_control:control                                                                                                                                                                                                                                                                                                          ; processor_control                 ; work         ;
;    |ControllersWrapper:ctrls|                                                                                                           ; 212 (0)             ; 184 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls                                                                                                                                                                                                                                                                                                                   ; ControllersWrapper                ; work         ;
;       |Controller:ctrl1|                                                                                                                ; 119 (0)             ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1                                                                                                                                                                                                                                                                                                  ; Controller                        ; work         ;
;          |driver:driver0|                                                                                                               ; 46 (46)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0                                                                                                                                                                                                                                                                                   ; driver                            ; work         ;
;          |spart:spart0|                                                                                                                 ; 73 (0)              ; 61 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0                                                                                                                                                                                                                                                                                     ; spart                             ; work         ;
;             |SPART_rx:rx|                                                                                                               ; 26 (26)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx                                                                                                                                                                                                                                                                         ; SPART_rx                          ; work         ;
;             |SPART_tx:tx|                                                                                                               ; 22 (22)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx                                                                                                                                                                                                                                                                         ; SPART_tx                          ; work         ;
;             |baud_rate_gen:baud|                                                                                                        ; 25 (25)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud                                                                                                                                                                                                                                                                  ; baud_rate_gen                     ; work         ;
;       |Controller:ctrl2|                                                                                                                ; 93 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2                                                                                                                                                                                                                                                                                                  ; Controller                        ; work         ;
;          |driver:driver0|                                                                                                               ; 45 (45)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0                                                                                                                                                                                                                                                                                   ; driver                            ; work         ;
;          |spart:spart0|                                                                                                                 ; 48 (0)              ; 44 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0                                                                                                                                                                                                                                                                                     ; spart                             ; work         ;
;             |SPART_rx:rx|                                                                                                               ; 26 (26)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx                                                                                                                                                                                                                                                                         ; SPART_rx                          ; work         ;
;             |SPART_tx:tx|                                                                                                               ; 22 (22)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx                                                                                                                                                                                                                                                                         ; SPART_tx                          ; work         ;
;    |GameSelect:sel|                                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|GameSelect:sel                                                                                                                                                                                                                                                                                                                             ; GameSelect                        ; work         ;
;    |HardwareDecoder:decoder|                                                                                                            ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|HardwareDecoder:decoder                                                                                                                                                                                                                                                                                                                    ; HardwareDecoder                   ; work         ;
;    |MemoryWrapper:mem|                                                                                                                  ; 96 (23)             ; 48 (0)                    ; 1720320           ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem                                                                                                                                                                                                                                                                                                                          ; MemoryWrapper                     ; work         ;
;       |Defender2ProgramRom:d2_rom|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|Defender2ProgramRom:d2_rom                                                                                                                                                                                                                                                                                               ; Defender2ProgramRom               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_cbj1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component|altsyncram_cbj1:auto_generated                                                                                                                                                                                                                                ; altsyncram_cbj1                   ; work         ;
;       |DonkeyKongProgramRom:dk_rom|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom                                                                                                                                                                                                                                                                                              ; DonkeyKongProgramRom              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_mhj1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component|altsyncram_mhj1:auto_generated                                                                                                                                                                                                                               ; altsyncram_mhj1                   ; work         ;
;       |GalagaProgramRom:galaga_rom|                                                                                                     ; 6 (0)               ; 1 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|GalagaProgramRom:galaga_rom                                                                                                                                                                                                                                                                                              ; GalagaProgramRom                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 6 (0)               ; 1 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_v2j1:auto_generated|                                                                                            ; 6 (0)               ; 1 (1)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated                                                                                                                                                                                                                               ; altsyncram_v2j1                   ; work         ;
;                |decode_8la:rden_decode|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated|decode_8la:rden_decode                                                                                                                                                                                                        ; decode_8la                        ; work         ;
;                |mux_ofb:mux2|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                  ; mux_ofb                           ; work         ;
;       |GolfProgramRom:golf_rom|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|GolfProgramRom:golf_rom                                                                                                                                                                                                                                                                                                  ; GolfProgramRom                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_5ti1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component|altsyncram_5ti1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_5ti1                   ; work         ;
;       |MarioProgramRom:mario_rom|                                                                                                       ; 2 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|MarioProgramRom:mario_rom                                                                                                                                                                                                                                                                                                ; MarioProgramRom                   ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 2 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_vvj1:auto_generated|                                                                                            ; 2 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_vvj1                   ; work         ;
;                |mux_ofb:mux2|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                    ; mux_ofb                           ; work         ;
;       |MsPacManProgramRom:pm_rom|                                                                                                       ; 2 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|MsPacManProgramRom:pm_rom                                                                                                                                                                                                                                                                                                ; MsPacManProgramRom                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 2 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_iaj1:auto_generated|                                                                                            ; 2 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component|altsyncram_iaj1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_iaj1                   ; work         ;
;                |mux_ofb:mux2|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component|altsyncram_iaj1:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                    ; mux_ofb                           ; work         ;
;       |PinballProgramRom:pb_rom|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|PinballProgramRom:pb_rom                                                                                                                                                                                                                                                                                                 ; PinballProgramRom                 ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_v6j1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component|altsyncram_v6j1:auto_generated                                                                                                                                                                                                                                  ; altsyncram_v6j1                   ; work         ;
;       |ProgramRam:ProgramRam_inst|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|ProgramRam:ProgramRam_inst                                                                                                                                                                                                                                                                                               ; ProgramRam                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_svl1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component|altsyncram_svl1:auto_generated                                                                                                                                                                                                                                ; altsyncram_svl1                   ; work         ;
;       |TennisProgramRom:tennis_rom|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|TennisProgramRom:tennis_rom                                                                                                                                                                                                                                                                                              ; TennisProgramRom                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_e4j1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component|altsyncram_e4j1:auto_generated                                                                                                                                                                                                                               ; altsyncram_e4j1                   ; work         ;
;       |emsProgramRom:emsrom|                                                                                                            ; 63 (0)              ; 47 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom                                                                                                                                                                                                                                                                                                     ; emsProgramRom                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 63 (0)              ; 47 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_95m1:auto_generated|                                                                                            ; 63 (0)              ; 47 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_95m1                   ; work         ;
;                |altsyncram_rmn2:altsyncram1|                                                                                            ; 10 (0)              ; 3 (3)                     ; 262144            ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1                                                                                                                                                                                                          ; altsyncram_rmn2                   ; work         ;
;                   |decode_8la:decode5|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|decode_8la:decode5                                                                                                                                                                                       ; decode_8la                        ; work         ;
;                   |decode_8la:rden_decode_a|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|decode_8la:rden_decode_a                                                                                                                                                                                 ; decode_8la                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 53 (37)             ; 44 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |NESClock:system_clocks|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|NESClock:system_clocks                                                                                                                                                                                                                                                                                                                     ; NESClock                          ; NESClock     ;
;       |NESClock_0002:nesclock_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|NESClock:system_clocks|NESClock_0002:nesclock_inst                                                                                                                                                                                                                                                                                         ; NESClock_0002                     ; NESClock     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|NESClock:system_clocks|NESClock_0002:nesclock_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                 ; altera_pll                        ; work         ;
;    |OAM_dma:dma|                                                                                                                        ; 48 (48)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|OAM_dma:dma                                                                                                                                                                                                                                                                                                                                ; OAM_dma                           ; work         ;
;    |PPU:ppu|                                                                                                                            ; 1641 (196)          ; 2745 (91)                 ; 0                 ; 0          ; 0    ; 0            ; |fpganes|PPU:ppu                                                                                                                                                                                                                                                                                                                                    ; PPU                               ; work         ;
;       |PPU_background:bg|                                                                                                               ; 116 (116)           ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|PPU:ppu|PPU_background:bg                                                                                                                                                                                                                                                                                                                  ; PPU_background                    ; work         ;
;       |PPU_palette_mem:pal_mem|                                                                                                         ; 120 (120)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |fpganes|PPU:ppu|PPU_palette_mem:pal_mem                                                                                                                                                                                                                                                                                                            ; PPU_palette_mem                   ; work         ;
;       |PPU_sprite:spr|                                                                                                                  ; 1209 (240)          ; 2356 (300)                ; 0                 ; 0          ; 0    ; 0            ; |fpganes|PPU:ppu|PPU_sprite:spr                                                                                                                                                                                                                                                                                                                     ; PPU_sprite                        ; work         ;
;          |PPU_oam:OAM|                                                                                                                  ; 969 (969)           ; 2056 (2056)               ; 0                 ; 0          ; 0    ; 0            ; |fpganes|PPU:ppu|PPU_sprite:spr|PPU_oam:OAM                                                                                                                                                                                                                                                                                                         ; PPU_oam                           ; work         ;
;    |PPUMemoryWrapper:ppumem|                                                                                                            ; 45 (0)              ; 42 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |fpganes|PPUMemoryWrapper:ppumem                                                                                                                                                                                                                                                                                                                    ; PPUMemoryWrapper                  ; work         ;
;       |emsCharacterRom:emschar|                                                                                                         ; 45 (0)              ; 42 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar                                                                                                                                                                                                                                                                                            ; emsCharacterRom                   ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 45 (0)              ; 42 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_a2m1:auto_generated|                                                                                            ; 45 (0)              ; 42 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated                                                                                                                                                                                                                             ; altsyncram_a2m1                   ; work         ;
;                |altsyncram_hin2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|altsyncram_hin2:altsyncram1                                                                                                                                                                                                 ; altsyncram_hin2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 45 (28)             ; 42 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |VGA:vga|                                                                                                                            ; 268 (91)            ; 105 (29)                  ; 1105920           ; 0          ; 0    ; 0            ; |fpganes|VGA:vga                                                                                                                                                                                                                                                                                                                                    ; VGA                               ; work         ;
;       |DisplayPlane:dp|                                                                                                                 ; 22 (22)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|DisplayPlane:dp                                                                                                                                                                                                                                                                                                                    ; DisplayPlane                      ; work         ;
;       |LoadScreenRom:LoadScreenRom_inst|                                                                                                ; 8 (0)               ; 3 (0)                     ; 368640            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|LoadScreenRom:LoadScreenRom_inst                                                                                                                                                                                                                                                                                                   ; LoadScreenRom                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 8 (0)               ; 3 (0)                     ; 368640            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;             |altsyncram_64j1:auto_generated|                                                                                            ; 8 (0)               ; 3 (3)                     ; 368640            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component|altsyncram_64j1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_64j1                   ; work         ;
;                |decode_dla:rden_decode|                                                                                                 ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component|altsyncram_64j1:auto_generated|decode_dla:rden_decode                                                                                                                                                                                                             ; decode_dla                        ; work         ;
;       |RAM_wrapper:ram|                                                                                                                 ; 42 (10)             ; 8 (2)                     ; 737280            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram                                                                                                                                                                                                                                                                                                                    ; RAM_wrapper                       ; work         ;
;          |VGARam:ram_0|                                                                                                                 ; 16 (0)              ; 3 (0)                     ; 368640            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_0                                                                                                                                                                                                                                                                                                       ; VGARam                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 16 (0)              ; 3 (0)                     ; 368640            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;                |altsyncram_kq12:auto_generated|                                                                                         ; 16 (0)              ; 3 (3)                     ; 368640            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated                                                                                                                                                                                                                                        ; altsyncram_kq12                   ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated|decode_dla:decode2                                                                                                                                                                                                                     ; decode_dla                        ; work         ;
;                   |decode_dla:rden_decode_b|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated|decode_dla:rden_decode_b                                                                                                                                                                                                               ; decode_dla                        ; work         ;
;          |VGARam:ram_1|                                                                                                                 ; 16 (0)              ; 3 (0)                     ; 368640            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_1                                                                                                                                                                                                                                                                                                       ; VGARam                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 16 (0)              ; 3 (0)                     ; 368640            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;                |altsyncram_kq12:auto_generated|                                                                                         ; 16 (0)              ; 3 (3)                     ; 368640            ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated                                                                                                                                                                                                                                        ; altsyncram_kq12                   ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated|decode_dla:decode2                                                                                                                                                                                                                     ; decode_dla                        ; work         ;
;                   |decode_dla:rden_decode_b|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated|decode_dla:rden_decode_b                                                                                                                                                                                                               ; decode_dla                        ; work         ;
;       |RamReader:rdr|                                                                                                                   ; 77 (77)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|RamReader:rdr                                                                                                                                                                                                                                                                                                                      ; RamReader                         ; work         ;
;       |vga_time_gen:tg|                                                                                                                 ; 28 (28)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGA:vga|vga_time_gen:tg                                                                                                                                                                                                                                                                                                                    ; vga_time_gen                      ; work         ;
;    |VGAClock:clock0|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGAClock:clock0                                                                                                                                                                                                                                                                                                                            ; VGAClock                          ; VGAClock     ;
;       |VGAClock_0002:vgaclock_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGAClock:clock0|VGAClock_0002:vgaclock_inst                                                                                                                                                                                                                                                                                                ; VGAClock_0002                     ; VGAClock     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|VGAClock:clock0|VGAClock_0002:vgaclock_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                        ; altera_pll                        ; work         ;
;    |gamecountercontroller:comb_54|                                                                                                      ; 5 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|gamecountercontroller:comb_54                                                                                                                                                                                                                                                                                                              ; gamecountercontroller             ; work         ;
;       |fourbitcounter:counter|                                                                                                          ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|gamecountercontroller:comb_54|fourbitcounter:counter                                                                                                                                                                                                                                                                                       ; fourbitcounter                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 108 (1)             ; 112 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 107 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 107 (74)            ; 106 (78)                  ; 0                 ; 0          ; 0    ; 0            ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component|altsyncram_cbj1:auto_generated|ALTSYNCRAM                                ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; ../sw/mem_init/Defender2/prog_rom.mif         ;
; MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component|altsyncram_mhj1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; ../sw/mem_init/DonkeyKong/prog_rom.mif        ;
; MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; 32768        ; 8            ; --           ; --           ; 262144 ; ../sw/mem_init/Galaga/prog_rom.mif            ;
; MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component|altsyncram_5ti1:auto_generated|ALTSYNCRAM                                   ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; ../sw/mem_init/Golf/prog_rom.mif              ;
; MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 32768        ; 8            ; --           ; --           ; 262144 ; ../sw/mem_init/SuperMarioBros/prog_rom.mif    ;
; MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component|altsyncram_iaj1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 32768        ; 8            ; --           ; --           ; 262144 ; ../sw/mem_init/MsPacMan/prog_rom.mif          ;
; MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component|altsyncram_v6j1:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; ../sw/mem_init/Pinball/prog_rom.mif           ;
; MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component|altsyncram_svl1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; None                                          ;
; MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component|altsyncram_e4j1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; ../sw/mem_init/Tennis/prog_rom.mif            ;
; MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; ../../sw/mem_init/SuperMarioBros/prog_rom.mif ;
; PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|altsyncram_hin2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; ../../sw/mem_init/SuperMarioBros/char_rom.mif ;
; VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component|altsyncram_64j1:auto_generated|ALTSYNCRAM                                    ; AUTO ; ROM              ; 61440        ; 6            ; --           ; --           ; 368640 ; ../sw/mem_init/nes_load_screen.mif            ;
; VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 61440        ; 6            ; 61440        ; 6            ; 368640 ; ../sw/mem_init/nes_load_screen.mif            ;
; VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 61440        ; 6            ; 61440        ; 6            ; 368640 ; ../sw/mem_init/nes_load_screen.mif            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpganes|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                     ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |fpganes|VGAClock:clock0                                                                                                                                                                                                                                                     ; ../hw/Clocks/VGAClock.v             ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|ProgramRam:ProgramRam_inst                                                                                                                                                                                                                        ; ../hw/Memory/ProgramRam.v           ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|Defender2ProgramRom:d2_rom                                                                                                                                                                                                                        ; ../hw/Memory/Defender2ProgramRom.v  ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom                                                                                                                                                                                                                       ; ../hw/Memory/DonkeyKongProgramRom.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom                                                                                                                                                                                                                              ; ../hw/Memory/emsProgramRom.v        ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|GalagaProgramRom:galaga_rom                                                                                                                                                                                                                       ; ../hw/Memory/GalagaProgramRom.v     ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|GolfProgramRom:golf_rom                                                                                                                                                                                                                           ; ../hw/Memory/GolfProgramRom.v       ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|MarioProgramRom:mario_rom                                                                                                                                                                                                                         ; ../hw/Memory/MarioProgramRom.v      ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|PinballProgramRom:pb_rom                                                                                                                                                                                                                          ; ../hw/Memory/PinballProgramRom.v    ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|MsPacManProgramRom:pm_rom                                                                                                                                                                                                                         ; ../hw/Memory/MsPacManProgramRom.v   ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|MemoryWrapper:mem|TennisProgramRom:tennis_rom                                                                                                                                                                                                                       ; ../hw/Memory/TennisProgramRom.v     ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar                                                                                                                                                                                                                     ; ../hw/Memory/emsCharacterRom.v      ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |fpganes|NESClock:system_clocks                                                                                                                                                                                                                                              ; ../hw/Clocks/NESClock.v             ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_0                                                                                                                                                                                                                                ; ../hw/Memory/VGARam.v               ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |fpganes|VGA:vga|RAM_wrapper:ram|VGARam:ram_1                                                                                                                                                                                                                                ; ../hw/Memory/VGARam.v               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|state ;
+---------------+-------------+------------+-------------+-------------+------------------+
; Name          ; state.WRITE ; state.READ ; state.READY ; state.START ; state.WRITING    ;
+---------------+-------------+------------+-------------+-------------+------------------+
; state.START   ; 0           ; 0          ; 0           ; 0           ; 0                ;
; state.READY   ; 0           ; 0          ; 1           ; 1           ; 0                ;
; state.READ    ; 0           ; 1          ; 0           ; 1           ; 0                ;
; state.WRITE   ; 1           ; 0          ; 0           ; 1           ; 0                ;
; state.WRITING ; 0           ; 0          ; 0           ; 1           ; 1                ;
+---------------+-------------+------------+-------------+-------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|state ;
+--------------------+------------+-------------+---------------------------------------------------+
; Name               ; state.IDLE ; state.SHIFT ; state.TRANSMITTING                                ;
+--------------------+------------+-------------+---------------------------------------------------+
; state.IDLE         ; 0          ; 0           ; 0                                                 ;
; state.TRANSMITTING ; 1          ; 0           ; 1                                                 ;
; state.SHIFT        ; 1          ; 1           ; 0                                                 ;
+--------------------+------------+-------------+---------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|state ;
+-------------+------------+-------------+----------------------------------------------------------+
; Name        ; state.IDLE ; state.SHIFT ; state.WAIT                                               ;
+-------------+------------+-------------+----------------------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0                                                        ;
; state.WAIT  ; 1          ; 0           ; 1                                                        ;
; state.SHIFT ; 1          ; 1           ; 0                                                        ;
+-------------+------------+-------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|state ;
+---------------+-------------+------------+-------------+-------------+------------------+
; Name          ; state.WRITE ; state.READ ; state.READY ; state.START ; state.WRITING    ;
+---------------+-------------+------------+-------------+-------------+------------------+
; state.START   ; 0           ; 0          ; 0           ; 0           ; 0                ;
; state.READY   ; 0           ; 0          ; 1           ; 1           ; 0                ;
; state.READ    ; 0           ; 1          ; 0           ; 1           ; 0                ;
; state.WRITE   ; 1           ; 0          ; 0           ; 1           ; 0                ;
; state.WRITING ; 0           ; 0          ; 0           ; 1           ; 1                ;
+---------------+-------------+------------+-------------+-------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|state ;
+--------------------+------------+-------------+---------------------------------------------------+
; Name               ; state.IDLE ; state.SHIFT ; state.TRANSMITTING                                ;
+--------------------+------------+-------------+---------------------------------------------------+
; state.IDLE         ; 0          ; 0           ; 0                                                 ;
; state.TRANSMITTING ; 1          ; 0           ; 1                                                 ;
; state.SHIFT        ; 1          ; 1           ; 0                                                 ;
+--------------------+------------+-------------+---------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|state ;
+-------------+------------+-------------+----------------------------------------------------------+
; Name        ; state.IDLE ; state.SHIFT ; state.WAIT                                               ;
+-------------+------------+-------------+----------------------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0                                                        ;
; state.WAIT  ; 1          ; 0           ; 1                                                        ;
; state.SHIFT ; 1          ; 1           ; 0                                                        ;
+-------------+------------+-------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganes|PPU:ppu|PPU_sprite:spr|spr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------+-------------------------+-------------------------+------------------------+------------------------+---------------------+------------------------+------------------------+---------------------+----------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------------+----------------------------+---------------------------+-------------------------+----------------+
; Name                          ; spr_state.SPR_PT_HIGH_1 ; spr_state.SPR_PT_HIGH_0 ; spr_state.SPR_PT_LOW_1 ; spr_state.SPR_PT_LOW_0 ; spr_state.SPR_GET_X ; spr_state.SPR_GET_ATTR ; spr_state.SPR_GET_TILE ; spr_state.SPR_GET_Y ; spr_state.SPR_EVAL_WRITE_X ; spr_state.SPR_EVAL_READ_X ; spr_state.SPR_EVAL_WRITE_ATTR ; spr_state.SPR_EVAL_READ_ATTR ; spr_state.SPR_EVAL_WRITE_TILE ; spr_state.SPR_EVAL_READ_TILE ; spr_state.SPR_EVAL_WRITE_Y ; spr_state.SPR_EVAL_READ_Y ; spr_state.SEC_OAM_CLEAR ; spr_state.IDLE ;
+-------------------------------+-------------------------+-------------------------+------------------------+------------------------+---------------------+------------------------+------------------------+---------------------+----------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------------+----------------------------+---------------------------+-------------------------+----------------+
; spr_state.IDLE                ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 0              ;
; spr_state.SEC_OAM_CLEAR       ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 1                       ; 1              ;
; spr_state.SPR_EVAL_READ_Y     ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 1                         ; 0                       ; 1              ;
; spr_state.SPR_EVAL_WRITE_Y    ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 1                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_EVAL_READ_TILE  ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 1                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_EVAL_WRITE_TILE ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 1                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_EVAL_READ_ATTR  ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 1                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_EVAL_WRITE_ATTR ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 1                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_EVAL_READ_X     ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 1                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_EVAL_WRITE_X    ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 1                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_GET_Y           ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 1                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_GET_TILE        ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 1                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_GET_ATTR        ; 0                       ; 0                       ; 0                      ; 0                      ; 0                   ; 1                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_GET_X           ; 0                       ; 0                       ; 0                      ; 0                      ; 1                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_PT_LOW_0        ; 0                       ; 0                       ; 0                      ; 1                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_PT_LOW_1        ; 0                       ; 0                       ; 1                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_PT_HIGH_0       ; 0                       ; 1                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
; spr_state.SPR_PT_HIGH_1       ; 1                       ; 0                       ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                   ; 0                          ; 0                         ; 0                             ; 0                            ; 0                             ; 0                            ; 0                          ; 0                         ; 0                       ; 1              ;
+-------------------------------+-------------------------+-------------------------+------------------------+------------------------+---------------------+------------------------+------------------------+---------------------+----------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------------+----------------------------+---------------------------+-------------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpganes|PPU:ppu|PPU_background:bg|bg_state                                                                                                                                                                                                    ;
+------------------------+-----------------+------------------------+------------------------+-----------------------+-----------------------+---------------------+---------------------+-------------------+-------------------+---------------+---------------+
; Name                   ; bg_state.VBLANK ; bg_state.GET_PT_HIGH_1 ; bg_state.GET_PT_HIGH_0 ; bg_state.GET_PT_LOW_1 ; bg_state.GET_PT_LOW_0 ; bg_state.GET_ATTR_1 ; bg_state.GET_ATTR_0 ; bg_state.GET_NT_1 ; bg_state.GET_NT_0 ; bg_state.WAIT ; bg_state.IDLE ;
+------------------------+-----------------+------------------------+------------------------+-----------------------+-----------------------+---------------------+---------------------+-------------------+-------------------+---------------+---------------+
; bg_state.IDLE          ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                   ; 0                   ; 0                 ; 0                 ; 0             ; 0             ;
; bg_state.WAIT          ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                   ; 0                   ; 0                 ; 0                 ; 1             ; 1             ;
; bg_state.GET_NT_0      ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                   ; 0                   ; 0                 ; 1                 ; 0             ; 1             ;
; bg_state.GET_NT_1      ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                   ; 0                   ; 1                 ; 0                 ; 0             ; 1             ;
; bg_state.GET_ATTR_0    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                   ; 1                   ; 0                 ; 0                 ; 0             ; 1             ;
; bg_state.GET_ATTR_1    ; 0               ; 0                      ; 0                      ; 0                     ; 0                     ; 1                   ; 0                   ; 0                 ; 0                 ; 0             ; 1             ;
; bg_state.GET_PT_LOW_0  ; 0               ; 0                      ; 0                      ; 0                     ; 1                     ; 0                   ; 0                   ; 0                 ; 0                 ; 0             ; 1             ;
; bg_state.GET_PT_LOW_1  ; 0               ; 0                      ; 0                      ; 1                     ; 0                     ; 0                   ; 0                   ; 0                 ; 0                 ; 0             ; 1             ;
; bg_state.GET_PT_HIGH_0 ; 0               ; 0                      ; 1                      ; 0                     ; 0                     ; 0                   ; 0                   ; 0                 ; 0                 ; 0             ; 1             ;
; bg_state.GET_PT_HIGH_1 ; 0               ; 1                      ; 0                      ; 0                     ; 0                     ; 0                   ; 0                   ; 0                 ; 0                 ; 0             ; 1             ;
; bg_state.VBLANK        ; 1               ; 0                      ; 0                      ; 0                     ; 0                     ; 0                   ; 0                   ; 0                 ; 0                 ; 0             ; 1             ;
+------------------------+-----------------+------------------------+------------------------+-----------------------+-----------------------+---------------------+---------------------+-------------------+-------------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |fpganes|TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST ;
+----------------+----------------+----------------+--------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                 ;
+----------------+----------------+----------------+--------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                              ;
+----------------+----------------+----------------+--------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |fpganes|OAM_dma:dma|dma_state                                       ;
+-----------------+-----------------+----------------+----------------+----------------+
; Name            ; dma_state.WRITE ; dma_state.READ ; dma_state.WAIT ; dma_state.IDLE ;
+-----------------+-----------------+----------------+----------------+----------------+
; dma_state.IDLE  ; 0               ; 0              ; 0              ; 0              ;
; dma_state.WAIT  ; 0               ; 0              ; 1              ; 1              ;
; dma_state.READ  ; 0               ; 1              ; 0              ; 1              ;
; dma_state.WRITE ; 1               ; 0              ; 0              ; 1              ;
+-----------------+-----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                 ;
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
; Latch Name                                                                      ; Latch Enable Signal                                                      ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
; VGA:vga|RAM_wrapper:ram|vga_ram                                                 ; VGA:vga|RAM_wrapper:ram|vga_ram                                          ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_buffer[0] ; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_buffer[0] ; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_buffer[1] ; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_buffer[1] ; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_buffer[2] ; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_buffer[2] ; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_buffer[3] ; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_buffer[3] ; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_buffer[4] ; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_buffer[4] ; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_buffer[5] ; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_buffer[5] ; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_buffer[6] ; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_buffer[6] ; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_buffer[7] ; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_buffer[7] ; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|ready ; yes                    ;
; Number of user-specified and inferred latches = 17                              ;                                                                          ;                        ;
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                           ; Reason for Removal                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|address_reg_a[1]                      ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CLK_DIV[0..15]                                                                                                      ; Stuck at GND due to stuck port clear                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|READY                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[0..5]                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_GO                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[0..23]                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[0]                                                                               ; Stuck at GND due to stuck port clock                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[0..7]                                                                           ; Stuck at GND due to stuck port clear                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|END_OK                                                                             ; Stuck at GND due to stuck port clock                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ACK_OK                                                                             ; Stuck at GND due to stuck port clock                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SDAO                                                                               ; Stuck at GND due to stuck port clock                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SCLO                                                                               ; Stuck at GND due to stuck port clock                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[0..7]                                                                          ; Stuck at GND due to stuck port clock                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[0..7]                                                                         ; Stuck at GND due to stuck port clock                                                                                                                           ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[1..8]                                                                            ; Stuck at GND due to stuck port clock                                                                                                                           ;
; TopModule:hdmi|vgaHdmi:vgaHdmi|vgaClock                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                           ;
; TopModule:hdmi|vgaHdmi:vgaHdmi|hsync                                                                                                                                    ; Stuck at VCC due to stuck port preset                                                                                                                          ;
; TopModule:hdmi|vgaHdmi:vgaHdmi|vsync                                                                                                                                    ; Stuck at VCC due to stuck port preset                                                                                                                          ;
; TopModule:hdmi|vgaHdmi:vgaHdmi|pixelH[0..9]                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                           ;
; TopModule:hdmi|vgaHdmi:vgaHdmi|pixelV[0..9]                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                           ;
; TopModule:hdmi|vgaHdmi:vgaHdmi|dataEnable                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                           ;
; PPU:ppu|PPU_background:bg|pt_high_byte[0..7]                                                                                                                            ; Lost fanout                                                                                                                                                    ;
; CPU:cpu|processor_control:control|processing_irq                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPUSCROLL[5]                                                                                                                                                    ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUADDR[3,7]                                                                                                                                                    ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUSCROLL[0]                                                                                                                                                    ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUADDR[6]                                                                                                                                                      ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUSCROLL[6]                                                                                                                                                    ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUADDR[1]                                                                                                                                                      ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUSCROLL[2]                                                                                                                                                    ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUADDR[0,2]                                                                                                                                                    ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUSCROLL[4]                                                                                                                                                    ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUADDR[5]                                                                                                                                                      ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUSCROLL[1,3]                                                                                                                                                  ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; PPU:ppu|PPUADDR[4]                                                                                                                                                      ; Merged with PPU:ppu|PPUSCROLL[7]                                                                                                                               ;
; MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated|address_reg_a[0]                                             ; Merged with MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|address_reg_a[0] ;
; MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component|altsyncram_mhj1:auto_generated|address_reg_a[0]                                           ; Merged with MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|address_reg_a[0] ;
; MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component|altsyncram_iaj1:auto_generated|address_reg_a[0]                                             ; Merged with MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|address_reg_a[0] ;
; MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated|address_reg_a[0]                                           ; Merged with MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|address_reg_a[0] ;
; MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component|altsyncram_cbj1:auto_generated|address_reg_a[0]                                            ; Merged with MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|address_reg_a[0] ;
; MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component|altsyncram_e4j1:auto_generated|address_reg_a[0]                                           ; Merged with MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|address_reg_a[0] ;
; MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component|altsyncram_5ti1:auto_generated|address_reg_a[0]                                               ; Merged with MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|address_reg_a[0] ;
; MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component|altsyncram_v6j1:auto_generated|address_reg_a[0]                                              ; Merged with MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|address_reg_a[0] ;
; MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated|address_reg_a[1]                                             ; Merged with MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated|address_reg_a[1]                      ;
; MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component|altsyncram_iaj1:auto_generated|address_reg_a[1]                                             ; Merged with MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated|address_reg_a[1]                      ;
; APU:apu|DMC_REG_3[7]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[7]                                                                                                                               ;
; APU:apu|DMC_REG_2[7]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[7]                                                                                                                               ;
; APU:apu|DMC_REG_1[7]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[7]                                                                                                                               ;
; APU:apu|DMC_REG_3[6]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[6]                                                                                                                               ;
; APU:apu|DMC_REG_2[6]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[6]                                                                                                                               ;
; APU:apu|DMC_REG_1[6]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[6]                                                                                                                               ;
; APU:apu|DMC_REG_3[5]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[5]                                                                                                                               ;
; APU:apu|DMC_REG_2[5]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[5]                                                                                                                               ;
; APU:apu|DMC_REG_1[5]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[5]                                                                                                                               ;
; APU:apu|DMC_REG_3[4]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[4]                                                                                                                               ;
; APU:apu|DMC_REG_2[4]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[4]                                                                                                                               ;
; APU:apu|DMC_REG_1[4]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[4]                                                                                                                               ;
; APU:apu|DMC_REG_3[3]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[3]                                                                                                                               ;
; APU:apu|DMC_REG_2[3]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[3]                                                                                                                               ;
; APU:apu|DMC_REG_1[3]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[3]                                                                                                                               ;
; APU:apu|DMC_REG_3[2]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[2]                                                                                                                               ;
; APU:apu|DMC_REG_2[2]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[2]                                                                                                                               ;
; APU:apu|DMC_REG_1[2]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[2]                                                                                                                               ;
; APU:apu|DMC_REG_3[1]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[1]                                                                                                                               ;
; APU:apu|DMC_REG_2[1]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[1]                                                                                                                               ;
; APU:apu|DMC_REG_1[1]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[1]                                                                                                                               ;
; APU:apu|DMC_REG_3[0]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[0]                                                                                                                               ;
; APU:apu|DMC_REG_2[0]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[0]                                                                                                                               ;
; APU:apu|DMC_REG_1[0]                                                                                                                                                    ; Merged with APU:apu|DMC_REG_0[0]                                                                                                                               ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|en                                                                                            ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|en                                                                       ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[15]                                                                                     ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[15]                                                                ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[14]                                                                                     ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[14]                                                                ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[13]                                                                                     ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[13]                                                                ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[12]                                                                                     ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[12]                                                                ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[11]                                                                                     ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[11]                                                                ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[10]                                                                                     ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[10]                                                                ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[9]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[9]                                                                 ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[8]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[8]                                                                 ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[7]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[7]                                                                 ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[6]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[6]                                                                 ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[5]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[5]                                                                 ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[4]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[4]                                                                 ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[3]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[3]                                                                 ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[2]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[2]                                                                 ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[1]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[1]                                                                 ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|baud_rate_gen:baud|count[0]                                                                                      ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[0]                                                                 ;
; PPUMemoryWrapper:ppumem|prev_ram_en                                                                                                                                     ; Lost fanout                                                                                                                                                    ;
; PPUMemoryWrapper:ppumem|prev_rom_en                                                                                                                                     ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[7]~en                                                                                                                       ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[6]~en                                                                                                                       ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[5]~en                                                                                                                       ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[4]~en                                                                                                                       ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[3]~en                                                                                                                       ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[2]~en                                                                                                                       ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[1]~en                                                                                                                       ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[0]~en                                                                                                                       ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_background:bg|nametable_byte[0..7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|attribute_byte[0..7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|pt_low_byte[0..7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_low[0..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_coarse_x_scroll_v[1]                                                                                                                     ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_background:bg|curr_coarse_y_scroll_v[1]                                                                                                                     ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_background:bg|next_palette[0,1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|curr_spr_attr[6]                                                                                                                                 ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[7][22]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[6][22]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[5][22]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[4][22]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[3][22]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[2][22]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[1][22]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[0][22]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_high[0,2,4..7]                                                                                                                       ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_1_high_shift_reg[0]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[0]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_2_high_shift_reg[0]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[0]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_3_high_shift_reg[0]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[0]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_4_high_shift_reg[0]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[0]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_6_high_shift_reg[0]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[0]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_7_high_shift_reg[0]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[0]                                                                                                      ;
; PPU:ppu|PPU_background:bg|next_tile_high[0]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|next_tile_low[0]                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_palette[0]                                                                                                                               ; Merged with PPU:ppu|PPU_background:bg|curr_palette[1]                                                                                                          ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_high[3]                                                                                                                              ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_1_high_shift_reg[1]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[1]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_2_high_shift_reg[1]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[1]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_3_high_shift_reg[1]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[1]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_4_high_shift_reg[1]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[1]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_5_high_shift_reg[0]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[0]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_6_high_shift_reg[1]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[1]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_7_high_shift_reg[1]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[1]                                                                                                      ;
; PPU:ppu|PPU_background:bg|next_tile_high[1]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|next_tile_low[1]                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_high_shift_reg[2]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[2]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_2_high_shift_reg[2]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[2]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_3_high_shift_reg[2]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[2]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_4_high_shift_reg[2]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[2]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_5_high_shift_reg[1]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[1]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_6_high_shift_reg[2]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[2]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_7_high_shift_reg[2]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[2]                                                                                                      ;
; PPU:ppu|PPU_background:bg|next_tile_high[2]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|next_tile_low[2]                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_high_shift_reg[3]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[3]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_2_high_shift_reg[3]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[3]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_3_high_shift_reg[3]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[3]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_4_high_shift_reg[3]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[3]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_5_high_shift_reg[2]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[2]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_6_high_shift_reg[3]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[3]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_7_high_shift_reg[3]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[3]                                                                                                      ;
; PPU:ppu|PPU_background:bg|next_tile_high[3]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|next_tile_low[3]                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_high_shift_reg[4]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[4]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_2_high_shift_reg[4]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[4]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_3_high_shift_reg[4]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[4]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_4_high_shift_reg[4]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[4]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_5_high_shift_reg[3]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[3]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_6_high_shift_reg[4]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[4]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_7_high_shift_reg[4]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[4]                                                                                                      ;
; PPU:ppu|PPU_background:bg|next_tile_high[4]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|next_tile_low[4]                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_high_shift_reg[5]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[5]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_2_high_shift_reg[5]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[5]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_3_high_shift_reg[5]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[5]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_4_high_shift_reg[5]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[5]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_5_high_shift_reg[4]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[4]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_6_high_shift_reg[5]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[5]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_7_high_shift_reg[5]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[5]                                                                                                      ;
; PPU:ppu|PPU_background:bg|next_tile_high[5]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|next_tile_low[5]                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_high_shift_reg[6]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[6]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_2_high_shift_reg[6]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[6]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_3_high_shift_reg[6]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[6]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_4_high_shift_reg[6]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[6]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_5_high_shift_reg[5]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[5]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_6_high_shift_reg[6]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[6]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_7_high_shift_reg[6]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[6]                                                                                                      ;
; PPU:ppu|PPU_background:bg|next_tile_high[6]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|next_tile_low[6]                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_high_shift_reg[7]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[7]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_2_high_shift_reg[7]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[7]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_3_high_shift_reg[7]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[7]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_4_high_shift_reg[7]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[7]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_5_high_shift_reg[6]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[6]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_6_high_shift_reg[7]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[7]                                                                                                      ;
; PPU:ppu|PPU_sprite:spr|spr_7_high_shift_reg[7]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[7]                                                                                                      ;
; PPU:ppu|PPU_background:bg|next_tile_high[7]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|next_tile_low[7]                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_5_high_shift_reg[7]                                                                                                                          ; Merged with PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[7]                                                                                                      ;
; PPU:ppu|PPU_background:bg|curr_tile_high[0]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|curr_tile_low[0]                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_tile_high[1]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|curr_tile_low[1]                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_tile_high[2]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|curr_tile_low[2]                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_tile_high[3]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|curr_tile_low[3]                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_tile_high[4]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|curr_tile_low[4]                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_tile_high[5]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|curr_tile_low[5]                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_tile_high[6]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|curr_tile_low[6]                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_tile_high[7]                                                                                                                             ; Merged with PPU:ppu|PPU_background:bg|curr_tile_low[7]                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_high[1]                                                                                                                              ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPUSCROLL[7]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|next_tile_low[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_palette[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; CPU:cpu|Registers:registers|status[5]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|next_tile_low[1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|next_tile_low[2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[3]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|next_tile_low[3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[4]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[4]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|next_tile_low[4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[5]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|next_tile_low[5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[6]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|next_tile_low[6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_7_attr[0,1,5]                                                                                                                                ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_6_attr[0,1,5]                                                                                                                                ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_5_attr[0,1,5]                                                                                                                                ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_4_attr[0,1,5]                                                                                                                                ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_3_attr[0,1,5]                                                                                                                                ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_2_attr[0,1,5]                                                                                                                                ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_1_attr[0,1,5]                                                                                                                                ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_background:bg|next_tile_low[7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_background:bg|curr_tile_low[0..7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|spr_1_x_count[0..8]                                                                                                                              ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_2_x_count[0..8]                                                                                                                              ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_3_x_count[0..8]                                                                                                                              ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_4_x_count[0..8]                                                                                                                              ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_5_x_count[0..8]                                                                                                                              ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_6_x_count[0..8]                                                                                                                              ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_7_x_count[0..8]                                                                                                                              ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|is_oam_spr_0                                                                                                                                     ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|ppustatus_spr_0_hit                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPU:ppu|PPU_sprite:spr|oam_spr_0_in_range                                                                                                                               ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_0_attr[5]                                                                                                                                    ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|curr_spr_attr[5]                                                                                                                                 ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[0][21]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[1][21]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[2][21]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[3][21]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[4][21]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[5][21]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[6][21]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|secondary_oam[7][21]                                                                                                                             ; Lost fanout                                                                                                                                                    ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST.0000                                                                                                           ; Lost fanout                                                                                                                                                    ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST.0001                                                                                                           ; Lost fanout                                                                                                                                                    ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST.0010                                                                                                           ; Lost fanout                                                                                                                                                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|state~4                                                                                                        ; Lost fanout                                                                                                                                                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|state~5                                                                                                        ; Lost fanout                                                                                                                                                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|state~4                                                                                                        ; Lost fanout                                                                                                                                                    ;
; ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|state~5                                                                                                        ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_state~4                                                                                                                                      ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_state~5                                                                                                                                      ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_state~6                                                                                                                                      ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_state~7                                                                                                                                      ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_sprite:spr|spr_state~8                                                                                                                                      ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_background:bg|bg_state~4                                                                                                                                    ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_background:bg|bg_state~5                                                                                                                                    ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_background:bg|bg_state~6                                                                                                                                    ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_background:bg|bg_state~7                                                                                                                                    ; Lost fanout                                                                                                                                                    ;
; PPU:ppu|PPU_background:bg|bg_state~8                                                                                                                                    ; Lost fanout                                                                                                                                                    ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST~9                                                                                                              ; Lost fanout                                                                                                                                                    ;
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST~10                                                                                                             ; Lost fanout                                                                                                                                                    ;
; OAM_dma:dma|dma_state~4                                                                                                                                                 ; Lost fanout                                                                                                                                                    ;
; OAM_dma:dma|dma_state~5                                                                                                                                                 ; Lost fanout                                                                                                                                                    ;
; ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|state.START                                                                                                    ; Merged with ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|state.START                                                                               ;
; MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]          ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; CPU:cpu|processor_control:control|state[3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                         ;
; Total Number of Removed Registers = 527                                                                                                                                 ;                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                              ;
+--------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+--------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CTRL_CLK ; Stuck at GND              ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|READY,                                         ;
;                                                              ; due to stuck port clear   ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[5],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[4],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[3],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[2],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[1],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[0],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_GO,                                       ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[23],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[22],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[21],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[20],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[19],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[18],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[17],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[16],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[15],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[14],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[13],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[12],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[11],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[10],                                 ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[9],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[8],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[7],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[6],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[5],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[4],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[3],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[2],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[1],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[0],                                  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[0],    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[7],   ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[6],   ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5],   ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[4],   ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[3],   ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[2],   ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[1],   ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[0],   ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|END_OK,  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ACK_OK,  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SDAO,    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SCLO,    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[7],  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[6],  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[5],  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[4],  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[3],  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[2],  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[1],  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[0],  ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[7], ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[6], ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[5], ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[4], ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[3], ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2], ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[1], ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[0], ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[8],    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[7],    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[6],    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[5],    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[4],    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[3],    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[2],    ;
;                                                              ;                           ; TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[1]     ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_low[7]                    ; Stuck at GND              ; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[7],                                                ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[7],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[7],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[7],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[7],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[7],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[7],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_1_x_count[8], PPU:ppu|PPU_sprite:spr|spr_2_x_count[8],             ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_2_x_count[7], PPU:ppu|PPU_sprite:spr|spr_3_x_count[8],             ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_x_count[7], PPU:ppu|PPU_sprite:spr|spr_4_x_count[8],             ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_4_x_count[7], PPU:ppu|PPU_sprite:spr|spr_5_x_count[8],             ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_5_x_count[7], PPU:ppu|PPU_sprite:spr|spr_6_x_count[8],             ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_6_x_count[7], PPU:ppu|PPU_sprite:spr|spr_7_x_count[8],             ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_7_x_count[7]                                                       ;
; PPU:ppu|PPU_background:bg|attribute_byte[7]                  ; Stuck at GND              ; PPU:ppu|PPU_background:bg|curr_coarse_x_scroll_v[1],                                          ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_background:bg|curr_coarse_y_scroll_v[1],                                          ;
;                                                              ;                           ; PPU:ppu|PPU_background:bg|next_palette[1],                                                    ;
;                                                              ;                           ; PPU:ppu|PPU_background:bg|curr_palette[1], PPU:ppu|PPU_sprite:spr|spr_3_attr[1],              ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_attr[0], PPU:ppu|PPU_sprite:spr|spr_2_attr[1],                   ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_2_attr[0], PPU:ppu|PPU_sprite:spr|spr_1_attr[1],                   ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_1_attr[0], PPU:ppu|PPU_sprite:spr|spr_0_attr[5]                    ;
; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[0]               ; Stuck at GND              ; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[1],                                               ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[2],                                               ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[3],                                               ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[4],                                               ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[5],                                               ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[6],                                               ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_0_high_shift_reg[7],                                               ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|is_oam_spr_0, PPU:ppu|ppustatus_spr_0_hit,                             ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|oam_spr_0_in_range                                                     ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_low[6]                    ; Stuck at GND              ; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[6],                                                ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[6],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[6],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[6],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[6],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[6],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[6]                                                 ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_low[5]                    ; Stuck at GND              ; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[5],                                                ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[5],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[5],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[5],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[5],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[5],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[5]                                                 ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_low[4]                    ; Stuck at GND              ; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[4],                                                ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[4],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[4],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[4],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[4],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[4],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[4]                                                 ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_low[3]                    ; Stuck at GND              ; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[3],                                                ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[3],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[3],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[3],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[3],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[3],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[3]                                                 ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_low[2]                    ; Stuck at GND              ; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[2],                                                ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[2],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[2],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[2],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[2],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[2],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[2]                                                 ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_low[1]                    ; Stuck at GND              ; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[1],                                                ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[1],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[1],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[1],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[1],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[1],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[1]                                                 ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_low[0]                    ; Stuck at GND              ; PPU:ppu|PPU_sprite:spr|spr_1_low_shift_reg[0],                                                ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_sprite:spr|spr_2_low_shift_reg[0],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_3_low_shift_reg[0],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_4_low_shift_reg[0],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_5_low_shift_reg[0],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_6_low_shift_reg[0],                                                ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|spr_7_low_shift_reg[0]                                                 ;
; PPU:ppu|PPU_sprite:spr|spr_7_attr[5]                         ; Lost Fanouts              ; PPU:ppu|PPU_sprite:spr|curr_spr_attr[5],                                                      ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|secondary_oam[0][21],                                                  ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|secondary_oam[1][21],                                                  ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|secondary_oam[2][21],                                                  ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|secondary_oam[4][21],                                                  ;
;                                                              ;                           ; PPU:ppu|PPU_sprite:spr|secondary_oam[5][21]                                                   ;
; PPU:ppu|PPU_background:bg|pt_high_byte[7]                    ; Lost Fanouts              ; PPUMemoryWrapper:ppumem|prev_ram_en, PPUMemoryWrapper:ppumem|prev_rom_en                      ;
; PPU:ppu|PPU_background:bg|pt_low_byte[7]                     ; Stuck at GND              ; PPU:ppu|PPU_background:bg|next_tile_low[7],                                                   ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_background:bg|curr_tile_low[7]                                                    ;
; PPU:ppu|PPU_background:bg|pt_low_byte[6]                     ; Stuck at GND              ; PPU:ppu|PPU_background:bg|next_tile_low[6],                                                   ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_background:bg|curr_tile_low[6]                                                    ;
; PPU:ppu|PPU_background:bg|pt_low_byte[5]                     ; Stuck at GND              ; PPU:ppu|PPU_background:bg|next_tile_low[5],                                                   ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_background:bg|curr_tile_low[5]                                                    ;
; PPU:ppu|PPU_background:bg|pt_low_byte[4]                     ; Stuck at GND              ; PPU:ppu|PPU_background:bg|next_tile_low[4],                                                   ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_background:bg|curr_tile_low[4]                                                    ;
; PPU:ppu|PPU_background:bg|pt_low_byte[3]                     ; Stuck at GND              ; PPU:ppu|PPU_background:bg|next_tile_low[3],                                                   ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_background:bg|curr_tile_low[3]                                                    ;
; PPU:ppu|PPU_background:bg|pt_low_byte[2]                     ; Stuck at GND              ; PPU:ppu|PPU_background:bg|next_tile_low[2],                                                   ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_background:bg|curr_tile_low[2]                                                    ;
; PPU:ppu|PPU_background:bg|pt_low_byte[1]                     ; Stuck at GND              ; PPU:ppu|PPU_background:bg|next_tile_low[1],                                                   ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_background:bg|curr_tile_low[1]                                                    ;
; PPU:ppu|PPU_background:bg|pt_low_byte[0]                     ; Stuck at GND              ; PPU:ppu|PPU_background:bg|next_tile_low[0],                                                   ;
;                                                              ; due to stuck port data_in ; PPU:ppu|PPU_background:bg|curr_tile_low[0]                                                    ;
; TopModule:hdmi|vgaHdmi:vgaHdmi|pixelH[9]                     ; Stuck at GND              ; TopModule:hdmi|vgaHdmi:vgaHdmi|dataEnable                                                     ;
;                                                              ; due to stuck port clear   ;                                                                                               ;
; PPU:ppu|PPU_background:bg|attribute_byte[6]                  ; Stuck at GND              ; PPU:ppu|PPU_background:bg|next_palette[0]                                                     ;
;                                                              ; due to stuck port data_in ;                                                                                               ;
; PPU:ppu|PPU_sprite:spr|curr_spr_attr[6]                      ; Lost Fanouts              ; PPU:ppu|PPU_sprite:spr|secondary_oam[7][22]                                                   ;
; PPU:ppu|PPU_sprite:spr|curr_spr_pt_high[7]                   ; Lost Fanouts              ; PPU:ppu|PPU_sprite:spr|curr_spr_pt_high[1]                                                    ;
+--------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3551  ;
; Number of registers using Synchronous Clear  ; 117   ;
; Number of registers using Synchronous Load   ; 167   ;
; Number of registers using Asynchronous Clear ; 3178  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3294  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU:cpu|processor_control:control|processing_ri                                                                                                                                                                                                                                                                                 ; 18      ;
; GameSelect:sel|game[3]                                                                                                                                                                                                                                                                                                          ; 10      ;
; VGA:vga|loading                                                                                                                                                                                                                                                                                                                 ; 3       ;
; PPU:ppu|prev_cs_in                                                                                                                                                                                                                                                                                                              ; 22      ;
; PPU:ppu|scanline_count[2]                                                                                                                                                                                                                                                                                                       ; 10      ;
; PPU:ppu|scanline_count[3]                                                                                                                                                                                                                                                                                                       ; 7       ;
; PPU:ppu|scanline_count[1]                                                                                                                                                                                                                                                                                                       ; 8       ;
; PPU:ppu|scanline_count[0]                                                                                                                                                                                                                                                                                                       ; 11      ;
; PPU:ppu|scanline_count[4]                                                                                                                                                                                                                                                                                                       ; 8       ;
; PPU:ppu|scanline_count[5]                                                                                                                                                                                                                                                                                                       ; 9       ;
; PPU:ppu|scanline_count[7]                                                                                                                                                                                                                                                                                                       ; 7       ;
; PPU:ppu|scanline_count[6]                                                                                                                                                                                                                                                                                                       ; 7       ;
; PPU:ppu|scanline_count[8]                                                                                                                                                                                                                                                                                                       ; 13      ;
; PPU:ppu|PPU_sprite:spr|spr_0_x_count[0]                                                                                                                                                                                                                                                                                         ; 2       ;
; PPU:ppu|PPU_sprite:spr|spr_0_x_count[2]                                                                                                                                                                                                                                                                                         ; 2       ;
; PPU:ppu|PPU_sprite:spr|spr_0_x_count[1]                                                                                                                                                                                                                                                                                         ; 2       ;
; PPU:ppu|PPU_sprite:spr|spr_0_x_count[3]                                                                                                                                                                                                                                                                                         ; 3       ;
; PPU:ppu|PPU_sprite:spr|spr_0_x_count[4]                                                                                                                                                                                                                                                                                         ; 3       ;
; PPU:ppu|PPU_sprite:spr|spr_0_x_count[5]                                                                                                                                                                                                                                                                                         ; 3       ;
; PPU:ppu|PPU_sprite:spr|spr_0_x_count[6]                                                                                                                                                                                                                                                                                         ; 3       ;
; PPU:ppu|PPU_sprite:spr|spr_0_x_count[8]                                                                                                                                                                                                                                                                                         ; 3       ;
; PPU:ppu|PPU_sprite:spr|spr_0_x_count[7]                                                                                                                                                                                                                                                                                         ; 3       ;
; PPU:ppu|PPU_sprite:spr|spr_0_low_shift_reg[7]                                                                                                                                                                                                                                                                                   ; 1       ;
; VGA:vga|RamReader:rdr|border_count[0]                                                                                                                                                                                                                                                                                           ; 7       ;
; VGA:vga|RamReader:rdr|border_count[1]                                                                                                                                                                                                                                                                                           ; 6       ;
; VGA:vga|RamReader:rdr|border_count[2]                                                                                                                                                                                                                                                                                           ; 5       ;
; VGA:vga|RamReader:rdr|border_count[3]                                                                                                                                                                                                                                                                                           ; 4       ;
; VGA:vga|RamReader:rdr|border_count[4]                                                                                                                                                                                                                                                                                           ; 3       ;
; VGA:vga|RamReader:rdr|border_count[5]                                                                                                                                                                                                                                                                                           ; 2       ;
; PPU:ppu|PPU_sprite:spr|spr_0_low_shift_reg[6]                                                                                                                                                                                                                                                                                   ; 1       ;
; VGA:vga|RAM_wrapper:ram|switch                                                                                                                                                                                                                                                                                                  ; 2       ;
; PPU:ppu|PPU_sprite:spr|spr_0_low_shift_reg[5]                                                                                                                                                                                                                                                                                   ; 1       ;
; PPU:ppu|PPU_sprite:spr|spr_0_low_shift_reg[4]                                                                                                                                                                                                                                                                                   ; 1       ;
; PPU:ppu|PPU_sprite:spr|spr_0_low_shift_reg[3]                                                                                                                                                                                                                                                                                   ; 1       ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[6]                                                                                                                                                                                                                                              ; 2       ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[4]                                                                                                                                                                                                                                              ; 2       ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[3]                                                                                                                                                                                                                                              ; 2       ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[2]                                                                                                                                                                                                                                              ; 2       ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud|count[0]                                                                                                                                                                                                                                              ; 2       ;
; PPU:ppu|PPU_sprite:spr|spr_0_low_shift_reg[2]                                                                                                                                                                                                                                                                                   ; 1       ;
; PPU:ppu|PPU_sprite:spr|spr_0_low_shift_reg[1]                                                                                                                                                                                                                                                                                   ; 1       ;
; PPU:ppu|PPU_sprite:spr|spr_0_low_shift_reg[0]                                                                                                                                                                                                                                                                                   ; 1       ;
; ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[9]                                                                                                                                                                                                                                                 ; 2       ;
; ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[9]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 46                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|ad[7]                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[1]                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[1]                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|ad[10]                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|ba[1]                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|sp[5]                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|a[0]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|bav[6]                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|adv[2]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|bit_cnt[2]                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|en_count[0]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|bit_count[0]                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|en_count[3]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|bit_cnt[2]                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|en_count[0]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|bit_count[2]                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|en_count[0]                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |fpganes|PPU:ppu|pixel_count[3]                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPU_background:bg|fine_x_scroll_v[2]                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPUDATA[3]                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpganes|gamecountercontroller:comb_54|fourbitcounter:counter|out[0]                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|button_states[0]                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpganes|ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|button_states[0]                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpganes|VGA:vga|DisplayPlane:dp|addr[5]                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpganes|OAM_dma:dma|dma_byte[5]                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |fpganes|PPU:ppu|loopy_t[11]                                                                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fpganes|PPU:ppu|OAMADDR[4]                                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |fpganes|PPU:ppu|PPU_background:bg|coarse_x_scroll_v[4]                                                                                                                                                              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |fpganes|PPU:ppu|loopy_t[4]                                                                                                                                                                                          ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |fpganes|PPU:ppu|loopy_t[13]                                                                                                                                                                                         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |fpganes|PPU:ppu|loopy_t[5]                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|ba[12]                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpganes|PPU:ppu|OAMADDR[1]                                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPU_sprite:spr|secondary_oam_addr[4]                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|pc[8]                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpganes|GameSelect:sel|game[1]                                                                                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPU_sprite:spr|curr_spr_tile[7]                                                                                                                                                                     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPU_sprite:spr|curr_spr_attr[0]                                                                                                                                                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPU_sprite:spr|curr_spr_x[2]                                                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPU_background:bg|fine_y_scroll_v[0]                                                                                                                                                                ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |fpganes|PPU:ppu|PPU_sprite:spr|curr_spr[0]                                                                                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |fpganes|CPU:cpu|Registers:registers|pc[6]                                                                                                                                                                           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |fpganes|MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |fpganes|PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |fpganes|PPU:ppu|PPU_sprite:spr|curr_spr_y[5]                                                                                                                                                                        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |fpganes|PPU:ppu|PPU_background:bg|coarse_y_scroll_v[2]                                                                                                                                                              ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[1]~reg0                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPU_sprite:spr|spr_0_low_shift_reg[7]                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpganes|PPU:ppu|PPU_sprite:spr|spr_0_x_count[7]                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpganes|PPU:ppu|scanline_count[8]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpganes|PPU:ppu|vram_rw_sel                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpganes|VGA:vga|RamReader:rdr|frame_count                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpganes|PPU:ppu|PPU_sprite:spr|spr_pal_sel[0]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpganes|OAM_dma:dma|Selector13                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpganes|PPU:ppu|PPU_sprite:spr|Selector46                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpganes|PPU:ppu|palette_data_in[7]                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpganes|PPU:ppu|pal_addr[2]                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |fpganes|PPU:ppu|vram_addr_out[8]                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |fpganes|PPU:ppu|vram_addr_out[5]                                                                                                                                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |fpganes|CPU:cpu|Mem:mem|Selector7                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |fpganes|CPU:cpu|Mem:mem|Selector12                                                                                                                                                                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpganes|PPU:ppu|PPU_sprite:spr|Selector21                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |fpganes|PPU:ppu|vram_addr_out[2]                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpganes|CPU:cpu|Mem:mem|Selector15                                                                                                                                                                                  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |fpganes|PPU:ppu|PPU_sprite:spr|Selector59                                                                                                                                                                           ;
; 11:1               ; 6 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |fpganes|PPU:ppu|data_out_d[4]                                                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpganes|PPU:ppu|PPU_sprite:spr|Selector61                                                                                                                                                                           ;
; 11:1               ; 7 bits    ; 49 LEs        ; 56 LEs               ; -7 LEs                 ; No         ; |fpganes|CPU:cpu|ALU_Input:aluInputSelector|Selector8                                                                                                                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 64 LEs               ; -8 LEs                 ; No         ; |fpganes|CPU:cpu|ALU_Input:aluInputSelector|Selector6                                                                                                                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |fpganes|PPU:ppu|PPU_background:bg|Selector0                                                                                                                                                                         ;
; 38:1               ; 2 bits    ; 50 LEs        ; 38 LEs               ; 12 LEs                 ; No         ; |fpganes|CPU:cpu|processor_control:control|alu_sel                                                                                                                                                                   ;
; 38:1               ; 2 bits    ; 50 LEs        ; 28 LEs               ; 22 LEs                 ; No         ; |fpganes|CPU:cpu|decoder:decoder|Selector9                                                                                                                                                                           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 42 LEs               ; 12 LEs                 ; No         ; |fpganes|CPU:cpu|ALU:alu|Selector4                                                                                                                                                                                   ;
; 24:1               ; 6 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |fpganes|VGA:vga|q[3]                                                                                                                                                                                                ;
; 71:1               ; 6 bits    ; 282 LEs       ; 240 LEs              ; 42 LEs                 ; No         ; |fpganes|data[4]                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component|altsyncram_mhj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component|altsyncram_iaj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component|altsyncram_cbj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component|altsyncram_e4j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component|altsyncram_5ti1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component|altsyncram_v6j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component|altsyncram_svl1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|altsyncram_hin2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component|altsyncram_64j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NESClock:system_clocks|NESClock_0002:nesclock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                  ;
; fractional_vco_multiplier            ; false                  ; String                                                  ;
; pll_type                             ; General                ; String                                                  ;
; pll_subtype                          ; General                ; String                                                  ;
; number_of_clocks                     ; 2                      ; Signed Integer                                          ;
; operation_mode                       ; direct                 ; String                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                          ;
; data_rate                            ; 0                      ; Signed Integer                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                          ;
; output_clock_frequency0              ; 5.369458 MHz           ; String                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency1              ; 1.789819 MHz           ; String                                                  ;
; phase_shift1                         ; 0 ps                   ; String                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                          ;
; clock_name_0                         ;                        ; String                                                  ;
; clock_name_1                         ;                        ; String                                                  ;
; clock_name_2                         ;                        ; String                                                  ;
; clock_name_3                         ;                        ; String                                                  ;
; clock_name_4                         ;                        ; String                                                  ;
; clock_name_5                         ;                        ; String                                                  ;
; clock_name_6                         ;                        ; String                                                  ;
; clock_name_7                         ;                        ; String                                                  ;
; clock_name_8                         ;                        ; String                                                  ;
; clock_name_global_0                  ; false                  ; String                                                  ;
; clock_name_global_1                  ; false                  ; String                                                  ;
; clock_name_global_2                  ; false                  ; String                                                  ;
; clock_name_global_3                  ; false                  ; String                                                  ;
; clock_name_global_4                  ; false                  ; String                                                  ;
; clock_name_global_5                  ; false                  ; String                                                  ;
; clock_name_global_6                  ; false                  ; String                                                  ;
; clock_name_global_7                  ; false                  ; String                                                  ;
; clock_name_global_8                  ; false                  ; String                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                          ;
; pll_slf_rst                          ; false                  ; String                                                  ;
; pll_bw_sel                           ; low                    ; String                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
+--------------------------------------+------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGAClock:clock0|VGAClock_0002:vgaclock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                             ;
+--------------------------------------+------------------------+--------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                           ;
; fractional_vco_multiplier            ; false                  ; String                                           ;
; pll_type                             ; General                ; String                                           ;
; pll_subtype                          ; General                ; String                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                   ;
; operation_mode                       ; direct                 ; String                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                   ;
; data_rate                            ; 0                      ; Signed Integer                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                   ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                           ;
; phase_shift0                         ; 0 ps                   ; String                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                           ;
; phase_shift1                         ; 0 ps                   ; String                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                           ;
; phase_shift2                         ; 0 ps                   ; String                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                           ;
; phase_shift3                         ; 0 ps                   ; String                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                           ;
; phase_shift4                         ; 0 ps                   ; String                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                           ;
; phase_shift5                         ; 0 ps                   ; String                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                           ;
; phase_shift6                         ; 0 ps                   ; String                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                           ;
; phase_shift7                         ; 0 ps                   ; String                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                           ;
; phase_shift8                         ; 0 ps                   ; String                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                           ;
; phase_shift9                         ; 0 ps                   ; String                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                           ;
; phase_shift10                        ; 0 ps                   ; String                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                           ;
; phase_shift11                        ; 0 ps                   ; String                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                           ;
; phase_shift12                        ; 0 ps                   ; String                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                           ;
; phase_shift13                        ; 0 ps                   ; String                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                           ;
; phase_shift14                        ; 0 ps                   ; String                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                           ;
; phase_shift15                        ; 0 ps                   ; String                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                           ;
; phase_shift16                        ; 0 ps                   ; String                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                           ;
; phase_shift17                        ; 0 ps                   ; String                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                   ;
; clock_name_0                         ;                        ; String                                           ;
; clock_name_1                         ;                        ; String                                           ;
; clock_name_2                         ;                        ; String                                           ;
; clock_name_3                         ;                        ; String                                           ;
; clock_name_4                         ;                        ; String                                           ;
; clock_name_5                         ;                        ; String                                           ;
; clock_name_6                         ;                        ; String                                           ;
; clock_name_7                         ;                        ; String                                           ;
; clock_name_8                         ;                        ; String                                           ;
; clock_name_global_0                  ; false                  ; String                                           ;
; clock_name_global_1                  ; false                  ; String                                           ;
; clock_name_global_2                  ; false                  ; String                                           ;
; clock_name_global_3                  ; false                  ; String                                           ;
; clock_name_global_4                  ; false                  ; String                                           ;
; clock_name_global_5                  ; false                  ; String                                           ;
; clock_name_global_6                  ; false                  ; String                                           ;
; clock_name_global_7                  ; false                  ; String                                           ;
; clock_name_global_8                  ; false                  ; String                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                   ;
; pll_slf_rst                          ; false                  ; String                                           ;
; pll_bw_sel                           ; low                    ; String                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
+--------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: OAM_dma:dma ;
+----------------+------------------+----------------------+
; Parameter Name ; Value            ; Type                 ;
+----------------+------------------+----------------------+
; OAMDMA_ADDR    ; 0100000000010100 ; Unsigned Binary      ;
+----------------+------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: APU:apu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; READ           ; 0     ; Signed Integer              ;
; WRITE          ; 1     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopModule:hdmi|pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                    ;
; pll_type                             ; General                ; String                                                    ;
; pll_subtype                          ; General                ; String                                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                                            ;
; operation_mode                       ; direct                 ; String                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                            ;
; data_rate                            ; 0                      ; Signed Integer                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                            ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                            ;
; clock_name_0                         ;                        ; String                                                    ;
; clock_name_1                         ;                        ; String                                                    ;
; clock_name_2                         ;                        ; String                                                    ;
; clock_name_3                         ;                        ; String                                                    ;
; clock_name_4                         ;                        ; String                                                    ;
; clock_name_5                         ;                        ; String                                                    ;
; clock_name_6                         ;                        ; String                                                    ;
; clock_name_7                         ;                        ; String                                                    ;
; clock_name_8                         ;                        ; String                                                    ;
; clock_name_global_0                  ; false                  ; String                                                    ;
; clock_name_global_1                  ; false                  ; String                                                    ;
; clock_name_global_2                  ; false                  ; String                                                    ;
; clock_name_global_3                  ; false                  ; String                                                    ;
; clock_name_global_4                  ; false                  ; String                                                    ;
; clock_name_global_5                  ; false                  ; String                                                    ;
; clock_name_global_6                  ; false                  ; String                                                    ;
; clock_name_global_7                  ; false                  ; String                                                    ;
; clock_name_global_8                  ; false                  ; String                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                            ;
; pll_slf_rst                          ; false                  ; String                                                    ;
; pll_bw_sel                           ; low                    ; String                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                  ;
; I2C_Freq       ; 20000    ; Signed Integer                                                  ;
; LUT_SIZE       ; 31       ; Signed Integer                                                  ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gamecountercontroller:comb_54 ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; hold            ; 0     ; Signed Integer                                   ;
; reset_cpu_state ; 1     ; Signed Integer                                   ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                   ;
+------------------------------------+--------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                ;
; WIDTH_A                            ; 8                                          ; Signed Integer                         ;
; WIDTHAD_A                          ; 15                                         ; Signed Integer                         ;
; NUMWORDS_A                         ; 32768                                      ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                ;
; WIDTH_B                            ; 1                                          ; Untyped                                ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                ;
; INIT_FILE                          ; ../sw/mem_init/SuperMarioBros/prog_rom.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_vvj1                            ; Untyped                                ;
+------------------------------------+--------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                         ;
+------------------------------------+----------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                      ;
; WIDTH_A                            ; 8                                      ; Signed Integer                               ;
; WIDTHAD_A                          ; 14                                     ; Signed Integer                               ;
; NUMWORDS_A                         ; 16384                                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                      ;
; WIDTH_B                            ; 1                                      ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                      ;
; INIT_FILE                          ; ../sw/mem_init/DonkeyKong/prog_rom.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                 ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_mhj1                        ; Untyped                                      ;
+------------------------------------+----------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                         ;
+------------------------------------+--------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                      ;
; WIDTH_A                            ; 8                                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 15                                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 32768                                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                      ;
; WIDTH_B                            ; 1                                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                      ;
; INIT_FILE                          ; ../sw/mem_init/MsPacMan/prog_rom.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_iaj1                      ; Untyped                                      ;
+------------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                             ;
+------------------------------------+------------------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                          ;
; WIDTH_A                            ; 8                                  ; Signed Integer                                   ;
; WIDTHAD_A                          ; 15                                 ; Signed Integer                                   ;
; NUMWORDS_A                         ; 32768                              ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                          ;
; WIDTH_B                            ; 1                                  ; Untyped                                          ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                          ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                          ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                          ;
; INIT_FILE                          ; ../sw/mem_init/Galaga/prog_rom.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_v2j1                    ; Untyped                                          ;
+------------------------------------+------------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                         ;
+------------------------------------+---------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                      ;
; WIDTH_A                            ; 8                                     ; Signed Integer                               ;
; WIDTHAD_A                          ; 14                                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 16384                                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                      ;
; WIDTH_B                            ; 1                                     ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                      ;
; INIT_FILE                          ; ../sw/mem_init/Defender2/prog_rom.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_cbj1                       ; Untyped                                      ;
+------------------------------------+---------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                             ;
+------------------------------------+------------------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                          ;
; WIDTH_A                            ; 8                                  ; Signed Integer                                   ;
; WIDTHAD_A                          ; 14                                 ; Signed Integer                                   ;
; NUMWORDS_A                         ; 16384                              ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                          ;
; WIDTH_B                            ; 1                                  ; Untyped                                          ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                          ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                          ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                          ;
; INIT_FILE                          ; ../sw/mem_init/Tennis/prog_rom.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_e4j1                    ; Untyped                                          ;
+------------------------------------+------------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                           ;
+------------------------------------+----------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                        ;
; WIDTH_A                            ; 8                                ; Signed Integer                                 ;
; WIDTHAD_A                          ; 14                               ; Signed Integer                                 ;
; NUMWORDS_A                         ; 16384                            ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                        ;
; WIDTH_B                            ; 1                                ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                        ;
; INIT_FILE                          ; ../sw/mem_init/Golf/prog_rom.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_5ti1                  ; Untyped                                        ;
+------------------------------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                         ;
+------------------------------------+-------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 14                                  ; Signed Integer                               ;
; NUMWORDS_A                         ; 16384                               ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                      ;
; WIDTH_B                            ; 1                                   ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                      ;
; INIT_FILE                          ; ../sw/mem_init/Pinball/prog_rom.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_v6j1                     ; Untyped                                      ;
+------------------------------------+-------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_svl1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+--------------------------------+
; Parameter Name                     ; Value                                         ; Type                           ;
+------------------------------------+-----------------------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                        ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                        ;
; WIDTH_A                            ; 8                                             ; Signed Integer                 ;
; WIDTHAD_A                          ; 15                                            ; Signed Integer                 ;
; NUMWORDS_A                         ; 32768                                         ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                        ;
; WIDTH_B                            ; 1                                             ; Untyped                        ;
; WIDTHAD_B                          ; 1                                             ; Untyped                        ;
; NUMWORDS_B                         ; 1                                             ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                        ;
; BYTE_SIZE                          ; 8                                             ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                        ;
; INIT_FILE                          ; ../../sw/mem_init/SuperMarioBros/prog_rom.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_95m1                               ; Untyped                        ;
+------------------------------------+-----------------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPU:ppu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; READ           ; 0     ; Signed Integer              ;
; WRITE          ; 1     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 8                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 13                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 8192                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; ../../sw/mem_init/SuperMarioBros/char_rom.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_a2m1                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                              ; Type                                    ;
+------------------------------------+------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                                 ;
; WIDTH_A                            ; 6                                  ; Signed Integer                          ;
; WIDTHAD_A                          ; 16                                 ; Signed Integer                          ;
; NUMWORDS_A                         ; 61440                              ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                 ;
; WIDTH_B                            ; 6                                  ; Signed Integer                          ;
; WIDTHAD_B                          ; 16                                 ; Signed Integer                          ;
; NUMWORDS_B                         ; 61440                              ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                 ;
; INIT_FILE                          ; ../sw/mem_init/nes_load_screen.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_kq12                    ; Untyped                                 ;
+------------------------------------+------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                              ; Type                                    ;
+------------------------------------+------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                                 ;
; WIDTH_A                            ; 6                                  ; Signed Integer                          ;
; WIDTHAD_A                          ; 16                                 ; Signed Integer                          ;
; NUMWORDS_A                         ; 61440                              ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                 ;
; WIDTH_B                            ; 6                                  ; Signed Integer                          ;
; WIDTHAD_B                          ; 16                                 ; Signed Integer                          ;
; NUMWORDS_B                         ; 61440                              ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                 ;
; INIT_FILE                          ; ../sw/mem_init/nes_load_screen.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_kq12                    ; Untyped                                 ;
+------------------------------------+------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                        ;
+------------------------------------+------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                     ;
; WIDTH_A                            ; 6                                  ; Signed Integer                              ;
; WIDTHAD_A                          ; 16                                 ; Signed Integer                              ;
; NUMWORDS_A                         ; 61440                              ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                     ;
; WIDTH_B                            ; 1                                  ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                     ;
; INIT_FILE                          ; ../sw/mem_init/nes_load_screen.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_64j1                    ; Untyped                                     ;
+------------------------------------+------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                              ;
; Entity Instance                           ; MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 6                                                                               ;
;     -- NUMWORDS_A                         ; 61440                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 6                                                                               ;
;     -- NUMWORDS_B                         ; 61440                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; VGA:vga|RAM_wrapper:ram|VGARam:ram_1|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 6                                                                               ;
;     -- NUMWORDS_A                         ; 61440                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 6                                                                               ;
;     -- NUMWORDS_B                         ; 61440                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 6                                                                               ;
;     -- NUMWORDS_A                         ; 61440                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControllersWrapper:ctrls|Controller:ctrl2"                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; send_cpu_states ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpuram_q        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpuram_wr_addr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpuram_rd_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cpuram_rd       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; writing         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControllersWrapper:ctrls|Controller:ctrl1"                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; send_cpu_states ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpuram_q        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpuram_wr_addr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpuram_rd_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cpuram_rd       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; writing         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControllersWrapper:ctrls"                                                                                                                               ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx_data_peek    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; send_cpu_states ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpuram_q        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpuram_wr_addr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpuram_rd_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cpuram_rd       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; writing         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:vga"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; hsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:ppu|PPU_sprite:spr"                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; red               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; green             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; blue              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; spr_rendering_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; inc_oam_addr      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:ppu|PPU_background:bg"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; loopy_v_out[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; red             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; green           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blue            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PPU:ppu"                                                                                                             ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pixel_data[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; red              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; green            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; blue             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryWrapper:mem|emsProgramRom:emsrom"                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (15 bits) it drives.  Extra input bit(s) "address[14..14]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryWrapper:mem"                                                                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ram_addr_peek ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rst_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SW            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gamecountercontroller:comb_54"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; reset_cpu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0"                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopModule:hdmi"                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; HDMI_I2S0  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; HDMI_MCLK  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; HDMI_LRCLK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; HDMI_SCLK  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; int_led    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; locked_led ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reset_led  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|Registers:registers"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu"                                                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_peek         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ir_peek         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_peek          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x_peek          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y_peek          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flags_peek      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; other_byte_peek ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                   ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                             ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 0              ; emsp        ; 8     ; 32768 ; Read/Write ; MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated          ;
; 1              ; emsc        ; 8     ; 8192  ; Read/Write ; PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3439                        ;
;     CLR               ; 181                         ;
;     CLR SCLR          ; 30                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 289                         ;
;     ENA CLR           ; 2734                        ;
;     ENA CLR SCLR      ; 62                          ;
;     ENA CLR SCLR SLD  ; 18                          ;
;     ENA CLR SLD       ; 92                          ;
;     ENA SLD           ; 16                          ;
;     plain             ; 15                          ;
; arriav_io_obuf        ; 37                          ;
; arriav_lcell_comb     ; 3527                        ;
;     arith             ; 287                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 240                         ;
;         2 data inputs ; 20                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 7                           ;
;     extend            ; 98                          ;
;         7 data inputs ; 98                          ;
;     normal            ; 3133                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 184                         ;
;         3 data inputs ; 286                         ;
;         4 data inputs ; 629                         ;
;         5 data inputs ; 550                         ;
;         6 data inputs ; 1468                        ;
;     shared            ; 9                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 1                           ;
; boundary_port         ; 191                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 368                         ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 7.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Sep 19 20:49:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpganes -c fpganes
Warning (125092): Tcl Script File test_CPURAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE test_CPURAM.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25.v
    Info (12023): Found entity 1: pll_25 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v
    Info (12023): Found entity 1: pll_25_0002 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at TopModule.v(94): ignored dangling comma in List of Port Connections File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v Line: 94
Info (12021): Found 5 design units, including 5 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/topmodule.v
    Info (12023): Found entity 1: vgaHdmi File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vgaHdmi.v Line: 21
    Info (12023): Found entity 2: I2C_WRITE_WDATA File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_WRITE_WDATA.v Line: 1
    Info (12023): Found entity 3: I2C_Controller File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_Controller.v Line: 58
    Info (12023): Found entity 4: I2C_HDMI_Config File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_HDMI_Config.v Line: 18
    Info (12023): Found entity 5: TopModule File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/i2c.v
    Info (12023): Found entity 1: i2c File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/i2c.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/hdmi_config.sv
    Info (12023): Found entity 1: hdmi_config File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/hdmi_config.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/controllerswrapper.sv
    Info (12023): Found entity 1: ControllersWrapper File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/apu/apu.sv
    Info (12023): Found entity 1: APU File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/APU/APU.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/ppumemorywrapper.sv
    Info (12023): Found entity 1: PPUMemoryWrapper File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/vgaclock/vgaclock_0002.v
    Info (12023): Found entity 1: VGAClock_0002 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock/VGAClock_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/vgaclock.v
    Info (12023): Found entity 1: VGAClock File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/spart_tx.sv
    Info (12023): Found entity 1: SPART_tx File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/spart_rx.sv
    Info (12023): Found entity 1: SPART_rx File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/spart.sv
    Info (12023): Found entity 1: spart File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/driver.sv
    Info (12023): Found entity 1: driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/controller.sv
    Info (12023): Found entity 1: Controller File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/bus_intf.sv
    Info (12023): Found entity 1: bus_intf File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/bus_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/baud_rate_gen.sv
    Info (12023): Found entity 1: baud_rate_gen File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/baud_rate_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/programrom.v
    Info (12023): Found entity 1: ProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/programram.v
    Info (12023): Found entity 1: ProgramRam File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRam.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/vgaram.v
    Info (12023): Found entity 1: VGARam File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/VGARam.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/nesclock.v
    Info (12023): Found entity 1: NESClock File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/clocks/nesclock/nesclock_0002.v
    Info (12023): Found entity 1: NESClock_0002 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock/NESClock_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/registers.sv
    Info (12023): Found entity 1: Registers File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Registers.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/mem.sv
    Info (12023): Found entity 1: Mem File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Mem.sv Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/enums.sv
    Info (12022): Found design unit 1: Enums (SystemVerilog) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Enums.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/decoder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/control.sv
    Info (12023): Found entity 1: processor_control File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/control.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/alu_input.sv
    Info (12023): Found entity 1: ALU_Input File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/ALU_Input.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/cpu/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/ALU.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/memorywrapper.sv
    Info (12023): Found entity 1: MemoryWrapper File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/loadscreenrom.v
    Info (12023): Found entity 1: LoadScreenRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/LoadScreenRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/hardwaredecoder.sv
    Info (12023): Found entity 1: HardwareDecoder File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/HardwareDecoder.sv Line: 3
Warning (10229): Verilog HDL Expression warning at PPU_sprite.sv(220): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 220
Warning (10229): Verilog HDL Expression warning at PPU_sprite.sv(226): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 226
Warning (10229): Verilog HDL Expression warning at PPU_sprite.sv(231): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 231
Warning (10229): Verilog HDL Expression warning at PPU_sprite.sv(236): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 236
Warning (10229): Verilog HDL Expression warning at PPU_sprite.sv(241): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 241
Warning (10229): Verilog HDL Expression warning at PPU_sprite.sv(246): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 246
Warning (10229): Verilog HDL Expression warning at PPU_sprite.sv(251): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 251
Warning (10229): Verilog HDL Expression warning at PPU_sprite.sv(256): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 256
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_sprite.sv
    Info (12023): Found entity 1: PPU_sprite File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_palette_mem.sv
    Info (12023): Found entity 1: PPU_palette_mem File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_oam.sv
    Info (12023): Found entity 1: PPU_oam File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 1
Warning (10229): Verilog HDL Expression warning at PPU_background.sv(211): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 211
Warning (10229): Verilog HDL Expression warning at PPU_background.sv(281): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 281
Warning (10229): Verilog HDL Expression warning at PPU_background.sv(384): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 384
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu_background.sv
    Info (12023): Found entity 1: PPU_background File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 34
Warning (10229): Verilog HDL Expression warning at PPU.sv(355): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 355
Warning (10229): Verilog HDL Expression warning at PPU.sv(529): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 529
Warning (10229): Verilog HDL Expression warning at PPU.sv(531): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 531
Warning (10229): Verilog HDL Expression warning at PPU.sv(532): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 532
Warning (10229): Verilog HDL Expression warning at PPU.sv(539): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 539
Warning (10229): Verilog HDL Expression warning at PPU.sv(545): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 545
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/ppu/ppu.sv
    Info (12023): Found entity 1: PPU File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/vga.sv
    Info (12023): Found entity 1: VGA File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/timegen.sv
    Info (12023): Found entity 1: vga_time_gen File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/TimeGen.sv Line: 1
Warning (10229): Verilog HDL Expression warning at RamReader.sv(27): truncated literal to match 6 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv Line: 27
Warning (10229): Verilog HDL Expression warning at RamReader.sv(42): truncated literal to match 9 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/ramreader.sv
    Info (12023): Found entity 1: RamReader File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/ram_wrapper.sv
    Info (12023): Found entity 1: RAM_wrapper File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/vga/displayplane.sv
    Info (12023): Found entity 1: DisplayPlane File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/DisplayPlane.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/dma/oam_dma.sv
    Info (12023): Found entity 1: OAM_dma File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/DMA/OAM_dma.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/characterrom.v
    Info (12023): Found entity 1: CharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/CharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/ppuvram.v
    Info (12023): Found entity 1: PPUVram File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUVram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/marioprogramrom.v
    Info (12023): Found entity 1: MarioProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/gameselect.sv
    Info (12023): Found entity 1: GameSelect File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/donkeykongprogramrom.v
    Info (12023): Found entity 1: DonkeyKongProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/mariocharacterrom.v
    Info (12023): Found entity 1: MarioCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/donkeykongcharacterrom.v
    Info (12023): Found entity 1: DonkeyKongCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pacmanprogramrom.v
    Info (12023): Found entity 1: PacManProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PacManProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pacmancharacterrom.v
    Info (12023): Found entity 1: PacManCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PacManCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/galagaprogramrom.v
    Info (12023): Found entity 1: GalagaProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/galagacharacterrom.v
    Info (12023): Found entity 1: GalagaCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 0 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/games.sv
    Info (12022): Found design unit 1: Games (SystemVerilog) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Games.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/defender2programrom.v
    Info (12023): Found entity 1: Defender2ProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2ProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/defender2characterrom.v
    Info (12023): Found entity 1: Defender2CharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2CharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/golfprogramrom.v
    Info (12023): Found entity 1: GolfProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/golfcharacterrom.v
    Info (12023): Found entity 1: GolfCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/tennisprogramrom.v
    Info (12023): Found entity 1: TennisProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/tennischaracterrom.v
    Info (12023): Found entity 1: TennisCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pinballprogramrom.v
    Info (12023): Found entity 1: PinballProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/pinballcharacterrom.v
    Info (12023): Found entity 1: PinballCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/othelloprogramrom.v
    Info (12023): Found entity 1: OthelloProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/OthelloProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/othellocharacterrom.v
    Info (12023): Found entity 1: OthelloCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/OthelloCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/icehockeyprogramrom.v
    Info (12023): Found entity 1: IceHockeyProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/IceHockeyProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/icehockeycharacterrom.v
    Info (12023): Found entity 1: IceHockeyCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/IceHockeyCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/mspacmanprogramrom.v
    Info (12023): Found entity 1: MsPacManProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManProgramRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/mspacmancharacterrom.v
    Info (12023): Found entity 1: MsPacManCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/emscharacterrom.v
    Info (12023): Found entity 1: emsCharacterRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsCharacterRom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/memory/emsprogramrom.v
    Info (12023): Found entity 1: emsProgramRom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsProgramRom.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/controller/usbtouart.v
Warning (10275): Verilog HDL Module Instantiation warning at fpganes.v(237): ignored dangling comma in List of Port Connections File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 237
Warning (10229): Verilog HDL Expression warning at fpganes.v(421): truncated literal to match 7 bits File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 421
Info (12021): Found 1 design units, including 1 entities, in source file fpganes.v
    Info (12023): Found entity 1: fpganes File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/fourbitcounter.v
    Info (12023): Found entity 1: fourbitcounter File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/fourbitcounter.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/steve/git_repos/school/cen3907/nes_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v
    Info (12023): Found entity 1: gamecountercontroller File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(105): created implicit net for "VGA_R" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(106): created implicit net for "VGA_G" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(107): created implicit net for "VGA_B" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 107
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(108): created implicit net for "VGA_SYNC_N" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 108
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(109): created implicit net for "VGA_CLK" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 109
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(111): created implicit net for "HDMI_en" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 111
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(118): created implicit net for "clk_mem" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(176): created implicit net for "cpu_ram_read" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 176
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(176): created implicit net for "ppu_oam_write" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 176
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(298): created implicit net for "VGA_HS" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 298
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(298): created implicit net for "VGA_VS" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 298
Warning (10236): Verilog HDL Implicit Net warning at fpganes.v(298): created implicit net for "VGA_BLANK_N" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 298
Critical Warning (10846): Verilog HDL Instantiation warning at fpganes.v(246): instance has no name File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 246
Info (12127): Elaborating entity "fpganes" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(105): object "VGA_R" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(106): object "VGA_G" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(107): object "VGA_B" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(108): object "VGA_SYNC_N" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(109): object "VGA_CLK" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(111): object "HDMI_en" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(121): object "gamecounter_inputwire" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(329): object "pc_peek_r" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 329
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(434): object "port_wr" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 434
Warning (10858): Verilog HDL warning at fpganes.v(485): object cpuram_rd_addr used but never assigned File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 485
Warning (10036): Verilog HDL or VHDL warning at fpganes.v(488): object "cpuram_wr" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 488
Warning (10230): Verilog HDL assignment warning at fpganes.v(105): truncated value with size 8 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 105
Warning (10230): Verilog HDL assignment warning at fpganes.v(106): truncated value with size 8 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 106
Warning (10230): Verilog HDL assignment warning at fpganes.v(107): truncated value with size 8 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 107
Warning (10230): Verilog HDL assignment warning at fpganes.v(420): truncated value with size 32 to match size of target (7) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 420
Warning (10230): Verilog HDL assignment warning at fpganes.v(479): truncated value with size 32 to match size of target (14) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 479
Warning (10030): Net "cpuram_rd_addr" at fpganes.v(485) has no driver or initial value, using a default initial value '0' File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 485
Info (12128): Elaborating entity "NESClock" for hierarchy "NESClock:system_clocks" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 143
Info (12128): Elaborating entity "NESClock_0002" for hierarchy "NESClock:system_clocks|NESClock_0002:nesclock_inst" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "NESClock:system_clocks|NESClock_0002:nesclock_inst|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock/NESClock_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "NESClock:system_clocks|NESClock_0002:nesclock_inst|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock/NESClock_0002.v Line: 88
Info (12133): Instantiated megafunction "NESClock:system_clocks|NESClock_0002:nesclock_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/NESClock/NESClock_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "5.369458 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.789819 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "VGAClock" for hierarchy "VGAClock:clock0" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 150
Info (12128): Elaborating entity "VGAClock_0002" for hierarchy "VGAClock:clock0|VGAClock_0002:vgaclock_inst" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGAClock:clock0|VGAClock_0002:vgaclock_inst|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock/VGAClock_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGAClock:clock0|VGAClock_0002:vgaclock_inst|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock/VGAClock_0002.v Line: 85
Info (12133): Instantiated megafunction "VGAClock:clock0|VGAClock_0002:vgaclock_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Clocks/VGAClock/VGAClock_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpu" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 172
Info (12128): Elaborating entity "Mem" for hierarchy "CPU:cpu|Mem:mem" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv Line: 74
Info (12128): Elaborating entity "ALU_Input" for hierarchy "CPU:cpu|ALU_Input:aluInputSelector" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv Line: 89
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:cpu|ALU:alu" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv Line: 100
Info (12128): Elaborating entity "Registers" for hierarchy "CPU:cpu|Registers:registers" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv Line: 120
Warning (10036): Verilog HDL or VHDL warning at Registers.sv(96): object "ignore" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/Registers.sv Line: 96
Info (12128): Elaborating entity "decoder" for hierarchy "CPU:cpu|decoder:decoder" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv Line: 142
Info (12128): Elaborating entity "processor_control" for hierarchy "CPU:cpu|processor_control:control" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/CPU.sv Line: 156
Warning (10036): Verilog HDL or VHDL warning at control.sv(37): object "nop_cycle" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/control.sv Line: 37
Warning (10762): Verilog HDL Case Statement warning at cpu_switchcase.sv(1): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/cpu_switchcase.sv Line: 1
Warning (10270): Verilog HDL Case Statement warning at cpu_switchcase.sv(1): incomplete case statement has no default case item File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/CPU/cpu_switchcase.sv Line: 1
Info (12128): Elaborating entity "OAM_dma" for hierarchy "OAM_dma:dma" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 184
Warning (10230): Verilog HDL assignment warning at OAM_dma.sv(82): truncated value with size 32 to match size of target (8) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/DMA/OAM_dma.sv Line: 82
Info (12128): Elaborating entity "HardwareDecoder" for hierarchy "HardwareDecoder:decoder" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 196
Info (12128): Elaborating entity "APU" for hierarchy "APU:apu" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 206
Warning (10036): Verilog HDL or VHDL warning at APU.sv(69): object "DMC_REG_1_D" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/APU/APU.sv Line: 69
Warning (10036): Verilog HDL or VHDL warning at APU.sv(70): object "DMC_REG_2_D" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/APU/APU.sv Line: 70
Warning (10036): Verilog HDL or VHDL warning at APU.sv(71): object "DMC_REG_3_D" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/APU/APU.sv Line: 71
Info (12128): Elaborating entity "TopModule" for hierarchy "TopModule:hdmi" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 237
Info (12128): Elaborating entity "pll_25" for hierarchy "TopModule:hdmi|pll_25:pll_25" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v Line: 77
Info (12128): Elaborating entity "pll_25_0002" for hierarchy "TopModule:hdmi|pll_25:pll_25|pll_25_0002:pll_25_inst" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "TopModule:hdmi|pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "TopModule:hdmi|pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v Line: 85
Info (12133): Instantiated megafunction "TopModule:hdmi|pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/pll/pll_25/pll_25_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vgaHdmi" for hierarchy "TopModule:hdmi|vgaHdmi:vgaHdmi" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v Line: 94
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/TopModule.v Line: 109
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_HDMI_Config.v Line: 81
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "TopModule:hdmi|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/i2c/I2C_Controller.v Line: 86
Info (12128): Elaborating entity "gamecountercontroller" for hierarchy "gamecountercontroller:comb_54" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 246
Warning (10230): Verilog HDL assignment warning at gamecountercontroller.v(33): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v Line: 33
Warning (10230): Verilog HDL assignment warning at gamecountercontroller.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v Line: 39
Warning (10230): Verilog HDL assignment warning at gamecountercontroller.v(41): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v Line: 41
Warning (10230): Verilog HDL assignment warning at gamecountercontroller.v(45): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v Line: 45
Info (12128): Elaborating entity "fourbitcounter" for hierarchy "gamecountercontroller:comb_54|fourbitcounter:counter" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/gamecountercontroller.v Line: 24
Warning (10230): Verilog HDL assignment warning at fourbitcounter.v(28): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/fourbitcounter.v Line: 28
Info (12128): Elaborating entity "GameSelect" for hierarchy "GameSelect:sel" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 255
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(14): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 14
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(50): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 50
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 53
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(56): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 56
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(59): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 59
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(62): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 62
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(65): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 65
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(68): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 68
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(71): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 71
Warning (10230): Verilog HDL assignment warning at GameSelect.sv(74): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GameSelect.sv Line: 74
Info (12128): Elaborating entity "MemoryWrapper" for hierarchy "MemoryWrapper:mem" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 268
Warning (10230): Verilog HDL assignment warning at MemoryWrapper.sv(34): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 34
Warning (10230): Verilog HDL assignment warning at MemoryWrapper.sv(35): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 35
Warning (10230): Verilog HDL assignment warning at MemoryWrapper.sv(36): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 36
Info (12128): Elaborating entity "MarioProgramRom" for hierarchy "MemoryWrapper:mem|MarioProgramRom:mario_rom" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioProgramRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioProgramRom.v Line: 85
Info (12133): Instantiated megafunction "MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MarioProgramRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/SuperMarioBros/prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vvj1.tdf
    Info (12023): Found entity 1: altsyncram_vvj1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_vvj1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_vvj1" for hierarchy "MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated|decode_8la:rden_decode" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_vvj1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/mux_ofb.tdf Line: 23
Info (12128): Elaborating entity "mux_ofb" for hierarchy "MemoryWrapper:mem|MarioProgramRom:mario_rom|altsyncram:altsyncram_component|altsyncram_vvj1:auto_generated|mux_ofb:mux2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_vvj1.tdf Line: 42
Info (12128): Elaborating entity "DonkeyKongProgramRom" for hierarchy "MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongProgramRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongProgramRom.v Line: 85
Info (12133): Instantiated megafunction "MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/DonkeyKongProgramRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/DonkeyKong/prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mhj1.tdf
    Info (12023): Found entity 1: altsyncram_mhj1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_mhj1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_mhj1" for hierarchy "MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component|altsyncram_mhj1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component|altsyncram_mhj1:auto_generated|decode_5la:rden_decode" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_mhj1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/mux_lfb.tdf Line: 23
Info (12128): Elaborating entity "mux_lfb" for hierarchy "MemoryWrapper:mem|DonkeyKongProgramRom:dk_rom|altsyncram:altsyncram_component|altsyncram_mhj1:auto_generated|mux_lfb:mux2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_mhj1.tdf Line: 42
Info (12128): Elaborating entity "MsPacManProgramRom" for hierarchy "MemoryWrapper:mem|MsPacManProgramRom:pm_rom" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManProgramRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManProgramRom.v Line: 85
Info (12133): Instantiated megafunction "MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MsPacManProgramRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/MsPacMan/prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iaj1.tdf
    Info (12023): Found entity 1: altsyncram_iaj1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_iaj1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_iaj1" for hierarchy "MemoryWrapper:mem|MsPacManProgramRom:pm_rom|altsyncram:altsyncram_component|altsyncram_iaj1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "GalagaProgramRom" for hierarchy "MemoryWrapper:mem|GalagaProgramRom:galaga_rom" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaProgramRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaProgramRom.v Line: 85
Info (12133): Instantiated megafunction "MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GalagaProgramRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/Galaga/prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v2j1.tdf
    Info (12023): Found entity 1: altsyncram_v2j1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_v2j1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_v2j1" for hierarchy "MemoryWrapper:mem|GalagaProgramRom:galaga_rom|altsyncram:altsyncram_component|altsyncram_v2j1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Defender2ProgramRom" for hierarchy "MemoryWrapper:mem|Defender2ProgramRom:d2_rom" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 79
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2ProgramRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2ProgramRom.v Line: 85
Info (12133): Instantiated megafunction "MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/Defender2ProgramRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/Defender2/prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cbj1.tdf
    Info (12023): Found entity 1: altsyncram_cbj1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_cbj1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_cbj1" for hierarchy "MemoryWrapper:mem|Defender2ProgramRom:d2_rom|altsyncram:altsyncram_component|altsyncram_cbj1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "TennisProgramRom" for hierarchy "MemoryWrapper:mem|TennisProgramRom:tennis_rom" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisProgramRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisProgramRom.v Line: 85
Info (12133): Instantiated megafunction "MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/TennisProgramRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/Tennis/prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e4j1.tdf
    Info (12023): Found entity 1: altsyncram_e4j1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_e4j1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_e4j1" for hierarchy "MemoryWrapper:mem|TennisProgramRom:tennis_rom|altsyncram:altsyncram_component|altsyncram_e4j1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "GolfProgramRom" for hierarchy "MemoryWrapper:mem|GolfProgramRom:golf_rom" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfProgramRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfProgramRom.v Line: 85
Info (12133): Instantiated megafunction "MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/GolfProgramRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/Golf/prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ti1.tdf
    Info (12023): Found entity 1: altsyncram_5ti1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_5ti1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5ti1" for hierarchy "MemoryWrapper:mem|GolfProgramRom:golf_rom|altsyncram:altsyncram_component|altsyncram_5ti1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PinballProgramRom" for hierarchy "MemoryWrapper:mem|PinballProgramRom:pb_rom" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballProgramRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballProgramRom.v Line: 85
Info (12133): Instantiated megafunction "MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PinballProgramRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/Pinball/prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v6j1.tdf
    Info (12023): Found entity 1: altsyncram_v6j1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_v6j1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_v6j1" for hierarchy "MemoryWrapper:mem|PinballProgramRom:pb_rom|altsyncram:altsyncram_component|altsyncram_v6j1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ProgramRam" for hierarchy "MemoryWrapper:mem|ProgramRam:ProgramRam_inst" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 106
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRam.v Line: 89
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRam.v Line: 89
Info (12133): Instantiated megafunction "MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/ProgramRam.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_svl1.tdf
    Info (12023): Found entity 1: altsyncram_svl1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_svl1" for hierarchy "MemoryWrapper:mem|ProgramRam:ProgramRam_inst|altsyncram:altsyncram_component|altsyncram_svl1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "emsProgramRom" for hierarchy "MemoryWrapper:mem|emsProgramRom:emsrom" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/MemoryWrapper.sv Line: 114
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsProgramRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsProgramRom.v Line: 85
Info (12133): Instantiated megafunction "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsProgramRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../sw/mem_init/SuperMarioBros/prog_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=emsp"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_95m1.tdf
    Info (12023): Found entity 1: altsyncram_95m1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_95m1" for hierarchy "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rmn2.tdf
    Info (12023): Found entity 1: altsyncram_rmn2 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_rmn2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_rmn2" for hierarchy "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|altsyncram_rmn2:altsyncram1|decode_11a:rden_decode_b" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_rmn2.tdf Line: 52
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf Line: 37
Info (12133): Instantiated megafunction "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_95m1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1701671792"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MemoryWrapper:mem|emsProgramRom:emsrom|altsyncram:altsyncram_component|altsyncram_95m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "PPU" for hierarchy "PPU:ppu" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 284
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(79): object "ppu_ms_sel" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 79
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(83): object "use_grayscale" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 83
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(88): object "red_bg_color" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 88
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(89): object "green_bg_color" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 89
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(90): object "blue_bg_color" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 90
Warning (10230): Verilog HDL assignment warning at PPU.sv(373): truncated value with size 32 to match size of target (8) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 373
Warning (10230): Verilog HDL assignment warning at PPU.sv(549): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 549
Warning (10230): Verilog HDL assignment warning at PPU.sv(554): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 554
Info (12128): Elaborating entity "PPU_background" for hierarchy "PPU:ppu|PPU_background:bg" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 198
Warning (10036): Verilog HDL or VHDL warning at PPU_background.sv(103): object "update_shift_reg" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 103
Warning (10036): Verilog HDL or VHDL warning at PPU_background.sv(105): object "new_frame_start" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 105
Warning (10036): Verilog HDL or VHDL warning at PPU_background.sv(106): object "new_scanline_start" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 106
Warning (10230): Verilog HDL assignment warning at PPU_background.sv(275): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 275
Warning (10230): Verilog HDL assignment warning at PPU_background.sv(277): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 277
Warning (10230): Verilog HDL assignment warning at PPU_background.sv(350): truncated value with size 32 to match size of target (8) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 350
Warning (10230): Verilog HDL assignment warning at PPU_background.sv(386): truncated value with size 32 to match size of target (3) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 386
Warning (10230): Verilog HDL assignment warning at PPU_background.sv(398): truncated value with size 32 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 398
Warning (10230): Verilog HDL assignment warning at PPU_background.sv(421): truncated value with size 32 to match size of target (15) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 421
Warning (10230): Verilog HDL assignment warning at PPU_background.sv(423): truncated value with size 32 to match size of target (15) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 423
Info (12128): Elaborating entity "PPU_sprite" for hierarchy "PPU:ppu|PPU_sprite:spr" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 227
Warning (10036): Verilog HDL or VHDL warning at PPU_sprite.sv(69): object "oam_en" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 69
Warning (10036): Verilog HDL or VHDL warning at PPU_sprite.sv(70): object "oam_rw" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 70
Warning (10036): Verilog HDL or VHDL warning at PPU_sprite.sv(74): object "oam_data_in" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 74
Warning (10858): Verilog HDL warning at PPU_sprite.sv(74): object oam_data_in_d used but never assigned File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 74
Warning (10036): Verilog HDL or VHDL warning at PPU_sprite.sv(75): object "secondary_oam_data_in" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 75
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(174): truncated value with size 8 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 174
Warning (10240): Verilog HDL Always Construct warning at PPU_sprite.sv(165): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 165
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(313): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 313
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(314): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 314
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(315): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 315
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(316): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 316
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(317): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 317
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(318): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 318
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(319): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 319
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(320): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 320
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(418): truncated value with size 32 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 418
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(431): truncated value with size 6 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 431
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(446): truncated value with size 32 to match size of target (2) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 446
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(453): truncated value with size 32 to match size of target (7) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 453
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(465): truncated value with size 32 to match size of target (2) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 465
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(475): truncated value with size 32 to match size of target (2) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 475
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(486): truncated value with size 32 to match size of target (7) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 486
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(487): truncated value with size 32 to match size of target (6) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 487
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(495): truncated value with size 6 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 495
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(500): truncated value with size 6 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 500
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(505): truncated value with size 6 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 505
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(510): truncated value with size 6 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 510
Warning (10230): Verilog HDL assignment warning at PPU_sprite.sv(565): truncated value with size 32 to match size of target (6) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 565
Info (12128): Elaborating entity "PPU_oam" for hierarchy "PPU:ppu|PPU_sprite:spr|PPU_oam:OAM" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 160
Warning (10240): Verilog HDL Always Construct warning at PPU_oam.sv(22): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 22
Info (12128): Elaborating entity "PPU_palette_mem" for hierarchy "PPU:ppu|PPU_palette_mem:pal_mem" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU.sv Line: 242
Warning (10270): Verilog HDL Case Statement warning at PPU_palette_mem.sv(60): incomplete case statement has no default case item File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 60
Info (12128): Elaborating entity "PPUMemoryWrapper" for hierarchy "PPUMemoryWrapper:ppumem" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 293
Warning (10036): Verilog HDL or VHDL warning at PPUMemoryWrapper.sv(12): object "ram_addr" assigned a value but never read File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 12
Warning (10858): Verilog HDL warning at PPUMemoryWrapper.sv(13): object ram_q used but never assigned File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 13
Warning (10858): Verilog HDL warning at PPUMemoryWrapper.sv(13): object ems_rom_q used but never assigned File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 13
Warning (10030): Net "ram_q" at PPUMemoryWrapper.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 13
Warning (10030): Net "ems_rom_q" at PPUMemoryWrapper.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 13
Info (12128): Elaborating entity "emsCharacterRom" for hierarchy "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsCharacterRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsCharacterRom.v Line: 85
Info (12133): Instantiated megafunction "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/emsCharacterRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../sw/mem_init/SuperMarioBros/char_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=emsc"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2m1.tdf
    Info (12023): Found entity 1: altsyncram_a2m1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a2m1" for hierarchy "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hin2.tdf
    Info (12023): Found entity 1: altsyncram_hin2 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_hin2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hin2" for hierarchy "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|altsyncram_hin2:altsyncram1" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf Line: 37
Info (12133): Instantiated megafunction "PPUMemoryWrapper:ppumem|emsCharacterRom:emschar|altsyncram:altsyncram_component|altsyncram_a2m1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_a2m1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1701671779"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:vga" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 304
Warning (10230): Verilog HDL assignment warning at VGA.sv(37): truncated value with size 32 to match size of target (27) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv Line: 37
Info (12128): Elaborating entity "DisplayPlane" for hierarchy "VGA:vga|DisplayPlane:dp" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv Line: 55
Warning (10230): Verilog HDL assignment warning at DisplayPlane.sv(21): truncated value with size 32 to match size of target (16) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/DisplayPlane.sv Line: 21
Info (12128): Elaborating entity "RAM_wrapper" for hierarchy "VGA:vga|RAM_wrapper:ram" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv Line: 68
Warning (10230): Verilog HDL assignment warning at RAM_wrapper.sv(17): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv Line: 17
Warning (10230): Verilog HDL assignment warning at RAM_wrapper.sv(18): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv Line: 18
Warning (10230): Verilog HDL assignment warning at RAM_wrapper.sv(19): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv Line: 19
Warning (10230): Verilog HDL assignment warning at RAM_wrapper.sv(20): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv Line: 20
Warning (10240): Verilog HDL Always Construct warning at RAM_wrapper.sv(45): inferring latch(es) for variable "vga_ram", which holds its previous value in one or more paths through the always construct File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv Line: 45
Info (10041): Inferred latch for "vga_ram" at RAM_wrapper.sv(52) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv Line: 52
Info (12128): Elaborating entity "VGARam" for hierarchy "VGA:vga|RAM_wrapper:ram|VGARam:ram_0" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RAM_wrapper.sv Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/VGARam.v Line: 94
Info (12130): Elaborated megafunction instantiation "VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/VGARam.v Line: 94
Info (12133): Instantiated megafunction "VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/VGARam.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/nes_load_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "61440"
    Info (12134): Parameter "numwords_b" = "61440"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_b" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kq12.tdf
    Info (12023): Found entity 1: altsyncram_kq12 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_kq12.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_kq12" for hierarchy "VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated|decode_dla:decode2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_kq12.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rfb.tdf
    Info (12023): Found entity 1: mux_rfb File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/mux_rfb.tdf Line: 23
Info (12128): Elaborating entity "mux_rfb" for hierarchy "VGA:vga|RAM_wrapper:ram|VGARam:ram_0|altsyncram:altsyncram_component|altsyncram_kq12:auto_generated|mux_rfb:mux3" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_kq12.tdf Line: 48
Info (12128): Elaborating entity "LoadScreenRom" for hierarchy "VGA:vga|LoadScreenRom:LoadScreenRom_inst" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/LoadScreenRom.v Line: 85
Info (12130): Elaborated megafunction instantiation "VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/LoadScreenRom.v Line: 85
Info (12133): Instantiated megafunction "VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/LoadScreenRom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sw/mem_init/nes_load_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "61440"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_64j1.tdf
    Info (12023): Found entity 1: altsyncram_64j1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_64j1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_64j1" for hierarchy "VGA:vga|LoadScreenRom:LoadScreenRom_inst|altsyncram:altsyncram_component|altsyncram_64j1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RamReader" for hierarchy "VGA:vga|RamReader:rdr" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv Line: 86
Warning (10230): Verilog HDL assignment warning at RamReader.sv(31): truncated value with size 32 to match size of target (6) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv Line: 31
Warning (10230): Verilog HDL assignment warning at RamReader.sv(37): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv Line: 37
Warning (10230): Verilog HDL assignment warning at RamReader.sv(46): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv Line: 46
Warning (10230): Verilog HDL assignment warning at RamReader.sv(47): truncated value with size 32 to match size of target (9) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv Line: 47
Warning (10230): Verilog HDL assignment warning at RamReader.sv(60): truncated value with size 32 to match size of target (16) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv Line: 60
Warning (10230): Verilog HDL assignment warning at RamReader.sv(61): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/RamReader.sv Line: 61
Info (12128): Elaborating entity "vga_time_gen" for hierarchy "VGA:vga|vga_time_gen:tg" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/VGA.sv Line: 94
Warning (10230): Verilog HDL assignment warning at TimeGen.sv(16): truncated value with size 32 to match size of target (10) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/TimeGen.sv Line: 16
Warning (10230): Verilog HDL assignment warning at TimeGen.sv(17): truncated value with size 32 to match size of target (10) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/VGA/TimeGen.sv Line: 17
Info (12128): Elaborating entity "ControllersWrapper" for hierarchy "ControllersWrapper:ctrls" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 321
Warning (10034): Output port "cpuram_rd_addr" at ControllersWrapper.sv(17) has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv Line: 17
Warning (10034): Output port "cpuram_rd" at ControllersWrapper.sv(18) has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv Line: 18
Warning (10034): Output port "writing" at ControllersWrapper.sv(20) has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv Line: 20
Info (12128): Elaborating entity "Controller" for hierarchy "ControllersWrapper:ctrls|Controller:ctrl1" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/ControllersWrapper.sv Line: 42
Info (12128): Elaborating entity "spart" for hierarchy "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/Controller.sv Line: 36
Info (12128): Elaborating entity "SPART_rx" for hierarchy "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv Line: 27
Warning (10230): Verilog HDL assignment warning at SPART_rx.sv(82): truncated value with size 32 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 82
Warning (10230): Verilog HDL assignment warning at SPART_rx.sv(96): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 96
Info (10041): Inferred latch for "rx_buffer[0]" at SPART_rx.sv(115) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 115
Info (10041): Inferred latch for "rx_buffer[1]" at SPART_rx.sv(115) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 115
Info (10041): Inferred latch for "rx_buffer[2]" at SPART_rx.sv(115) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 115
Info (10041): Inferred latch for "rx_buffer[3]" at SPART_rx.sv(115) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 115
Info (10041): Inferred latch for "rx_buffer[4]" at SPART_rx.sv(115) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 115
Info (10041): Inferred latch for "rx_buffer[5]" at SPART_rx.sv(115) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 115
Info (10041): Inferred latch for "rx_buffer[6]" at SPART_rx.sv(115) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 115
Info (10041): Inferred latch for "rx_buffer[7]" at SPART_rx.sv(115) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 115
Info (12128): Elaborating entity "SPART_tx" for hierarchy "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv Line: 37
Warning (10230): Verilog HDL assignment warning at SPART_tx.sv(51): truncated value with size 32 to match size of target (5) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv Line: 51
Warning (10230): Verilog HDL assignment warning at SPART_tx.sv(59): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv Line: 59
Warning (10230): Verilog HDL assignment warning at SPART_tx.sv(66): truncated value with size 32 to match size of target (4) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_tx.sv Line: 66
Info (12128): Elaborating entity "baud_rate_gen" for hierarchy "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|baud_rate_gen:baud" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv Line: 42
Warning (10230): Verilog HDL assignment warning at baud_rate_gen.sv(16): truncated value with size 32 to match size of target (16) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/baud_rate_gen.sv Line: 16
Info (12128): Elaborating entity "bus_intf" for hierarchy "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|bus_intf:bus" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/spart.sv Line: 52
Info (12128): Elaborating entity "driver" for hierarchy "ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/Controller.sv Line: 57
Warning (10230): Verilog HDL assignment warning at driver.sv(61): truncated value with size 32 to match size of target (14) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 61
Warning (10230): Verilog HDL assignment warning at driver.sv(66): truncated value with size 32 to match size of target (3) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 66
Warning (10230): Verilog HDL assignment warning at driver.sv(70): truncated value with size 32 to match size of target (14) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 70
Warning (10230): Verilog HDL assignment warning at driver.sv(96): truncated value with size 32 to match size of target (1) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 96
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.09.19.20:49:59 Progress: Loading sld8a74ac65/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/ip/sld8a74ac65/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "TopModule:hdmi|pll_25:pll_25|pll_25_0002:pll_25_inst|altera_pll:altera_pll_i|outclk_wire[0]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "PPU:ppu|PPU_palette_mem:pal_mem|palette_mem" is uninferred due to asynchronous read logic File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 18
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "data[7]" into a selector File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf Line: 33
    Warning (13048): Converted tri-state node "data[6]" into a selector File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf Line: 33
    Warning (13048): Converted tri-state node "data[5]" into a selector File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf Line: 33
    Warning (13048): Converted tri-state node "data[4]" into a selector File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf Line: 33
    Warning (13048): Converted tri-state node "data[3]" into a selector File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf Line: 33
    Warning (13048): Converted tri-state node "data[2]" into a selector File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf Line: 33
    Warning (13048): Converted tri-state node "data[1]" into a selector File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf Line: 33
    Warning (13048): Converted tri-state node "data[0]" into a selector File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/db/altsyncram_svl1.tdf Line: 33
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_data[5]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_data[4]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_data[3]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_data[2]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_data[1]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_data[0]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_data[6]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_rx:rx|rx_data[7]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_data[5]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_data[4]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_data[3]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_data[2]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_data[1]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_data[0]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_data[6]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_rx:rx|rx_data[7]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/SPART_rx.sv Line: 8
    Warning (13049): Converted tri-state buffer "PPUMemoryWrapper:ppumem|q[7]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 9
    Warning (13049): Converted tri-state buffer "PPUMemoryWrapper:ppumem|q[6]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 9
    Warning (13049): Converted tri-state buffer "PPUMemoryWrapper:ppumem|q[5]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 9
    Warning (13049): Converted tri-state buffer "PPUMemoryWrapper:ppumem|q[4]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 9
    Warning (13049): Converted tri-state buffer "PPUMemoryWrapper:ppumem|q[3]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 9
    Warning (13049): Converted tri-state buffer "PPUMemoryWrapper:ppumem|q[2]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 9
    Warning (13049): Converted tri-state buffer "PPUMemoryWrapper:ppumem|q[1]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 9
    Warning (13049): Converted tri-state buffer "PPUMemoryWrapper:ppumem|q[0]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Memory/PPUMemoryWrapper.sv Line: 9
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_palette_mem:pal_mem|color_out[7]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 8
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_palette_mem:pal_mem|color_out[6]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 8
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_palette_mem:pal_mem|color_out[5]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 8
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_palette_mem:pal_mem|color_out[4]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 8
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_palette_mem:pal_mem|color_out[3]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 8
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_palette_mem:pal_mem|color_out[2]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 8
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_palette_mem:pal_mem|color_out[1]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 8
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_palette_mem:pal_mem|color_out[0]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_palette_mem.sv Line: 8
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[13]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[12]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[11]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[10]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[9]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[8]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[7]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[6]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[5]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[4]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[3]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[2]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[1]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|vram_addr_out[0]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_sprite.sv Line: 30
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[7]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 29
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[6]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 29
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[5]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 29
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[4]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 29
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[3]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 29
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[2]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 29
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[1]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 29
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_sprite:spr|PPU_oam:OAM|data_out[0]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_oam.sv Line: 29
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[13]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[12]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[11]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[10]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[9]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[8]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[7]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[6]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[5]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[4]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[3]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[2]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[1]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
    Warning (13049): Converted tri-state buffer "PPU:ppu|PPU_background:bg|vram_addr_out[0]" feeding internal logic into a wire File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/PPU/PPU_background.sv Line: 55
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[33]" and its non-tri-state driver. File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|databus[0]" to the node "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[1]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|databus[0]" to the node "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[1]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|databus[1]" to the node "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[2]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|databus[1]" to the node "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[2]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|databus[2]" to the node "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[3]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|databus[2]" to the node "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[3]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|databus[3]" to the node "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[4]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|databus[3]" to the node "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[4]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|databus[4]" to the node "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[5]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|databus[4]" to the node "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[5]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|databus[5]" to the node "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[6]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|databus[5]" to the node "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[6]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|databus[6]" to the node "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[7]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|databus[6]" to the node "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[7]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl1|driver:driver0|databus[7]" to the node "ControllersWrapper:ctrls|Controller:ctrl1|spart:spart0|SPART_tx:tx|tx_buffer[8]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "ControllersWrapper:ctrls|Controller:ctrl2|driver:driver0|databus[7]" to the node "ControllersWrapper:ctrls|Controller:ctrl2|spart:spart0|SPART_tx:tx|tx_buffer[8]" into an OR gate File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/hw/Controller/driver.sv Line: 11
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[3]~synth" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
    Warning (13010): Node "GPIO[33]~synth" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 52
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 10
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 10
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 10
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 10
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 10
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 10
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 10
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 11
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 11
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 11
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 11
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 11
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 11
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 11
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 12
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 12
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 12
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 12
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 12
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 12
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 12
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 13
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 13
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 13
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 13
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 13
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 13
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 13
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 14
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 14
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 14
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 14
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 14
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 14
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 14
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 15
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 15
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 15
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 15
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 15
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 15
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 15
    Warning (13410): Pin "HDMI_TX_RGB[0]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 37
    Warning (13410): Pin "HDMI_TX_RGB[1]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 37
    Warning (13410): Pin "HDMI_TX_RGB[8]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 37
    Warning (13410): Pin "HDMI_TX_RGB[9]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 37
    Warning (13410): Pin "HDMI_TX_RGB[16]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 37
    Warning (13410): Pin "HDMI_TX_RGB[17]" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 37
    Warning (13410): Pin "HDMI_TX_VS" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 38
    Warning (13410): Pin "HDMI_TX_HS" is stuck at VCC File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 39
    Warning (13410): Pin "HDMI_TX_DE" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 40
    Warning (13410): Pin "HDMI_TX_CLK" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 41
    Warning (13410): Pin "HDMI_I2C_SCL" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 47
    Warning (13410): Pin "READY" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 48
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 154 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 4
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 5
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 18
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 24
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.v Line: 45
Info (21057): Implemented 7146 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 37 bidirectional pins
    Info (21061): Implemented 6633 logic cells
    Info (21064): Implemented 368 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 373 warnings
    Info: Peak virtual memory: 5085 megabytes
    Info: Processing ended: Thu Sep 19 20:50:32 2024
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpganes_release/src/project/fpganes.map.smsg.


