# EESchema Netlist Version 1.1 created  Sun 15 Apr 2012 04:47:18 PM CEST
(
 ( /4F7F07D3 $noname  R20 10k {Lib=R}
  (    1 VCC )
  (    2 /BLANK )
 )
 ( /4F7F070E $noname  C16 100n {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /4F7F050A $noname  R21 2.2k {Lib=R}
  (    1 N-000029 )
  (    2 GND )
 )
 ( /4F7F0457 $noname  U2 TLC5940PWP {Lib=TLC5940PWP}
  (    1 GND )
  (    2 /BLANK )
  (    3 /XLAT )
  (    4 /SCLK )
  (    5 /SIN )
  (    6 /VPRG )
  (    7 /OUT0 )
  (    8 /OUT1 )
  (    9 /OUT2 )
  (   10 /OUT3 )
  (   11 /OUT4 )
  (   12 /OUT5 )
  (   13 /OUT6 )
  (   14 /OUT7 )
  (   15 /OUT8 )
  (   16 /OUT9 )
  (   17 /OUT10 )
  (   18 /OUT11 )
  (   19 /OUT12 )
  (   20 /OUT13 )
  (   21 /OUT14 )
  (   22 /OUT15 )
  (   23 /XERR )
  (   24 /SOUT )
  (   25 /GSCLK )
  (   26 /DCPRG )
  (   27 N-000029 )
  (   28 VCC )
 )
 ( /4F8ADD1A $noname  P1 DIL28 {Lib=DIL28}
  (    1 GND )
  (    2 /BLANK )
  (    3 /XLAT )
  (    4 /SCLK )
  (    5 /SIN )
  (    6 /VPRG )
  (    7 /OUT0 )
  (    8 /OUT1 )
  (    9 /OUT2 )
  (   10 /OUT3 )
  (   11 /OUT4 )
  (   12 /OUT5 )
  (   13 /OUT6 )
  (   14 /OUT7 )
  (   15 /OUT8 )
  (   16 /OUT9 )
  (   17 /OUT10 )
  (   18 /OUT11 )
  (   19 /OUT12 )
  (   20 /OUT13 )
  (   21 /OUT14 )
  (   22 /OUT15 )
  (   23 /XERR )
  (   24 /SOUT )
  (   25 /GSCLK )
  (   26 /DCPRG )
  (   27 ? )
  (   28 VCC )
 )
)
*
{ Allowed footprints by component:
$component R20
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C16
 SM*
 C?
 C1-1
$endlist
$component R21
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component U2
 TSSOP-28-PWP
$endlist
$component P1
 DIP-28__300
 DIP-28__300_ELL
 DIP-28__600
 DIP-28__600_ELL
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 1 "/OUT11" "OUT11"
 U2 18
 P1 18
Net 2 "/OUT10" "OUT10"
 P1 17
 U2 17
Net 3 "/OUT9" "OUT9"
 P1 16
 U2 16
Net 4 "/OUT8" "OUT8"
 P1 15
 U2 15
Net 5 "VCC" "VCC"
 U2 28
 C16 1
 R20 1
 P1 28
Net 6 "/OUT2" "OUT2"
 P1 9
 U2 9
Net 7 "/OUT12" "OUT12"
 U2 19
 P1 19
Net 8 "/VPRG" "VPRG"
 U2 6
 P1 6
Net 9 "/SIN" "SIN"
 U2 5
 P1 5
Net 10 "/SCLK" "SCLK"
 U2 4
 P1 4
Net 11 "/XLAT" "XLAT"
 U2 3
 P1 3
Net 12 "/OUT7" "OUT7"
 P1 14
 U2 14
Net 13 "/OUT6" "OUT6"
 P1 13
 U2 13
Net 14 "/OUT5" "OUT5"
 U2 12
 P1 12
Net 15 "/OUT4" "OUT4"
 P1 11
 U2 11
Net 16 "/OUT3" "OUT3"
 U2 10
 P1 10
Net 17 "/OUT1" "OUT1"
 P1 8
 U2 8
Net 18 "/OUT0" "OUT0"
 U2 7
 P1 7
Net 19 "GND" "GND"
 P1 1
 U2 1
 R21 2
 C16 2
Net 20 "/BLANK" "BLANK"
 P1 2
 U2 2
 R20 2
Net 21 "/DCPRG" "DCPRG"
 P1 26
 U2 26
Net 22 "/GSCLK" "GSCLK"
 P1 25
 U2 25
Net 23 "/SOUT" "SOUT"
 U2 24
 P1 24
Net 24 "/XERR" "XERR"
 U2 23
 P1 23
Net 25 "/OUT15" "OUT15"
 U2 22
 P1 22
Net 26 "/OUT14" "OUT14"
 P1 21
 U2 21
Net 27 "/OUT13" "OUT13"
 P1 20
 U2 20
Net 29 "" ""
 R21 1
 U2 27
}
#End
