// Seed: 2901877006
module module_0 ();
  assign id_1 = 1;
  id_2 :
  assert property (@(posedge 1'b0) 1)
  else id_1 <= id_1;
  assign id_1 = 1;
  id_3(
      .id_0(id_2), .id_1(id_1)
  );
  reg  id_4;
  wire id_6;
  initial begin : LABEL_0
    id_6 = id_6;
    id_1 = id_4;
  end
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1,
    output logic   id_2
);
  always begin : LABEL_0
    if (1)
      @(posedge id_0 or posedge id_0)
      if ((id_0 + 1)) id_2 = 1;
      else id_2 <= 1;
    if (1) id_2 <= id_0 - id_0;
    id_2 = 1 || "";
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always_latch id_2 = id_0 - 1;
  always begin : LABEL_0
    fork
    join
  end
endmodule
