# vsim TopLevel_tb "+sig=result.txt" "+mem_init=mcheck.hex" 
# Start time: 08:29:50 on May 04,2023
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.TopLevel
# Loading work.InstMcheck
# Loading work.multiplier_iterative
# Loading work.divider_32bit
# Loading work.Mux_PC
# Loading work.PCPlus4
# Loading work.program_counter
# Loading work.Instruction_Memory
# Loading work.first_register
# Loading work.Instruction_Fetch
# Loading work.Register_file
# Loading work.immediate_gen
# Loading work.second_register
# Loading work.forward_muxA
# Loading work.forward_muxB
# Loading work.mux_selA
# Loading work.mux_selB
# Loading work.BranchCond
# Loading work.ALU
# Loading work.third_register
# Loading work.LoadStore_Unit
# Loading work.Data_Memory
# Loading work.fourt_register
# Loading work.AddrW_Plus4
# Loading work.MuxResult
# Loading work.controller
# Loading work.Hazard_Unit
# Loading work.Memory_mux
# ** Warning: (vsim-3015) [PCDPC] - Port size (20) does not match connection size (32) for port 'addr'. The port definition is at: Data_Memory.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /TopLevel_tb/TOPLevel/Dmem File: TopLevel.sv Line: 237
add wave sim:/TopLevel_tb/TOPLevel/*
run -all
# ** Note: $finish    : TopLevel_tb.sv(62)
#    Time: 999 ps  Iteration: 1  Instance: /TopLevel_tb
# 1
# Break in Module TopLevel_tb at TopLevel_tb.sv line 62
