--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3673 paths analyzed, 254 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.356ns.
--------------------------------------------------------------------------------

Paths for end point clock/blink (SLICE_X31Y15.A4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/count4_11 (FF)
  Destination:          clock/blink (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/count4_11 to clock/blink
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.DQ      Tcko                  0.408   clock/count4<11>
                                                       clock/count4_11
    SLICE_X26Y35.A1      net (fanout=2)        0.894   clock/count4<11>
    SLICE_X26Y35.COUT    Topcya                0.386   clock/Mcompar_n0028_cy<3>
                                                       clock/Mcompar_n0028_lutdi
                                                       clock/Mcompar_n0028_cy<3>
    SLICE_X26Y36.CIN     net (fanout=1)        0.003   clock/Mcompar_n0028_cy<3>
    SLICE_X26Y36.AMUX    Tcina                 0.212   clock/Mcompar_n0028_cy<4>
                                                       clock/Mcompar_n0028_cy<4>
    SLICE_X31Y15.A4      net (fanout=8)        2.083   clock/Mcompar_n0028_cy<4>
    SLICE_X31Y15.CLK     Tas                   0.322   clock/blink
                                                       clock/blink_rstpot
                                                       clock/blink
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (1.328ns logic, 2.980ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/count4_11 (FF)
  Destination:          clock/blink (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/count4_11 to clock/blink
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.DQ      Tcko                  0.408   clock/count4<11>
                                                       clock/count4_11
    SLICE_X26Y35.A1      net (fanout=2)        0.894   clock/count4<11>
    SLICE_X26Y35.COUT    Topcya                0.379   clock/Mcompar_n0028_cy<3>
                                                       clock/Mcompar_n0028_lut<0>
                                                       clock/Mcompar_n0028_cy<3>
    SLICE_X26Y36.CIN     net (fanout=1)        0.003   clock/Mcompar_n0028_cy<3>
    SLICE_X26Y36.AMUX    Tcina                 0.212   clock/Mcompar_n0028_cy<4>
                                                       clock/Mcompar_n0028_cy<4>
    SLICE_X31Y15.A4      net (fanout=8)        2.083   clock/Mcompar_n0028_cy<4>
    SLICE_X31Y15.CLK     Tas                   0.322   clock/blink
                                                       clock/blink_rstpot
                                                       clock/blink
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (1.321ns logic, 2.980ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/count4_10 (FF)
  Destination:          clock/blink (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/count4_10 to clock/blink
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.CQ      Tcko                  0.408   clock/count4<11>
                                                       clock/count4_10
    SLICE_X26Y35.A2      net (fanout=2)        0.850   clock/count4<10>
    SLICE_X26Y35.COUT    Topcya                0.386   clock/Mcompar_n0028_cy<3>
                                                       clock/Mcompar_n0028_lutdi
                                                       clock/Mcompar_n0028_cy<3>
    SLICE_X26Y36.CIN     net (fanout=1)        0.003   clock/Mcompar_n0028_cy<3>
    SLICE_X26Y36.AMUX    Tcina                 0.212   clock/Mcompar_n0028_cy<4>
                                                       clock/Mcompar_n0028_cy<4>
    SLICE_X31Y15.A4      net (fanout=8)        2.083   clock/Mcompar_n0028_cy<4>
    SLICE_X31Y15.CLK     Tas                   0.322   clock/blink
                                                       clock/blink_rstpot
                                                       clock/blink
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (1.328ns logic, 2.936ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point clock/count1_3 (SLICE_X5Y6.B2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/count1_9 (FF)
  Destination:          clock/count1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.273 - 0.285)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/count1_9 to clock/count1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.AQ        Tcko                  0.391   clock/count1<14>
                                                       clock/count1_9
    SLICE_X8Y9.A2        net (fanout=3)        1.051   clock/count1<9>
    SLICE_X8Y9.COUT      Topcya                0.409   clock/Mcompar_n0004_cy<3>
                                                       clock/Mcompar_n0004_lutdi
                                                       clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.AMUX     Tcina                 0.194   clock/Mcompar_n0004_cy<4>
                                                       clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.B2        net (fanout=14)       1.368   clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.CLK       Tas                   0.322   clock/count1<7>
                                                       clock/count1_3_rstpot
                                                       clock/count1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.316ns logic, 2.422ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/count1_9 (FF)
  Destination:          clock/count1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.273 - 0.285)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/count1_9 to clock/count1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.AQ        Tcko                  0.391   clock/count1<14>
                                                       clock/count1_9
    SLICE_X8Y9.A2        net (fanout=3)        1.051   clock/count1<9>
    SLICE_X8Y9.COUT      Topcya                0.395   clock/Mcompar_n0004_cy<3>
                                                       clock/Mcompar_n0004_lut<0>
                                                       clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.AMUX     Tcina                 0.194   clock/Mcompar_n0004_cy<4>
                                                       clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.B2        net (fanout=14)       1.368   clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.CLK       Tas                   0.322   clock/count1<7>
                                                       clock/count1_3_rstpot
                                                       clock/count1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.302ns logic, 2.422ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/count1_16 (FF)
  Destination:          clock/count1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.273 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/count1_16 to clock/count1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AQ        Tcko                  0.391   clock/count1<23>
                                                       clock/count1_16
    SLICE_X8Y9.B1        net (fanout=4)        1.064   clock/count1<16>
    SLICE_X8Y9.COUT      Topcyb                0.375   clock/Mcompar_n0004_cy<3>
                                                       clock/Mcompar_n0004_lut<1>
                                                       clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.AMUX     Tcina                 0.194   clock/Mcompar_n0004_cy<4>
                                                       clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.B2        net (fanout=14)       1.368   clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.CLK       Tas                   0.322   clock/count1<7>
                                                       clock/count1_3_rstpot
                                                       clock/count1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.282ns logic, 2.435ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point clock/count1_2 (SLICE_X5Y6.B2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/count1_9 (FF)
  Destination:          clock/count1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.273 - 0.285)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/count1_9 to clock/count1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.AQ        Tcko                  0.391   clock/count1<14>
                                                       clock/count1_9
    SLICE_X8Y9.A2        net (fanout=3)        1.051   clock/count1<9>
    SLICE_X8Y9.COUT      Topcya                0.409   clock/Mcompar_n0004_cy<3>
                                                       clock/Mcompar_n0004_lutdi
                                                       clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.AMUX     Tcina                 0.194   clock/Mcompar_n0004_cy<4>
                                                       clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.B2        net (fanout=14)       1.368   clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.CLK       Tas                   0.227   clock/count1<7>
                                                       clock/count1_2_rstpot
                                                       clock/count1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (1.221ns logic, 2.422ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/count1_9 (FF)
  Destination:          clock/count1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.273 - 0.285)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/count1_9 to clock/count1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.AQ        Tcko                  0.391   clock/count1<14>
                                                       clock/count1_9
    SLICE_X8Y9.A2        net (fanout=3)        1.051   clock/count1<9>
    SLICE_X8Y9.COUT      Topcya                0.395   clock/Mcompar_n0004_cy<3>
                                                       clock/Mcompar_n0004_lut<0>
                                                       clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.AMUX     Tcina                 0.194   clock/Mcompar_n0004_cy<4>
                                                       clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.B2        net (fanout=14)       1.368   clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.CLK       Tas                   0.227   clock/count1<7>
                                                       clock/count1_2_rstpot
                                                       clock/count1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.207ns logic, 2.422ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock/count1_16 (FF)
  Destination:          clock/count1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.273 - 0.287)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock/count1_16 to clock/count1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AQ        Tcko                  0.391   clock/count1<23>
                                                       clock/count1_16
    SLICE_X8Y9.B1        net (fanout=4)        1.064   clock/count1<16>
    SLICE_X8Y9.COUT      Topcyb                0.375   clock/Mcompar_n0004_cy<3>
                                                       clock/Mcompar_n0004_lut<1>
                                                       clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   clock/Mcompar_n0004_cy<3>
    SLICE_X8Y10.AMUX     Tcina                 0.194   clock/Mcompar_n0004_cy<4>
                                                       clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.B2        net (fanout=14)       1.368   clock/Mcompar_n0004_cy<4>
    SLICE_X5Y6.CLK       Tas                   0.227   clock/count1<7>
                                                       clock/count1_2_rstpot
                                                       clock/count1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (1.187ns logic, 2.435ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock/blink (SLICE_X31Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock/blink (FF)
  Destination:          clock/blink (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock/blink to clock/blink
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.AQ      Tcko                  0.198   clock/blink
                                                       clock/blink
    SLICE_X31Y15.A6      net (fanout=3)        0.022   clock/blink
    SLICE_X31Y15.CLK     Tah         (-Th)    -0.215   clock/blink
                                                       clock/blink_rstpot
                                                       clock/blink
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point clock/count4_24 (SLICE_X28Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock/count4_24 (FF)
  Destination:          clock/count4_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock/count4_24 to clock/count4_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.AQ      Tcko                  0.200   clock/count4<24>
                                                       clock/count4_24
    SLICE_X28Y37.A6      net (fanout=2)        0.026   clock/count4<24>
    SLICE_X28Y37.CLK     Tah         (-Th)    -0.238   clock/count4<24>
                                                       clock/count4<24>_rt
                                                       clock/Mcount_count4_xor<24>
                                                       clock/count4_24
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.438ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point clock/count4_1 (SLICE_X28Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock/count4_1 (FF)
  Destination:          clock/count4_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock/count4_1 to clock/count4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.BQ      Tcko                  0.200   clock/count4<3>
                                                       clock/count4_1
    SLICE_X28Y31.B5      net (fanout=1)        0.070   clock/count4<1>
    SLICE_X28Y31.CLK     Tah         (-Th)    -0.234   clock/count4<3>
                                                       clock/count4<1>_rt
                                                       clock/Mcount_count4_cy<3>
                                                       clock/count4_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock/count3<3>/CLK
  Logical resource: clock/count3_0/CK
  Location pin: SLICE_X36Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock/count3<3>/CLK
  Logical resource: clock/count3_1/CK
  Location pin: SLICE_X36Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.356|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3673 paths, 0 nets, and 246 connections

Design statistics:
   Minimum period:   4.356ns{1}   (Maximum frequency: 229.568MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 09 12:51:47 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



