{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749696137893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749696137894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 11 23:42:17 2025 " "Processing started: Wed Jun 11 23:42:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749696137894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749696137894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749696137894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1749696138149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diseñospropios/salida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diseñospropios/salida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Salida " "Found entity 1: Salida" {  } { { "DiseñosPropios/Salida.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Salida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749696138187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749696138187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diseñospropios/estado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diseñospropios/estado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Estado " "Found entity 1: Estado" {  } { { "DiseñosPropios/Estado.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Estado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749696138196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749696138196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diseñospropios/contador35.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diseñospropios/contador35.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador35 " "Found entity 1: Contador35" {  } { { "DiseñosPropios/Contador35.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Contador35.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749696138198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749696138198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaforo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file semaforo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Semaforo " "Found entity 1: Semaforo" {  } { { "Semaforo.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/Semaforo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749696138200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749696138200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Semaforo " "Elaborating entity \"Semaforo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749696138221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Salida Salida:inst3 " "Elaborating entity \"Salida\" for hierarchy \"Salida:inst3\"" {  } { { "Semaforo.bdf" "inst3" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/Semaforo.bdf" { { 176 840 936 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749696138226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estado Estado:inst2 " "Elaborating entity \"Estado\" for hierarchy \"Estado:inst2\"" {  } { { "Semaforo.bdf" "inst2" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/Semaforo.bdf" { { 176 528 624 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749696138233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador35 Contador35:inst " "Elaborating entity \"Contador35\" for hierarchy \"Contador35:inst\"" {  } { { "Semaforo.bdf" "inst" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/Semaforo.bdf" { { 176 184 304 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749696138239 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst26 " "Primitive \"NOT\" of instance \"inst26\" not used" {  } { { "DiseñosPropios/Contador35.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Contador35.bdf" { { 504 648 680 552 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1749696138243 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador35:inst\|inst9 Contador35:inst\|inst9~_emulated Contador35:inst\|inst9~1 " "Register \"Contador35:inst\|inst9\" is converted into an equivalent circuit using register \"Contador35:inst\|inst9~_emulated\" and latch \"Contador35:inst\|inst9~1\"" {  } { { "DiseñosPropios/Contador35.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Contador35.bdf" { { 232 992 1056 312 "inst9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749696138475 "|Semaforo|Contador35:inst|inst9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador35:inst\|inst4 Contador35:inst\|inst4~_emulated Contador35:inst\|inst9~1 " "Register \"Contador35:inst\|inst4\" is converted into an equivalent circuit using register \"Contador35:inst\|inst4~_emulated\" and latch \"Contador35:inst\|inst9~1\"" {  } { { "DiseñosPropios/Contador35.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Contador35.bdf" { { 232 240 304 312 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749696138475 "|Semaforo|Contador35:inst|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador35:inst\|inst3 Contador35:inst\|inst3~_emulated Contador35:inst\|inst9~1 " "Register \"Contador35:inst\|inst3\" is converted into an equivalent circuit using register \"Contador35:inst\|inst3~_emulated\" and latch \"Contador35:inst\|inst9~1\"" {  } { { "DiseñosPropios/Contador35.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Contador35.bdf" { { 232 424 488 312 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749696138475 "|Semaforo|Contador35:inst|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador35:inst\|inst5 Contador35:inst\|inst5~_emulated Contador35:inst\|inst9~1 " "Register \"Contador35:inst\|inst5\" is converted into an equivalent circuit using register \"Contador35:inst\|inst5~_emulated\" and latch \"Contador35:inst\|inst9~1\"" {  } { { "DiseñosPropios/Contador35.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Contador35.bdf" { { 232 608 672 312 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749696138475 "|Semaforo|Contador35:inst|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador35:inst\|inst7 Contador35:inst\|inst7~_emulated Contador35:inst\|inst9~1 " "Register \"Contador35:inst\|inst7\" is converted into an equivalent circuit using register \"Contador35:inst\|inst7~_emulated\" and latch \"Contador35:inst\|inst9~1\"" {  } { { "DiseñosPropios/Contador35.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Contador35.bdf" { { 232 800 864 312 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749696138475 "|Semaforo|Contador35:inst|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador35:inst\|inst11 Contador35:inst\|inst11~_emulated Contador35:inst\|inst9~1 " "Register \"Contador35:inst\|inst11\" is converted into an equivalent circuit using register \"Contador35:inst\|inst11~_emulated\" and latch \"Contador35:inst\|inst9~1\"" {  } { { "DiseñosPropios/Contador35.bdf" "" { Schematic "C:/FACULTAD OCTAVIO/2025/1er Cuatrimestre/IDL/TrabajosPracticos/IDL/Trabajo_Practico_2/Quartus/DiseñosPropios/Contador35.bdf" { { 232 1184 1248 312 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749696138475 "|Semaforo|Contador35:inst|inst11"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1749696138475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1749696138559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749696138725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749696138725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749696138751 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749696138751 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749696138751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749696138751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749696138772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 11 23:42:18 2025 " "Processing ended: Wed Jun 11 23:42:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749696138772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749696138772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749696138772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749696138772 ""}
