# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SingleCycleProcessor.srcs/sources_1/new/ALU_64_bit.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/ALU_Control.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/Control_Unit.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/Data_Memory.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/Program_Counter.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/RegisterFile.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/adder.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/imm_data_gen.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/inst_parser.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/mux_2x1.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/task1.v" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/top_control.v" \
"../../../../SingleCycleProcessor.srcs/sim_1/new/RISC_V_Processor_Tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
