$comment
	File created using the following command:
		vcd file aula8.msim.vcd -direction
$end
$date
	Sat Sep 25 15:52:27 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula8_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F KEY [3] $end
$var wire 1 G KEY [2] $end
$var wire 1 H KEY [1] $end
$var wire 1 I KEY [0] $end
$var wire 1 J LEDR [9] $end
$var wire 1 K LEDR [8] $end
$var wire 1 L LEDR [7] $end
$var wire 1 M LEDR [6] $end
$var wire 1 N LEDR [5] $end
$var wire 1 O LEDR [4] $end
$var wire 1 P LEDR [3] $end
$var wire 1 Q LEDR [2] $end
$var wire 1 R LEDR [1] $end
$var wire 1 S LEDR [0] $end
$var wire 1 T PC_out [8] $end
$var wire 1 U PC_out [7] $end
$var wire 1 V PC_out [6] $end
$var wire 1 W PC_out [5] $end
$var wire 1 X PC_out [4] $end
$var wire 1 Y PC_out [3] $end
$var wire 1 Z PC_out [2] $end
$var wire 1 [ PC_out [1] $end
$var wire 1 \ PC_out [0] $end
$var wire 1 ] SW [9] $end
$var wire 1 ^ SW [8] $end
$var wire 1 _ SW [7] $end
$var wire 1 ` SW [6] $end
$var wire 1 a SW [5] $end
$var wire 1 b SW [4] $end
$var wire 1 c SW [3] $end
$var wire 1 d SW [2] $end
$var wire 1 e SW [1] $end
$var wire 1 f SW [0] $end

$scope module i1 $end
$var wire 1 g gnd $end
$var wire 1 h vcc $end
$var wire 1 i unknown $end
$var wire 1 j devoe $end
$var wire 1 k devclrn $end
$var wire 1 l devpor $end
$var wire 1 m ww_devoe $end
$var wire 1 n ww_devclrn $end
$var wire 1 o ww_devpor $end
$var wire 1 p ww_CLOCK_50 $end
$var wire 1 q ww_KEY [3] $end
$var wire 1 r ww_KEY [2] $end
$var wire 1 s ww_KEY [1] $end
$var wire 1 t ww_KEY [0] $end
$var wire 1 u ww_SW [9] $end
$var wire 1 v ww_SW [8] $end
$var wire 1 w ww_SW [7] $end
$var wire 1 x ww_SW [6] $end
$var wire 1 y ww_SW [5] $end
$var wire 1 z ww_SW [4] $end
$var wire 1 { ww_SW [3] $end
$var wire 1 | ww_SW [2] $end
$var wire 1 } ww_SW [1] $end
$var wire 1 ~ ww_SW [0] $end
$var wire 1 !! ww_LEDR [9] $end
$var wire 1 "! ww_LEDR [8] $end
$var wire 1 #! ww_LEDR [7] $end
$var wire 1 $! ww_LEDR [6] $end
$var wire 1 %! ww_LEDR [5] $end
$var wire 1 &! ww_LEDR [4] $end
$var wire 1 '! ww_LEDR [3] $end
$var wire 1 (! ww_LEDR [2] $end
$var wire 1 )! ww_LEDR [1] $end
$var wire 1 *! ww_LEDR [0] $end
$var wire 1 +! ww_FPGA_RESET $end
$var wire 1 ,! ww_PC_out [8] $end
$var wire 1 -! ww_PC_out [7] $end
$var wire 1 .! ww_PC_out [6] $end
$var wire 1 /! ww_PC_out [5] $end
$var wire 1 0! ww_PC_out [4] $end
$var wire 1 1! ww_PC_out [3] $end
$var wire 1 2! ww_PC_out [2] $end
$var wire 1 3! ww_PC_out [1] $end
$var wire 1 4! ww_PC_out [0] $end
$var wire 1 5! ww_HEX0 [6] $end
$var wire 1 6! ww_HEX0 [5] $end
$var wire 1 7! ww_HEX0 [4] $end
$var wire 1 8! ww_HEX0 [3] $end
$var wire 1 9! ww_HEX0 [2] $end
$var wire 1 :! ww_HEX0 [1] $end
$var wire 1 ;! ww_HEX0 [0] $end
$var wire 1 <! ww_HEX1 [6] $end
$var wire 1 =! ww_HEX1 [5] $end
$var wire 1 >! ww_HEX1 [4] $end
$var wire 1 ?! ww_HEX1 [3] $end
$var wire 1 @! ww_HEX1 [2] $end
$var wire 1 A! ww_HEX1 [1] $end
$var wire 1 B! ww_HEX1 [0] $end
$var wire 1 C! ww_HEX2 [6] $end
$var wire 1 D! ww_HEX2 [5] $end
$var wire 1 E! ww_HEX2 [4] $end
$var wire 1 F! ww_HEX2 [3] $end
$var wire 1 G! ww_HEX2 [2] $end
$var wire 1 H! ww_HEX2 [1] $end
$var wire 1 I! ww_HEX2 [0] $end
$var wire 1 J! ww_HEX3 [6] $end
$var wire 1 K! ww_HEX3 [5] $end
$var wire 1 L! ww_HEX3 [4] $end
$var wire 1 M! ww_HEX3 [3] $end
$var wire 1 N! ww_HEX3 [2] $end
$var wire 1 O! ww_HEX3 [1] $end
$var wire 1 P! ww_HEX3 [0] $end
$var wire 1 Q! ww_HEX4 [6] $end
$var wire 1 R! ww_HEX4 [5] $end
$var wire 1 S! ww_HEX4 [4] $end
$var wire 1 T! ww_HEX4 [3] $end
$var wire 1 U! ww_HEX4 [2] $end
$var wire 1 V! ww_HEX4 [1] $end
$var wire 1 W! ww_HEX4 [0] $end
$var wire 1 X! \LEDR[0]~output_o\ $end
$var wire 1 Y! \LEDR[1]~output_o\ $end
$var wire 1 Z! \LEDR[2]~output_o\ $end
$var wire 1 [! \LEDR[3]~output_o\ $end
$var wire 1 \! \LEDR[4]~output_o\ $end
$var wire 1 ]! \LEDR[5]~output_o\ $end
$var wire 1 ^! \LEDR[6]~output_o\ $end
$var wire 1 _! \LEDR[7]~output_o\ $end
$var wire 1 `! \LEDR[8]~output_o\ $end
$var wire 1 a! \LEDR[9]~output_o\ $end
$var wire 1 b! \PC_out[0]~output_o\ $end
$var wire 1 c! \PC_out[1]~output_o\ $end
$var wire 1 d! \PC_out[2]~output_o\ $end
$var wire 1 e! \PC_out[3]~output_o\ $end
$var wire 1 f! \PC_out[4]~output_o\ $end
$var wire 1 g! \PC_out[5]~output_o\ $end
$var wire 1 h! \PC_out[6]~output_o\ $end
$var wire 1 i! \PC_out[7]~output_o\ $end
$var wire 1 j! \PC_out[8]~output_o\ $end
$var wire 1 k! \HEX0[0]~output_o\ $end
$var wire 1 l! \HEX0[1]~output_o\ $end
$var wire 1 m! \HEX0[2]~output_o\ $end
$var wire 1 n! \HEX0[3]~output_o\ $end
$var wire 1 o! \HEX0[4]~output_o\ $end
$var wire 1 p! \HEX0[5]~output_o\ $end
$var wire 1 q! \HEX0[6]~output_o\ $end
$var wire 1 r! \HEX1[0]~output_o\ $end
$var wire 1 s! \HEX1[1]~output_o\ $end
$var wire 1 t! \HEX1[2]~output_o\ $end
$var wire 1 u! \HEX1[3]~output_o\ $end
$var wire 1 v! \HEX1[4]~output_o\ $end
$var wire 1 w! \HEX1[5]~output_o\ $end
$var wire 1 x! \HEX1[6]~output_o\ $end
$var wire 1 y! \HEX2[0]~output_o\ $end
$var wire 1 z! \HEX2[1]~output_o\ $end
$var wire 1 {! \HEX2[2]~output_o\ $end
$var wire 1 |! \HEX2[3]~output_o\ $end
$var wire 1 }! \HEX2[4]~output_o\ $end
$var wire 1 ~! \HEX2[5]~output_o\ $end
$var wire 1 !" \HEX2[6]~output_o\ $end
$var wire 1 "" \HEX3[0]~output_o\ $end
$var wire 1 #" \HEX3[1]~output_o\ $end
$var wire 1 $" \HEX3[2]~output_o\ $end
$var wire 1 %" \HEX3[3]~output_o\ $end
$var wire 1 &" \HEX3[4]~output_o\ $end
$var wire 1 '" \HEX3[5]~output_o\ $end
$var wire 1 (" \HEX3[6]~output_o\ $end
$var wire 1 )" \HEX4[0]~output_o\ $end
$var wire 1 *" \HEX4[1]~output_o\ $end
$var wire 1 +" \HEX4[2]~output_o\ $end
$var wire 1 ," \HEX4[3]~output_o\ $end
$var wire 1 -" \HEX4[4]~output_o\ $end
$var wire 1 ." \HEX4[5]~output_o\ $end
$var wire 1 /" \HEX4[6]~output_o\ $end
$var wire 1 0" \CLOCK_50~input_o\ $end
$var wire 1 1" \ROM1|memROM~4_combout\ $end
$var wire 1 2" \CPU1|SOMACONSTANTE|Add0~2\ $end
$var wire 1 3" \CPU1|SOMACONSTANTE|Add0~5_sumout\ $end
$var wire 1 4" \CPU1|MUXJUMP|saida_MUX[1]~1_combout\ $end
$var wire 1 5" \CPU1|SOMACONSTANTE|Add0~6\ $end
$var wire 1 6" \CPU1|SOMACONSTANTE|Add0~9_sumout\ $end
$var wire 1 7" \CPU1|MUXJUMP|saida_MUX[2]~2_combout\ $end
$var wire 1 8" \CPU1|SOMACONSTANTE|Add0~10\ $end
$var wire 1 9" \CPU1|SOMACONSTANTE|Add0~13_sumout\ $end
$var wire 1 :" \ROM1|memROM~6_combout\ $end
$var wire 1 ;" \CPU1|SOMACONSTANTE|Add0~14\ $end
$var wire 1 <" \CPU1|SOMACONSTANTE|Add0~18\ $end
$var wire 1 =" \CPU1|SOMACONSTANTE|Add0~21_sumout\ $end
$var wire 1 >" \CPU1|MUXJUMP|saida_MUX[5]~4_combout\ $end
$var wire 1 ?" \CPU1|SOMACONSTANTE|Add0~22\ $end
$var wire 1 @" \CPU1|SOMACONSTANTE|Add0~25_sumout\ $end
$var wire 1 A" \CPU1|SOMACONSTANTE|Add0~26\ $end
$var wire 1 B" \CPU1|SOMACONSTANTE|Add0~29_sumout\ $end
$var wire 1 C" \CPU1|SOMACONSTANTE|Add0~30\ $end
$var wire 1 D" \CPU1|SOMACONSTANTE|Add0~33_sumout\ $end
$var wire 1 E" \CPU1|SOMACONSTANTE|Add0~17_sumout\ $end
$var wire 1 F" \CPU1|MUXJUMP|saida_MUX[4]~3_combout\ $end
$var wire 1 G" \CPU1|SOMACONSTANTE|Add0~1_sumout\ $end
$var wire 1 H" \CPU1|MUXJUMP|saida_MUX[0]~0_combout\ $end
$var wire 1 I" \ROM1|memROM~8_combout\ $end
$var wire 1 J" \ROM1|memROM~1_combout\ $end
$var wire 1 K" \ROM1|memROM~7_combout\ $end
$var wire 1 L" \ROM1|memROM~5_combout\ $end
$var wire 1 M" \comb~0_combout\ $end
$var wire 1 N" \ROM1|memROM~0_combout\ $end
$var wire 1 O" \ROM1|memROM~2_combout\ $end
$var wire 1 P" \ROM1|memROM~3_combout\ $end
$var wire 1 Q" \SW[8]~input_o\ $end
$var wire 1 R" \SW[9]~input_o\ $end
$var wire 1 S" \CPU1|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 T" \KEY[3]~input_o\ $end
$var wire 1 U" \KEY[1]~input_o\ $end
$var wire 1 V" \CPU1|MUX1|saida_MUX[0]~1_combout\ $end
$var wire 1 W" \KEY[0]~input_o\ $end
$var wire 1 X" \KEY[2]~input_o\ $end
$var wire 1 Y" \CPU1|MUX1|saida_MUX[0]~2_combout\ $end
$var wire 1 Z" \AND_HEX4|dataOUT~0_combout\ $end
$var wire 1 [" \CPU1|MUX1|saida_MUX[0]~3_combout\ $end
$var wire 1 \" \SW[0]~input_o\ $end
$var wire 1 ]" \comb~1_combout\ $end
$var wire 1 ^" \FPGA_RESET~input_o\ $end
$var wire 1 _" \CPU1|MUX1|saida_MUX[0]~4_combout\ $end
$var wire 1 `" \CPU1|MUX1|saida_MUX[0]~5_combout\ $end
$var wire 1 a" \ROM1|memROM~9_combout\ $end
$var wire 1 b" \CPU1|ULA1|Add0~34_cout\ $end
$var wire 1 c" \CPU1|ULA1|Add0~1_sumout\ $end
$var wire 1 d" \CPU1|DECODER|PontosDeControle[4]~0_combout\ $end
$var wire 1 e" \CPU1|DECODER|PontosDeControle[4]~1_combout\ $end
$var wire 1 f" \CPU1|DECODER|PontosDeControle[5]~2_combout\ $end
$var wire 1 g" \AND_HEX0|dataOUT~0_combout\ $end
$var wire 1 h" \AND3|dataOUT~0_combout\ $end
$var wire 1 i" \SW[1]~input_o\ $end
$var wire 1 j" \CPU1|MUX1|saida_MUX[1]~6_combout\ $end
$var wire 1 k" \CPU1|ULA1|Add0~2\ $end
$var wire 1 l" \CPU1|ULA1|Add0~5_sumout\ $end
$var wire 1 m" \SW[2]~input_o\ $end
$var wire 1 n" \CPU1|MUX1|saida_MUX[2]~7_combout\ $end
$var wire 1 o" \CPU1|ULA1|Add0~6\ $end
$var wire 1 p" \CPU1|ULA1|Add0~9_sumout\ $end
$var wire 1 q" \comb~2_combout\ $end
$var wire 1 r" \SW[3]~input_o\ $end
$var wire 1 s" \CPU1|ULA1|Add0~10\ $end
$var wire 1 t" \CPU1|ULA1|Add0~13_sumout\ $end
$var wire 1 u" \RAM_MUX[3]~0_combout\ $end
$var wire 1 v" \SW[4]~input_o\ $end
$var wire 1 w" \CPU1|ULA1|Add0~14\ $end
$var wire 1 x" \CPU1|ULA1|Add0~17_sumout\ $end
$var wire 1 y" \RAM_MUX[4]~1_combout\ $end
$var wire 1 z" \SW[5]~input_o\ $end
$var wire 1 {" \CPU1|MUX1|saida_MUX[5]~8_combout\ $end
$var wire 1 |" \CPU1|ULA1|Add0~18\ $end
$var wire 1 }" \CPU1|ULA1|Add0~21_sumout\ $end
$var wire 1 ~" \SW[6]~input_o\ $end
$var wire 1 !# \CPU1|MUX1|saida_MUX[6]~9_combout\ $end
$var wire 1 "# \CPU1|ULA1|Add0~22\ $end
$var wire 1 ## \CPU1|ULA1|Add0~25_sumout\ $end
$var wire 1 $# \SW[7]~input_o\ $end
$var wire 1 %# \CPU1|ULA1|Add0~26\ $end
$var wire 1 &# \CPU1|ULA1|Add0~29_sumout\ $end
$var wire 1 '# \RAM_MUX[7]~2_combout\ $end
$var wire 1 (# \AND2|dataOUT~0_combout\ $end
$var wire 1 )# \REGISTRADOR_LED8|DOUT~0_combout\ $end
$var wire 1 *# \REGISTRADOR_LED8|DOUT~q\ $end
$var wire 1 +# \AND1|dataOUT~0_combout\ $end
$var wire 1 ,# \REGISTRADOR_LED9|DOUT~0_combout\ $end
$var wire 1 -# \REGISTRADOR_LED9|DOUT~q\ $end
$var wire 1 .# \AND_HEX0|dataOUT~1_combout\ $end
$var wire 1 /# \DECODIFICADOR_HEX0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 0# \DECODIFICADOR_HEX0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 1# \DECODIFICADOR_HEX0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 2# \DECODIFICADOR_HEX0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 3# \DECODIFICADOR_HEX0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 4# \DECODIFICADOR_HEX0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 5# \DECODIFICADOR_HEX0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 6# \AND_HEX1|dataOUT~0_combout\ $end
$var wire 1 7# \DECODIFICADOR_HEX1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 8# \DECODIFICADOR_HEX1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 9# \DECODIFICADOR_HEX1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 :# \DECODIFICADOR_HEX1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ;# \DECODIFICADOR_HEX1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 <# \DECODIFICADOR_HEX1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 =# \DECODIFICADOR_HEX1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ># \AND_HEX2|dataOUT~0_combout\ $end
$var wire 1 ?# \DECODIFICADOR_HEX2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 @# \DECODIFICADOR_HEX2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 A# \DECODIFICADOR_HEX2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 B# \DECODIFICADOR_HEX2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 C# \DECODIFICADOR_HEX2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 D# \DECODIFICADOR_HEX2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 E# \DECODIFICADOR_HEX2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 F# \AND_HEX3|dataOUT~0_combout\ $end
$var wire 1 G# \DECODIFICADOR_HEX3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 H# \DECODIFICADOR_HEX3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 I# \DECODIFICADOR_HEX3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 J# \DECODIFICADOR_HEX3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 K# \DECODIFICADOR_HEX3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 L# \DECODIFICADOR_HEX3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 M# \DECODIFICADOR_HEX3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 N# \CPU1|REG1|DOUT\ [7] $end
$var wire 1 O# \CPU1|REG1|DOUT\ [6] $end
$var wire 1 P# \CPU1|REG1|DOUT\ [5] $end
$var wire 1 Q# \CPU1|REG1|DOUT\ [4] $end
$var wire 1 R# \CPU1|REG1|DOUT\ [3] $end
$var wire 1 S# \CPU1|REG1|DOUT\ [2] $end
$var wire 1 T# \CPU1|REG1|DOUT\ [1] $end
$var wire 1 U# \CPU1|REG1|DOUT\ [0] $end
$var wire 1 V# \REGISTRADOR_LED|DOUT\ [7] $end
$var wire 1 W# \REGISTRADOR_LED|DOUT\ [6] $end
$var wire 1 X# \REGISTRADOR_LED|DOUT\ [5] $end
$var wire 1 Y# \REGISTRADOR_LED|DOUT\ [4] $end
$var wire 1 Z# \REGISTRADOR_LED|DOUT\ [3] $end
$var wire 1 [# \REGISTRADOR_LED|DOUT\ [2] $end
$var wire 1 \# \REGISTRADOR_LED|DOUT\ [1] $end
$var wire 1 ]# \REGISTRADOR_LED|DOUT\ [0] $end
$var wire 1 ^# \REGISTRADOR_HEX2|DOUT\ [3] $end
$var wire 1 _# \REGISTRADOR_HEX2|DOUT\ [2] $end
$var wire 1 `# \REGISTRADOR_HEX2|DOUT\ [1] $end
$var wire 1 a# \REGISTRADOR_HEX2|DOUT\ [0] $end
$var wire 1 b# \CPU1|PC|DOUT\ [8] $end
$var wire 1 c# \CPU1|PC|DOUT\ [7] $end
$var wire 1 d# \CPU1|PC|DOUT\ [6] $end
$var wire 1 e# \CPU1|PC|DOUT\ [5] $end
$var wire 1 f# \CPU1|PC|DOUT\ [4] $end
$var wire 1 g# \CPU1|PC|DOUT\ [3] $end
$var wire 1 h# \CPU1|PC|DOUT\ [2] $end
$var wire 1 i# \CPU1|PC|DOUT\ [1] $end
$var wire 1 j# \CPU1|PC|DOUT\ [0] $end
$var wire 1 k# \REGISTRADOR_HEX1|DOUT\ [3] $end
$var wire 1 l# \REGISTRADOR_HEX1|DOUT\ [2] $end
$var wire 1 m# \REGISTRADOR_HEX1|DOUT\ [1] $end
$var wire 1 n# \REGISTRADOR_HEX1|DOUT\ [0] $end
$var wire 1 o# \REGISTRADOR_HEX0|DOUT\ [3] $end
$var wire 1 p# \REGISTRADOR_HEX0|DOUT\ [2] $end
$var wire 1 q# \REGISTRADOR_HEX0|DOUT\ [1] $end
$var wire 1 r# \REGISTRADOR_HEX0|DOUT\ [0] $end
$var wire 1 s# \REGISTRADOR_HEX3|DOUT\ [3] $end
$var wire 1 t# \REGISTRADOR_HEX3|DOUT\ [2] $end
$var wire 1 u# \REGISTRADOR_HEX3|DOUT\ [1] $end
$var wire 1 v# \REGISTRADOR_HEX3|DOUT\ [0] $end
$var wire 1 w# \REGISTRADOR_HEX1|ALT_INV_DOUT\ [3] $end
$var wire 1 x# \REGISTRADOR_HEX1|ALT_INV_DOUT\ [2] $end
$var wire 1 y# \REGISTRADOR_HEX1|ALT_INV_DOUT\ [1] $end
$var wire 1 z# \REGISTRADOR_HEX1|ALT_INV_DOUT\ [0] $end
$var wire 1 {# \REGISTRADOR_HEX0|ALT_INV_DOUT\ [3] $end
$var wire 1 |# \REGISTRADOR_HEX0|ALT_INV_DOUT\ [2] $end
$var wire 1 }# \REGISTRADOR_HEX0|ALT_INV_DOUT\ [1] $end
$var wire 1 ~# \REGISTRADOR_HEX0|ALT_INV_DOUT\ [0] $end
$var wire 1 !$ \CPU1|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 "$ \CPU1|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 #$ \CPU1|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 $$ \CPU1|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 %$ \CPU1|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 &$ \CPU1|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 '$ \CPU1|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ($ \CPU1|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 )$ \CPU1|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 *$ \REGISTRADOR_LED9|ALT_INV_DOUT~q\ $end
$var wire 1 +$ \REGISTRADOR_LED8|ALT_INV_DOUT~q\ $end
$var wire 1 ,$ \CPU1|SOMACONSTANTE|ALT_INV_Add0~21_sumout\ $end
$var wire 1 -$ \CPU1|SOMACONSTANTE|ALT_INV_Add0~17_sumout\ $end
$var wire 1 .$ \CPU1|SOMACONSTANTE|ALT_INV_Add0~9_sumout\ $end
$var wire 1 /$ \CPU1|SOMACONSTANTE|ALT_INV_Add0~5_sumout\ $end
$var wire 1 0$ \CPU1|SOMACONSTANTE|ALT_INV_Add0~1_sumout\ $end
$var wire 1 1$ \CPU1|REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 2$ \CPU1|REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 3$ \CPU1|REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 4$ \CPU1|REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 5$ \CPU1|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 6$ \CPU1|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 7$ \CPU1|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 8$ \CPU1|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 9$ \ALT_INV_SW[7]~input_o\ $end
$var wire 1 :$ \ALT_INV_SW[6]~input_o\ $end
$var wire 1 ;$ \ALT_INV_SW[5]~input_o\ $end
$var wire 1 <$ \ALT_INV_SW[4]~input_o\ $end
$var wire 1 =$ \ALT_INV_SW[3]~input_o\ $end
$var wire 1 >$ \ALT_INV_SW[2]~input_o\ $end
$var wire 1 ?$ \ALT_INV_SW[1]~input_o\ $end
$var wire 1 @$ \ALT_INV_FPGA_RESET~input_o\ $end
$var wire 1 A$ \ALT_INV_SW[0]~input_o\ $end
$var wire 1 B$ \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 C$ \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 D$ \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 E$ \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 F$ \ALT_INV_SW[9]~input_o\ $end
$var wire 1 G$ \ALT_INV_SW[8]~input_o\ $end
$var wire 1 H$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 I$ \CPU1|MUX1|ALT_INV_saida_MUX[6]~9_combout\ $end
$var wire 1 J$ \CPU1|MUX1|ALT_INV_saida_MUX[5]~8_combout\ $end
$var wire 1 K$ \ALT_INV_comb~2_combout\ $end
$var wire 1 L$ \CPU1|MUX1|ALT_INV_saida_MUX[2]~7_combout\ $end
$var wire 1 M$ \CPU1|MUX1|ALT_INV_saida_MUX[1]~6_combout\ $end
$var wire 1 N$ \CPU1|DECODER|ALT_INV_PontosDeControle[4]~0_combout\ $end
$var wire 1 O$ \CPU1|MUX1|ALT_INV_saida_MUX[0]~5_combout\ $end
$var wire 1 P$ \CPU1|MUX1|ALT_INV_saida_MUX[0]~4_combout\ $end
$var wire 1 Q$ \ALT_INV_comb~1_combout\ $end
$var wire 1 R$ \CPU1|MUX1|ALT_INV_saida_MUX[0]~3_combout\ $end
$var wire 1 S$ \CPU1|MUX1|ALT_INV_saida_MUX[0]~2_combout\ $end
$var wire 1 T$ \CPU1|MUX1|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 U$ \CPU1|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 V$ \ALT_INV_comb~0_combout\ $end
$var wire 1 W$ \AND_HEX4|ALT_INV_dataOUT~0_combout\ $end
$var wire 1 X$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 Y$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 Z$ \AND1|ALT_INV_dataOUT~0_combout\ $end
$var wire 1 [$ \AND2|ALT_INV_dataOUT~0_combout\ $end
$var wire 1 \$ \AND_HEX0|ALT_INV_dataOUT~0_combout\ $end
$var wire 1 ]$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ^$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 _$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 `$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 a$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 b$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 c$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 d$ \REGISTRADOR_HEX3|ALT_INV_DOUT\ [3] $end
$var wire 1 e$ \REGISTRADOR_HEX3|ALT_INV_DOUT\ [2] $end
$var wire 1 f$ \REGISTRADOR_HEX3|ALT_INV_DOUT\ [1] $end
$var wire 1 g$ \REGISTRADOR_HEX3|ALT_INV_DOUT\ [0] $end
$var wire 1 h$ \REGISTRADOR_HEX2|ALT_INV_DOUT\ [3] $end
$var wire 1 i$ \REGISTRADOR_HEX2|ALT_INV_DOUT\ [2] $end
$var wire 1 j$ \REGISTRADOR_HEX2|ALT_INV_DOUT\ [1] $end
$var wire 1 k$ \REGISTRADOR_HEX2|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0g
1h
xi
1j
1k
1l
1m
1n
1o
0p
0+!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
11"
02"
03"
04"
05"
06"
07"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
1H"
0I"
1J"
0K"
0L"
1M"
0N"
0O"
1P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
1b"
0c"
1d"
1e"
1f"
0g"
0h"
0i"
0j"
1k"
0l"
1m"
1n"
1o"
1p"
1q"
0r"
0s"
1t"
0u"
0v"
0w"
1x"
0y"
0z"
0{"
0|"
1}"
0~"
0!#
0"#
1##
0$#
0%#
1&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
15#
06#
07#
08#
09#
0:#
0;#
0<#
1=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1M#
1*$
1+$
1,$
1-$
1.$
1/$
00$
19$
1:$
1;$
1<$
1=$
0>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
0G$
1H$
1I$
1J$
0K$
0L$
1M$
0N$
1O$
1P$
1Q$
0R$
1S$
1T$
1U$
0V$
1W$
1X$
1Y$
1Z$
1[$
1\$
0]$
1^$
0_$
0`$
1a$
0b$
1c$
0F
0G
0H
0I
0]
1^
0_
0`
0a
0b
0c
1d
0e
0f
0q
0r
0s
0t
0u
1v
0w
0x
0y
0z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
11$
12$
13$
14$
15$
16$
17$
18$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
$end
#10000
1!
1p
10"
1j#
1S#
06$
0)$
0G"
12"
1K"
0M"
0P"
0["
1a"
0d"
1g"
0p"
1s"
0\$
1N$
0H$
1R$
1`$
1V$
0Y$
10$
1b!
0t"
1w"
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0}"
0##
0n"
0q"
1]"
0b"
0e"
1t"
0w"
0x"
0&#
1.#
0/$
14!
1x"
0Q$
1K$
1L$
1\
14"
0x"
0c"
0p"
0l"
1p"
0s"
0t"
#20000
0!
0p
00"
#30000
1!
1p
10"
1i#
0j#
1p#
0|#
1)$
0($
03"
15"
0:"
1G"
02"
0K"
1M"
1N"
1P"
1["
0a"
1d"
0g"
1/#
12#
13#
05#
1\$
0N$
1H$
0R$
0`$
0c$
0V$
1Y$
00$
1]$
1/$
0b!
1c!
13"
05"
16"
04"
1H"
1c"
1f"
1l"
0p"
1s"
1}"
1##
1(#
1S"
1b"
1e"
1t"
1x"
1&#
0.#
0.$
0/$
04!
13!
06"
0U$
0[$
0\
1[
0q!
1o!
1n!
1k!
14"
17"
0c"
1k"
0t"
1w"
1.$
1`"
05!
17!
18!
1;!
07"
0x"
1|"
0l"
1o"
0O$
1)
1&
1%
0#
1c"
0k"
1p"
0}"
1"#
0##
1%#
1l"
0o"
0p"
0&#
#40000
0!
0p
00"
#50000
1!
1p
10"
1j#
1U#
0S#
16$
08$
0)$
0G"
12"
1K"
0M"
0P"
0["
1a"
0d"
1g"
0c"
1k"
1p"
0s"
0\$
1N$
0H$
1R$
1`$
1V$
0Y$
10$
1b!
1t"
0w"
0l"
1o"
03"
15"
0H"
1c"
0f"
1l"
0o"
0p"
1}"
0"#
1##
0%#
0`"
0S"
0b"
0e"
0t"
1x"
0|"
1&#
16#
1/$
14!
16"
1p"
0x"
1U$
1O$
1\
04"
0}"
0c"
0&#
0##
0p"
0.$
1c"
0k"
17"
0l"
#60000
0!
0p
00"
#70000
1!
1p
10"
0i#
1h#
0j#
1n#
0z#
1)$
0'$
1($
13"
05"
06"
18"
1G"
02"
0K"
1M"
0N"
1O"
1P"
1["
0a"
1d"
0g"
17#
1:#
1;#
1<#
1\$
0N$
1H$
0R$
0`$
0a$
1c$
0V$
1Y$
00$
1.$
0/$
0b!
1d!
0c!
03"
19"
16"
08"
14"
07"
1H"
0c"
1k"
1f"
1l"
1p"
1}"
1##
0(#
1+#
1b"
1e"
1t"
1x"
1&#
06#
0.$
1/$
04!
12!
03!
09"
0Z$
1[$
0\
0[
1Z
1w!
1v!
1u!
1r!
04"
17"
1c"
0l"
1o"
1=!
1>!
1?!
1B!
0p"
1s"
10
1-
1,
1+
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#80000
0!
0d
0p
0|
0m"
00"
1>$
#90000
1!
1p
10"
1j#
0U#
18$
0)$
0G"
12"
1K"
0M"
0P"
0["
1a"
0d"
1g"
0c"
0\$
1N$
0H$
1R$
1`$
1V$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1>#
0/$
14!
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
#100000
0!
0p
00"
#110000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
1G"
02"
0K"
1M"
0O"
1["
0a"
1d"
0g"
1\$
0N$
1H$
0R$
1a$
0V$
1Y$
00$
1/$
0b!
1c!
13"
05"
06"
18"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
0+#
1b"
1e"
1t"
1x"
1&#
0>#
1.$
0/$
04!
13!
19"
16"
08"
1Z$
0\
1[
14"
07"
0c"
1k"
0.$
09"
17"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#120000
0!
0p
00"
#130000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
1L"
0M"
1N"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
0c$
1V$
0^$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0g"
1(#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
16#
1/$
14!
06"
18"
0[$
1\$
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
1.$
06#
19"
07"
#140000
0!
0p
00"
#150000
1!
0^
1p
0v
0Q"
10"
1G$
0i#
0h#
1g#
0j#
1)$
0&$
1'$
1($
13"
05"
16"
08"
09"
1;"
1G"
02"
0K"
0L"
1["
0a"
1d"
0N$
1H$
0R$
1^$
1Y$
00$
0.$
0/$
0b!
1e!
0d!
0c!
03"
1E"
19"
0;"
06"
14"
17"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1M"
1b"
1e"
1t"
1x"
1&#
1.$
0-$
1/$
04!
11!
02!
03!
0E"
0V$
0\
0[
0Z
1Y
04"
1F"
07"
0c"
1k"
1-$
0F"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#160000
0!
0p
00"
#170000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
1L"
0M"
0N"
1O"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
0a$
1c$
1V$
0^$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0g"
0(#
1+#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1>#
0/$
14!
0Z$
1[$
1\$
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
0>#
#180000
0!
0p
00"
#190000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
1G"
02"
0K"
0L"
1["
0a"
1d"
0N$
1H$
0R$
1^$
1Y$
00$
1/$
0b!
1c!
13"
05"
16"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1M"
1b"
1e"
1t"
1x"
1&#
0.$
0/$
04!
13!
06"
0V$
0\
1[
14"
17"
0c"
1k"
1.$
07"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#200000
0!
0p
00"
#210000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
1L"
0M"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
1V$
0^$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0g"
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1>#
1/$
14!
16"
1\$
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
0.$
0>#
17"
#220000
0!
0p
00"
#230000
1!
1p
10"
0i#
1h#
0j#
1)$
0'$
1($
13"
05"
06"
18"
1G"
02"
0K"
0L"
1N"
1["
0a"
1d"
0N$
1H$
0R$
0c$
1^$
1Y$
00$
1.$
0/$
0b!
1d!
0c!
03"
09"
1;"
16"
08"
14"
07"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1M"
0+#
1b"
1e"
1t"
1x"
1&#
0.$
1/$
04!
12!
03!
19"
0;"
1E"
1Z$
0V$
0\
0[
1Z
04"
17"
0c"
1k"
0-$
0E"
1F"
0l"
1o"
1-$
0F"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#240000
0!
0p
00"
#250000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0M"
0O"
1P"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
0`$
1a$
1V$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
1(#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
0/$
14!
0[$
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
#260000
0!
0p
00"
#270000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
1G"
02"
0K"
1L"
1M"
0N"
0P"
1["
0a"
1d"
0g"
1\$
0N$
1H$
0R$
1`$
1c$
0V$
0^$
1Y$
00$
1/$
0b!
1c!
13"
05"
06"
18"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
0M"
0(#
1Z"
1b"
1e"
1t"
1x"
1&#
1.$
0/$
04!
13!
09"
1;"
16"
08"
0W$
1[$
1V$
0\
1[
14"
07"
0c"
1k"
0.$
19"
0;"
1E"
17"
0l"
1o"
0-$
0E"
1F"
0p"
1s"
1-$
0F"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#280000
0!
0p
00"
#290000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0L"
1O"
1P"
0["
1a"
0d"
1N$
0H$
1R$
0`$
0a$
1^$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
1g"
1+#
0Z"
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1/$
14!
06"
18"
1W$
0Z$
0\$
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
1.$
09"
1;"
07"
1E"
0-$
1F"
#300000
0!
0p
00"
#310000
1!
1p
10"
0i#
0h#
0g#
1f#
0j#
1)$
0%$
1&$
1'$
1($
13"
05"
16"
08"
19"
0;"
1:"
0E"
1<"
0J"
1G"
02"
0K"
0O"
0a"
0g"
1\$
1H$
1a$
1Y$
00$
1b$
1-$
0]$
0.$
0/$
0b!
1f!
0e!
0d!
0c!
03"
1="
1E"
0<"
09"
06"
1I"
1K"
1a"
1d"
0F"
0]"
0+#
1.$
0-$
0,$
1/$
04!
10!
01!
02!
03!
0="
1Z$
1Q$
0N$
0H$
0Y$
0X$
0\
0[
0Z
0Y
1X
1,$
#320000
0!
0p
00"
#330000
1!
1p
10"
0f#
1%$
0E"
1F"
1H"
0I"
1J"
0K"
1M"
1["
0a"
1H$
0R$
0V$
1Y$
0b$
1X$
1-$
0f!
0F"
1e"
1t"
1x"
1&#
1c"
1f"
1l"
1p"
1}"
1##
1q"
1b"
00!
0K$
0X
0c"
1k"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#340000
0!
0p
00"
#350000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0M"
0P"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
1`$
1V$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0q"
1]"
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1.#
0/$
14!
0Q$
1K$
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
#360000
0!
0p
00"
#370000
1!
1p
10"
1i#
0j#
0p#
1|#
1)$
0($
03"
15"
0:"
1G"
02"
0K"
1M"
1N"
1P"
1["
0a"
1d"
0g"
0/#
02#
03#
15#
1\$
0N$
1H$
0R$
0`$
0c$
0V$
1Y$
00$
1]$
1/$
0b!
1c!
13"
05"
16"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1(#
1b"
1e"
1t"
1x"
1&#
0.#
0.$
0/$
04!
13!
06"
0[$
0\
1[
1q!
0o!
0n!
0k!
14"
17"
0c"
1k"
1.$
15!
07!
08!
0;!
07"
0l"
1o"
0)
0&
0%
1#
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#380000
0!
0p
00"
#390000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0M"
0P"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
1`$
1V$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
16#
1/$
14!
16"
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
0.$
17"
#400000
0!
0p
00"
#410000
1!
1p
10"
0i#
1h#
0j#
0n#
1z#
1)$
0'$
1($
13"
05"
06"
18"
1G"
02"
0K"
1M"
0N"
1O"
1P"
1["
0a"
1d"
0g"
07#
0:#
0;#
0<#
1\$
0N$
1H$
0R$
0`$
0a$
1c$
0V$
1Y$
00$
1.$
0/$
0b!
1d!
0c!
03"
19"
16"
08"
14"
07"
1H"
1c"
1f"
1l"
1p"
1}"
1##
0(#
1+#
1b"
1e"
1t"
1x"
1&#
06#
0.$
1/$
04!
12!
03!
09"
0Z$
1[$
0\
0[
1Z
0w!
0v!
0u!
0r!
04"
17"
0c"
1k"
0=!
0>!
0?!
0B!
0l"
1o"
00
0-
0,
0+
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#420000
0!
0p
00"
#430000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0M"
0P"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
1`$
1V$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1>#
0/$
14!
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
#440000
0!
0p
00"
#450000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
1G"
02"
0K"
1M"
0O"
1["
0a"
1d"
0g"
1\$
0N$
1H$
0R$
1a$
0V$
1Y$
00$
1/$
0b!
1c!
13"
05"
06"
18"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
0+#
1b"
1e"
1t"
1x"
1&#
0>#
1.$
0/$
04!
13!
19"
16"
08"
1Z$
0\
1[
14"
07"
0c"
1k"
0.$
09"
17"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#460000
0!
0p
00"
#470000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
1L"
0M"
1N"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
0c$
1V$
0^$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0g"
1(#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
16#
1/$
14!
06"
18"
0[$
1\$
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
1.$
06#
19"
07"
#480000
0!
0p
00"
#490000
1!
1p
10"
0i#
0h#
1g#
0j#
1)$
0&$
1'$
1($
13"
05"
16"
08"
09"
1;"
1G"
02"
0K"
0L"
1["
0a"
1d"
0N$
1H$
0R$
1^$
1Y$
00$
0.$
0/$
0b!
1e!
0d!
0c!
03"
1E"
19"
0;"
06"
14"
17"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1M"
1b"
1e"
1t"
1x"
1&#
1.$
0-$
1/$
04!
11!
02!
03!
0E"
0V$
0\
0[
0Z
1Y
04"
1F"
07"
0c"
1k"
1-$
0F"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#500000
0!
0p
00"
#510000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
1L"
0M"
0N"
1O"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
0a$
1c$
1V$
0^$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0g"
0(#
1+#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1>#
0/$
14!
0Z$
1[$
1\$
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
0>#
#520000
0!
0p
00"
#530000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
1G"
02"
0K"
0L"
1["
0a"
1d"
0N$
1H$
0R$
1^$
1Y$
00$
1/$
0b!
1c!
13"
05"
16"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1M"
1b"
1e"
1t"
1x"
1&#
0.$
0/$
04!
13!
06"
0V$
0\
1[
14"
17"
0c"
1k"
1.$
07"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#540000
0!
0p
00"
#550000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
1L"
0M"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
1V$
0^$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0g"
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1>#
1/$
14!
16"
1\$
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
0.$
0>#
17"
#560000
0!
0p
00"
#570000
1!
1p
10"
0i#
1h#
0j#
1)$
0'$
1($
13"
05"
06"
18"
1G"
02"
0K"
0L"
1N"
1["
0a"
1d"
0N$
1H$
0R$
0c$
1^$
1Y$
00$
1.$
0/$
0b!
1d!
0c!
03"
09"
1;"
16"
08"
14"
07"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1M"
0+#
1b"
1e"
1t"
1x"
1&#
0.$
1/$
04!
12!
03!
19"
0;"
1E"
1Z$
0V$
0\
0[
1Z
04"
17"
0c"
1k"
0-$
0E"
1F"
0l"
1o"
1-$
0F"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#580000
0!
0p
00"
#590000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0M"
0O"
1P"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
0`$
1a$
1V$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
1(#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
0/$
14!
0[$
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
#600000
0!
0p
00"
#610000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
1G"
02"
0K"
1L"
1M"
0N"
0P"
1["
0a"
1d"
0g"
1\$
0N$
1H$
0R$
1`$
1c$
0V$
0^$
1Y$
00$
1/$
0b!
1c!
13"
05"
06"
18"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
0M"
0(#
1Z"
1b"
1e"
1t"
1x"
1&#
1.$
0/$
04!
13!
09"
1;"
16"
08"
0W$
1[$
1V$
0\
1[
14"
07"
0c"
1k"
0.$
19"
0;"
1E"
17"
0l"
1o"
0-$
0E"
1F"
0p"
1s"
1-$
0F"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#620000
0!
0p
00"
#630000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0L"
1O"
1P"
0["
1a"
0d"
1N$
0H$
1R$
0`$
0a$
1^$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
1g"
1+#
0Z"
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1/$
14!
06"
18"
1W$
0Z$
0\$
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
1.$
09"
1;"
07"
1E"
0-$
1F"
#640000
0!
0p
00"
#650000
1!
1p
10"
0i#
0h#
0g#
1f#
0j#
1)$
0%$
1&$
1'$
1($
13"
05"
16"
08"
19"
0;"
1:"
0E"
1<"
0J"
1G"
02"
0K"
0O"
0a"
0g"
1\$
1H$
1a$
1Y$
00$
1b$
1-$
0]$
0.$
0/$
0b!
1f!
0e!
0d!
0c!
03"
1="
1E"
0<"
09"
06"
1I"
1K"
1a"
1d"
0F"
0]"
0+#
1.$
0-$
0,$
1/$
04!
10!
01!
02!
03!
0="
1Z$
1Q$
0N$
0H$
0Y$
0X$
0\
0[
0Z
0Y
1X
1,$
#660000
0!
0p
00"
#670000
1!
1p
10"
0f#
1%$
0E"
1F"
1H"
0I"
1J"
0K"
1M"
1["
0a"
1H$
0R$
0V$
1Y$
0b$
1X$
1-$
0f!
0F"
1e"
1t"
1x"
1&#
1c"
1f"
1l"
1p"
1}"
1##
1q"
1b"
00!
0K$
0X
0c"
1k"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#680000
0!
0p
00"
#690000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0M"
0P"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
1`$
1V$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0q"
1]"
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1.#
0/$
14!
0Q$
1K$
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
#700000
0!
0p
00"
#710000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
0:"
1G"
02"
0K"
1M"
1N"
1P"
1["
0a"
1d"
0g"
1\$
0N$
1H$
0R$
0`$
0c$
0V$
1Y$
00$
1]$
1/$
0b!
1c!
13"
05"
16"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1(#
1b"
1e"
1t"
1x"
1&#
0.#
0.$
0/$
04!
13!
06"
0[$
0\
1[
14"
17"
0c"
1k"
1.$
07"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#720000
0!
0p
00"
#730000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0M"
0P"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
1`$
1V$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
16#
1/$
14!
16"
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
0.$
17"
#740000
0!
0p
00"
#750000
1!
1p
10"
0i#
1h#
0j#
1)$
0'$
1($
13"
05"
06"
18"
1G"
02"
0K"
1M"
0N"
1O"
1P"
1["
0a"
1d"
0g"
1\$
0N$
1H$
0R$
0`$
0a$
1c$
0V$
1Y$
00$
1.$
0/$
0b!
1d!
0c!
03"
19"
16"
08"
14"
07"
1H"
1c"
1f"
1l"
1p"
1}"
1##
0(#
1+#
1b"
1e"
1t"
1x"
1&#
06#
0.$
1/$
04!
12!
03!
09"
0Z$
1[$
0\
0[
1Z
04"
17"
0c"
1k"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#760000
0!
0p
00"
#770000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0M"
0P"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
1`$
1V$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1>#
0/$
14!
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
#780000
0!
0p
00"
#790000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
1G"
02"
0K"
1M"
0O"
1["
0a"
1d"
0g"
1\$
0N$
1H$
0R$
1a$
0V$
1Y$
00$
1/$
0b!
1c!
13"
05"
06"
18"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
0+#
1b"
1e"
1t"
1x"
1&#
0>#
1.$
0/$
04!
13!
19"
16"
08"
1Z$
0\
1[
14"
07"
0c"
1k"
0.$
09"
17"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#800000
0!
0p
00"
#810000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
1L"
0M"
1N"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
0c$
1V$
0^$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0g"
1(#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
16#
1/$
14!
06"
18"
0[$
1\$
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
1.$
06#
19"
07"
#820000
0!
0p
00"
#830000
1!
1p
10"
0i#
0h#
1g#
0j#
1)$
0&$
1'$
1($
13"
05"
16"
08"
09"
1;"
1G"
02"
0K"
0L"
1["
0a"
1d"
0N$
1H$
0R$
1^$
1Y$
00$
0.$
0/$
0b!
1e!
0d!
0c!
03"
1E"
19"
0;"
06"
14"
17"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1M"
1b"
1e"
1t"
1x"
1&#
1.$
0-$
1/$
04!
11!
02!
03!
0E"
0V$
0\
0[
0Z
1Y
04"
1F"
07"
0c"
1k"
1-$
0F"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#840000
0!
0p
00"
#850000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
1L"
0M"
0N"
1O"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
0a$
1c$
1V$
0^$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0g"
0(#
1+#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1>#
0/$
14!
0Z$
1[$
1\$
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
0>#
#860000
0!
0p
00"
#870000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
1G"
02"
0K"
0L"
1["
0a"
1d"
0N$
1H$
0R$
1^$
1Y$
00$
1/$
0b!
1c!
13"
05"
16"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1M"
1b"
1e"
1t"
1x"
1&#
0.$
0/$
04!
13!
06"
0V$
0\
1[
14"
17"
0c"
1k"
1.$
07"
0l"
1o"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#880000
0!
0p
00"
#890000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
1L"
0M"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
1V$
0^$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
0g"
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1>#
1/$
14!
16"
1\$
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
0.$
0>#
17"
#900000
0!
0p
00"
#910000
1!
1p
10"
0i#
1h#
0j#
1)$
0'$
1($
13"
05"
06"
18"
1G"
02"
0K"
0L"
1N"
1["
0a"
1d"
0N$
1H$
0R$
0c$
1^$
1Y$
00$
1.$
0/$
0b!
1d!
0c!
03"
09"
1;"
16"
08"
14"
07"
1H"
1c"
1f"
1l"
1p"
1}"
1##
1M"
0+#
1b"
1e"
1t"
1x"
1&#
0.$
1/$
04!
12!
03!
19"
0;"
1E"
1Z$
0V$
0\
0[
1Z
04"
17"
0c"
1k"
0-$
0E"
1F"
0l"
1o"
1-$
0F"
0p"
1s"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#920000
0!
0p
00"
#930000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0M"
0O"
1P"
0["
1a"
0d"
1g"
0\$
1N$
0H$
1R$
0`$
1a$
1V$
0Y$
10$
1b!
13"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
1(#
0b"
0e"
1t"
0w"
1x"
0|"
1&#
0/$
14!
0[$
1\
14"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
#940000
0!
0p
00"
#950000
1!
1p
10"
1i#
0j#
1)$
0($
03"
15"
1G"
02"
0K"
1L"
1M"
0N"
0P"
1["
0a"
1d"
0g"
1\$
0N$
1H$
0R$
1`$
1c$
0V$
0^$
1Y$
00$
1/$
0b!
1c!
13"
05"
06"
18"
04"
1H"
1c"
1f"
1l"
1p"
1}"
1##
0M"
0(#
1Z"
1b"
1e"
1t"
1x"
1&#
1.$
0/$
04!
13!
09"
1;"
16"
08"
0W$
1[$
1V$
0\
1[
14"
07"
0c"
1k"
0.$
19"
0;"
1E"
17"
0l"
1o"
0-$
0E"
1F"
0p"
1s"
1-$
0F"
0t"
1w"
0x"
1|"
0}"
1"#
0##
1%#
0&#
#960000
0!
0p
00"
#970000
1!
1p
10"
1j#
0)$
0G"
12"
1K"
0L"
1O"
1P"
0["
1a"
0d"
1N$
0H$
1R$
0`$
0a$
1^$
0Y$
10$
1b!
03"
15"
0H"
1c"
0k"
0f"
1l"
0o"
1p"
0s"
1}"
0"#
1##
0%#
1g"
1+#
0Z"
0b"
0e"
1t"
0w"
1x"
0|"
1&#
1/$
14!
06"
18"
1W$
0Z$
0\$
1\
04"
0}"
0x"
0c"
0&#
0##
0t"
0p"
0l"
1.$
09"
1;"
07"
1E"
0-$
1F"
#980000
0!
0p
00"
#990000
1!
1p
10"
0i#
0h#
0g#
1f#
0j#
1)$
0%$
1&$
1'$
1($
13"
05"
16"
08"
19"
0;"
1:"
0E"
1<"
0J"
1G"
02"
0K"
0O"
0a"
0g"
1\$
1H$
1a$
1Y$
00$
1b$
1-$
0]$
0.$
0/$
0b!
1f!
0e!
0d!
0c!
03"
1="
1E"
0<"
09"
06"
1I"
1K"
1a"
1d"
0F"
0]"
0+#
1.$
0-$
0,$
1/$
04!
10!
01!
02!
03!
0="
1Z$
1Q$
0N$
0H$
0Y$
0X$
0\
0[
0Z
0Y
1X
1,$
#1000000
