{
  "module_name": "amd8111e.h",
  "hash_id": "c0d37d24091d68025dd12744da9980f0430f96d3f1d7c2632a442a1e19d1022a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/amd/amd8111e.h",
  "human_readable_source": " \n \n\n#ifndef _AMD811E_H\n#define _AMD811E_H\n\n \n\n \n \n\n#define  ASF_STAT\t\t0x00\t \n#define CHIPID\t\t\t0x04\t \n#define\tMIB_DATA\t\t0x10\t \n#define MIB_ADDR\t\t0x14\t \n#define STAT0\t\t\t0x30\t \n#define INT0\t\t\t0x38\t \n#define INTEN0\t\t\t0x40\t \n#define CMD0\t\t\t0x48\t \n#define CMD2\t\t\t0x50\t \n#define CMD3\t\t\t0x54\t \n#define CMD7\t\t\t0x64\t \n\n#define CTRL1 \t\t\t0x6C\t \n#define CTRL2 \t\t\t0x70\t \n\n#define XMT_RING_LIMIT\t\t0x7C\t \n\n#define AUTOPOLL0\t\t0x88\t \n#define AUTOPOLL1\t\t0x8A\t \n#define AUTOPOLL2\t\t0x8C\t \n#define AUTOPOLL3\t\t0x8E\t \n#define AUTOPOLL4\t\t0x90\t \n#define\tAUTOPOLL5\t\t0x92\t \n\n#define AP_VALUE\t\t0x98\t \n#define DLY_INT_A\t\t0xA8\t \n#define DLY_INT_B\t\t0xAC\t \n\n#define FLOW_CONTROL\t\t0xC8\t \n#define PHY_ACCESS\t\t0xD0\t \n\n#define STVAL\t\t\t0xD8\t \n\n#define XMT_RING_BASE_ADDR0\t0x100\t \n#define XMT_RING_BASE_ADDR1\t0x108\t \n#define XMT_RING_BASE_ADDR2\t0x110\t \n#define XMT_RING_BASE_ADDR3\t0x118\t \n\n#define RCV_RING_BASE_ADDR0\t0x120\t \n\n#define PMAT0\t\t\t0x190\t \n#define PMAT1\t\t\t0x194\t \n\n \n\n#define XMT_RING_LEN0\t\t0x140\t \n#define XMT_RING_LEN1\t\t0x144\t \n#define XMT_RING_LEN2\t\t0x148 \t \n#define XMT_RING_LEN3\t\t0x14C\t \n\n#define RCV_RING_LEN0\t\t0x150\t \n\n#define SRAM_SIZE\t\t0x178\t \n#define SRAM_BOUNDARY\t\t0x17A\t \n\n \n\n#define PADR\t\t\t0x160\t \n\n#define IFS1\t\t\t0x18C\t \n#define IFS\t\t\t0x18D\t \n#define IPG\t\t\t0x18E\t \n \n\n#define LADRF\t\t\t0x168\t \n\n\n \ntypedef enum {\n\n\tASF_INIT_DONE\t\t= (1 << 1),\n\tASF_INIT_PRESENT\t= (1 << 0),\n\n}STAT_ASF_BITS;\n\ntypedef enum {\n\n\tMIB_CMD_ACTIVE\t\t= (1 << 15 ),\n\tMIB_RD_CMD\t\t= (1 << 13 ),\n\tMIB_CLEAR\t\t= (1 << 12 ),\n\tMIB_ADDRESS\t\t= (1 << 0) | (1 << 1) | (1 << 2) | (1 << 3)|\n\t\t\t\t\t(1 << 4) | (1 << 5),\n}MIB_ADDR_BITS;\n\n\ntypedef enum {\n\n\tPMAT_DET\t\t= (1 << 12),\n\tMP_DET\t\t        = (1 << 11),\n\tLC_DET\t\t\t= (1 << 10),\n\tSPEED_MASK\t\t= (1 << 9)|(1 << 8)|(1 << 7),\n\tFULL_DPLX\t\t= (1 << 6),\n\tLINK_STATS\t\t= (1 << 5),\n\tAUTONEG_COMPLETE\t= (1 << 4),\n\tMIIPD\t\t\t= (1 << 3),\n\tRX_SUSPENDED\t\t= (1 << 2),\n\tTX_SUSPENDED\t\t= (1 << 1),\n\tRUNNING\t\t\t= (1 << 0),\n\n}STAT0_BITS;\n\n#define PHY_SPEED_10\t\t0x2\n#define PHY_SPEED_100\t\t0x3\n\n \ntypedef enum {\n\n\tINTR\t\t\t= (1 << 31),\n\tPCSINT\t\t\t= (1 << 28),\n\tLCINT\t\t\t= (1 << 27),\n\tAPINT5\t\t\t= (1 << 26),\n\tAPINT4\t\t\t= (1 << 25),\n\tAPINT3\t\t\t= (1 << 24),\n\tTINT_SUM\t\t= (1 << 23),\n\tAPINT2\t\t\t= (1 << 22),\n\tAPINT1\t\t\t= (1 << 21),\n\tAPINT0\t\t\t= (1 << 20),\n\tMIIPDTINT\t\t= (1 << 19),\n\tMCCINT\t\t\t= (1 << 17),\n\tMREINT\t\t\t= (1 << 16),\n\tRINT_SUM\t\t= (1 << 15),\n\tSPNDINT\t\t\t= (1 << 14),\n\tMPINT\t\t\t= (1 << 13),\n\tSINT\t\t\t= (1 << 12),\n\tTINT3\t\t\t= (1 << 11),\n\tTINT2\t\t\t= (1 << 10),\n\tTINT1\t\t\t= (1 << 9),\n\tTINT0\t\t\t= (1 << 8),\n\tUINT\t\t\t= (1 << 7),\n\tSTINT\t\t\t= (1 << 4),\n\tRINT0\t\t\t= (1 << 0),\n\n}INT0_BITS;\n\ntypedef enum {\n\n\tVAL3\t\t\t= (1 << 31),    \n\tVAL2\t\t\t= (1 << 23),    \n\tVAL1\t\t\t= (1 << 15),    \n\tVAL0\t\t\t= (1 << 7),     \n\n}VAL_BITS;\n\ntypedef enum {\n\n\t \n\tLCINTEN\t\t\t= (1 << 27),\n\tAPINT5EN\t\t= (1 << 26),\n\tAPINT4EN\t\t= (1 << 25),\n\tAPINT3EN\t\t= (1 << 24),\n\t \n\tAPINT2EN\t\t= (1 << 22),\n\tAPINT1EN\t\t= (1 << 21),\n\tAPINT0EN\t\t= (1 << 20),\n\tMIIPDTINTEN\t\t= (1 << 19),\n\tMCCIINTEN\t\t= (1 << 18),\n\tMCCINTEN\t\t= (1 << 17),\n\tMREINTEN\t\t= (1 << 16),\n\t \n\tSPNDINTEN\t\t= (1 << 14),\n\tMPINTEN\t\t\t= (1 << 13),\n\tTINTEN3\t\t\t= (1 << 11),\n\tSINTEN\t\t\t= (1 << 12),\n\tTINTEN2\t\t\t= (1 << 10),\n\tTINTEN1\t\t\t= (1 << 9),\n\tTINTEN0\t\t\t= (1 << 8),\n\t \n\tSTINTEN\t\t\t= (1 << 4),\n\tRINTEN0\t\t\t= (1 << 0),\n\n\tINTEN0_CLEAR \t\t= 0x1F7F7F1F,  \n\n}INTEN0_BITS;\n\ntypedef enum {\n\t \n\tRDMD0\t\t\t= (1 << 16),\n\t \n\tTDMD3\t\t\t= (1 << 11),\n\tTDMD2\t\t\t= (1 << 10),\n\tTDMD1\t\t\t= (1 << 9),\n\tTDMD0\t\t\t= (1 << 8),\n\t \n\tUINTCMD\t\t\t= (1 << 6),\n\tRX_FAST_SPND\t\t= (1 << 5),\n\tTX_FAST_SPND\t\t= (1 << 4),\n\tRX_SPND\t\t\t= (1 << 3),\n\tTX_SPND\t\t\t= (1 << 2),\n\tINTREN\t\t\t= (1 << 1),\n\tRUN\t\t\t= (1 << 0),\n\n\tCMD0_CLEAR \t\t= 0x000F0F7F,    \n\n}CMD0_BITS;\n\ntypedef enum {\n\n\t \n\tCONDUIT_MODE\t\t= (1 << 29),\n\t \n\tRPA\t\t\t= (1 << 19),\n\tDRCVPA\t\t\t= (1 << 18),\n\tDRCVBC\t\t\t= (1 << 17),\n\tPROM\t\t\t= (1 << 16),\n\t \n\tASTRP_RCV\t\t= (1 << 13),\n\tRCV_DROP0\t  \t= (1 << 12),\n\tEMBA\t\t\t= (1 << 11),\n\tDXMT2PD\t\t\t= (1 << 10),\n\tLTINTEN\t\t\t= (1 << 9),\n\tDXMTFCS\t\t\t= (1 << 8),\n\t \n\tAPAD_XMT\t\t= (1 << 6),\n\tDRTY\t\t\t= (1 << 5),\n\tINLOOP\t\t\t= (1 << 4),\n\tEXLOOP\t\t\t= (1 << 3),\n\tREX_RTRY\t\t= (1 << 2),\n\tREX_UFLO\t\t= (1 << 1),\n\tREX_LCOL\t\t= (1 << 0),\n\n\tCMD2_CLEAR \t\t= 0x3F7F3F7F,    \n\n}CMD2_BITS;\n\ntypedef enum {\n\n\t \n\tASF_INIT_DONE_ALIAS\t= (1 << 29),\n\t \n\tJUMBO\t\t\t= (1 << 21),\n\tVSIZE\t\t\t= (1 << 20),\n\tVLONLY\t\t\t= (1 << 19),\n\tVL_TAG_DEL\t\t= (1 << 18),\n\t \n\tEN_PMGR\t\t\t= (1 << 14),\n\tINTLEVEL\t\t= (1 << 13),\n\tFORCE_FULL_DUPLEX\t= (1 << 12),\n\tFORCE_LINK_STATUS\t= (1 << 11),\n\tAPEP\t\t\t= (1 << 10),\n\tMPPLBA\t\t\t= (1 << 9),\n\t \n\tRESET_PHY_PULSE\t\t= (1 << 2),\n\tRESET_PHY\t\t= (1 << 1),\n\tPHY_RST_POL\t\t= (1 << 0),\n\n}CMD3_BITS;\n\n\ntypedef enum {\n\n\t \n\tPMAT_SAVE_MATCH\t\t= (1 << 4),\n\tPMAT_MODE\t\t= (1 << 3),\n\tMPEN_SW\t\t\t= (1 << 1),\n\tLCMODE_SW\t\t= (1 << 0),\n\n\tCMD7_CLEAR  \t\t= 0x0000001B\t \n\n}CMD7_BITS;\n\n\ntypedef enum {\n\n\tRESET_PHY_WIDTH\t\t= (0xF << 16) | (0xF<< 20),  \n\tXMTSP_MASK\t\t= (1 << 9) | (1 << 8),\t \n\tXMTSP_128\t\t= (1 << 9),\t \n\tXMTSP_64\t\t= (1 << 8),\n\tCACHE_ALIGN\t\t= (1 << 4),\n\tBURST_LIMIT_MASK\t= (0xF << 0 ),\n\tCTRL1_DEFAULT\t\t= 0x00010111,\n\n}CTRL1_BITS;\n\ntypedef enum {\n\n\tFMDC_MASK\t\t= (1 << 9)|(1 << 8),\t \n\tXPHYRST\t\t\t= (1 << 7),\n\tXPHYANE\t\t\t= (1 << 6),\n\tXPHYFD\t\t\t= (1 << 5),\n\tXPHYSP\t\t\t= (1 << 4) | (1 << 3),\t \n\tAPDW_MASK\t\t= (1 <<\t2) | (1 << 1) | (1 << 0),  \n\n}CTRL2_BITS;\n\n \ntypedef enum {\n\n\tXMT_RING2_LIMIT\t\t= (0xFF << 16),\t \n\tXMT_RING1_LIMIT\t\t= (0xFF << 8),\t \n\tXMT_RING0_LIMIT\t\t= (0xFF << 0), \t \n\n}XMT_RING_LIMIT_BITS;\n\ntypedef enum {\n\n\tAP_REG0_EN\t\t= (1 << 15),\n\tAP_REG0_ADDR_MASK\t= (0xF << 8) |(1 << 12), \n\tAP_PHY0_ADDR_MASK\t= (0xF << 0) |(1 << 4), \n\n}AUTOPOLL0_BITS;\n\n \ntypedef enum {\n\n\tAP_REG1_EN\t\t= (1 << 15),\n\tAP_REG1_ADDR_MASK\t= (0xF << 8) |(1 << 12), \n\tAP_PRE_SUP1\t\t= (1 << 6),\n\tAP_PHY1_DFLT\t\t= (1 << 5),\n\tAP_PHY1_ADDR_MASK\t= (0xF << 0) |(1 << 4), \n\n}AUTOPOLL1_BITS;\n\n\ntypedef enum {\n\n\tAP_REG2_EN\t\t= (1 << 15),\n\tAP_REG2_ADDR_MASK\t= (0xF << 8) |(1 << 12), \n\tAP_PRE_SUP2\t\t= (1 << 6),\n\tAP_PHY2_DFLT\t\t= (1 << 5),\n\tAP_PHY2_ADDR_MASK\t= (0xF << 0) |(1 << 4), \n\n}AUTOPOLL2_BITS;\n\ntypedef enum {\n\n\tAP_REG3_EN\t\t= (1 << 15),\n\tAP_REG3_ADDR_MASK\t= (0xF << 8) |(1 << 12), \n\tAP_PRE_SUP3\t\t= (1 << 6),\n\tAP_PHY3_DFLT\t\t= (1 << 5),\n\tAP_PHY3_ADDR_MASK\t= (0xF << 0) |(1 << 4), \n\n}AUTOPOLL3_BITS;\n\n\ntypedef enum {\n\n\tAP_REG4_EN\t\t= (1 << 15),\n\tAP_REG4_ADDR_MASK\t= (0xF << 8) |(1 << 12), \n\tAP_PRE_SUP4\t\t= (1 << 6),\n\tAP_PHY4_DFLT\t\t= (1 << 5),\n\tAP_PHY4_ADDR_MASK\t= (0xF << 0) |(1 << 4), \n\n}AUTOPOLL4_BITS;\n\n\ntypedef enum {\n\n\tAP_REG5_EN\t\t= (1 << 15),\n\tAP_REG5_ADDR_MASK\t= (0xF << 8) |(1 << 12), \n\tAP_PRE_SUP5\t\t= (1 << 6),\n\tAP_PHY5_DFLT\t\t= (1 << 5),\n\tAP_PHY5_ADDR_MASK\t= (0xF << 0) |(1 << 4), \n\n}AUTOPOLL5_BITS;\n\n\n\n\n \ntypedef enum {\n\n\tAP_VAL_ACTIVE\t\t= (1 << 31),\n\tAP_VAL_RD_CMD\t\t= ( 1 << 29),\n\tAP_ADDR\t\t\t= (1 << 18)|(1 << 17)|(1 << 16),  \n\tAP_VAL\t\t\t= (0xF << 0) | (0xF << 4) |( 0xF << 8) |\n\t\t\t\t  (0xF << 12),\t \n\n}AP_VALUE_BITS;\n\ntypedef enum {\n\n\tDLY_INT_A_R3\t\t= (1 << 31),\n\tDLY_INT_A_R2\t\t= (1 << 30),\n\tDLY_INT_A_R1\t\t= (1 << 29),\n\tDLY_INT_A_R0\t\t= (1 << 28),\n\tDLY_INT_A_T3\t\t= (1 << 27),\n\tDLY_INT_A_T2\t\t= (1 << 26),\n\tDLY_INT_A_T1\t\t= (1 << 25),\n\tDLY_INT_A_T0\t\t= ( 1 << 24),\n\tEVENT_COUNT_A\t\t= (0xF << 16) | (0x1 << 20), \n\tMAX_DELAY_TIME_A\t= (0xF << 0) | (0xF << 4) | (1 << 8)|\n\t\t\t\t  (1 << 9) | (1 << 10),\t \n\n}DLY_INT_A_BITS;\n\ntypedef enum {\n\n\tDLY_INT_B_R3\t\t= (1 << 31),\n\tDLY_INT_B_R2\t\t= (1 << 30),\n\tDLY_INT_B_R1\t\t= (1 << 29),\n\tDLY_INT_B_R0\t\t= (1 << 28),\n\tDLY_INT_B_T3\t\t= (1 << 27),\n\tDLY_INT_B_T2\t\t= (1 << 26),\n\tDLY_INT_B_T1\t\t= (1 << 25),\n\tDLY_INT_B_T0\t\t= ( 1 << 24),\n\tEVENT_COUNT_B\t\t= (0xF << 16) | (0x1 << 20), \n\tMAX_DELAY_TIME_B\t= (0xF << 0) | (0xF << 4) | (1 << 8)|\n\t\t\t\t  (1 << 9) | (1 << 10),\t \n}DLY_INT_B_BITS;\n\n\n \ntypedef enum {\n\n\tPAUSE_LEN_CHG\t\t= (1 << 30),\n\tFTPE\t\t\t= (1 << 22),\n\tFRPE\t\t\t= (1 << 21),\n\tNAPA\t\t\t= (1 << 20),\n\tNPA\t\t\t= (1 << 19),\n\tFIXP\t\t\t= ( 1 << 18),\n\tFCCMD\t\t\t= ( 1 << 16),\n\tPAUSE_LEN\t\t= (0xF << 0) | (0xF << 4) |( 0xF << 8) |\t \t\t\t\t  (0xF << 12),\t \n\n}FLOW_CONTROL_BITS;\n\n \ntypedef enum {\n\n\tPHY_CMD_ACTIVE\t\t= (1 << 31),\n\tPHY_WR_CMD\t\t= (1 << 30),\n\tPHY_RD_CMD\t\t= (1 << 29),\n\tPHY_RD_ERR\t\t= (1 << 28),\n\tPHY_PRE_SUP\t\t= (1 << 27),\n\tPHY_ADDR\t\t= (1 << 21) | (1 << 22) | (1 << 23)|\n\t\t\t\t  \t(1 << 24) |(1 << 25), \n\tPHY_REG_ADDR\t\t= (1 << 16) | (1 << 17) | (1 << 18)|\t \t\t\t  \t   \t  \t(1 << 19) | (1 << 20), \n\tPHY_DATA\t\t= (0xF << 0)|(0xF << 4) |(0xF << 8)|\n\t\t\t\t\t(0xF << 12), \n\n}PHY_ACCESS_BITS;\n\n\n \ntypedef enum {\n\tPMR_ACTIVE\t\t= (1 << 31),\n\tPMR_WR_CMD\t\t= (1 << 30),\n\tPMR_RD_CMD\t\t= (1 << 29),\n\tPMR_BANK\t\t= (1 <<28),\n\tPMR_ADDR\t\t= (0xF << 16)|(1 << 20)|(1 << 21)|\n\t\t\t\t  \t(1 << 22), \n\tPMR_B4\t\t\t= (0xF << 0) | (0xF << 4), \n}PMAT0_BITS;\n\n\n \ntypedef enum {\n\tPMR_B3\t\t\t= (0xF << 24) | (0xF <<28), \n\tPMR_B2\t\t\t= (0xF << 16) |(0xF << 20), \n\tPMR_B1\t\t\t= (0xF << 8) | (0xF <<12),  \n\tPMR_B0\t\t\t= (0xF << 0)|(0xF << 4), \n}PMAT1_BITS;\n\n \n \n \n \n \n\n#define rcv_miss_pkts\t\t\t\t0x00\n#define rcv_octets\t\t\t\t0x01\n#define rcv_broadcast_pkts\t\t\t0x02\n#define rcv_multicast_pkts\t\t\t0x03\n#define rcv_undersize_pkts\t\t\t0x04\n#define rcv_oversize_pkts\t\t\t0x05\n#define rcv_fragments\t\t\t\t0x06\n#define rcv_jabbers\t\t\t\t0x07\n#define rcv_unicast_pkts\t\t\t0x08\n#define rcv_alignment_errors\t\t\t0x09\n#define rcv_fcs_errors\t\t\t\t0x0A\n#define rcv_good_octets\t\t\t\t0x0B\n#define rcv_mac_ctrl\t\t\t\t0x0C\n#define rcv_flow_ctrl\t\t\t\t0x0D\n#define rcv_pkts_64_octets\t\t\t0x0E\n#define rcv_pkts_65to127_octets\t\t\t0x0F\n#define rcv_pkts_128to255_octets\t\t0x10\n#define rcv_pkts_256to511_octets\t\t0x11\n#define rcv_pkts_512to1023_octets\t\t0x12\n#define rcv_pkts_1024to1518_octets\t\t0x13\n#define rcv_unsupported_opcode\t\t\t0x14\n#define rcv_symbol_errors\t\t\t0x15\n#define rcv_drop_pkts_ring1\t\t\t0x16\n#define rcv_drop_pkts_ring2\t\t\t0x17\n#define rcv_drop_pkts_ring3\t\t\t0x18\n#define rcv_drop_pkts_ring4\t\t\t0x19\n#define rcv_jumbo_pkts\t\t\t\t0x1A\n\n#define xmt_underrun_pkts\t\t\t0x20\n#define xmt_octets\t\t\t\t0x21\n#define xmt_packets\t\t\t\t0x22\n#define xmt_broadcast_pkts\t\t\t0x23\n#define xmt_multicast_pkts\t\t\t0x24\n#define xmt_collisions\t\t\t\t0x25\n#define xmt_unicast_pkts\t\t\t0x26\n#define xmt_one_collision\t\t\t0x27\n#define xmt_multiple_collision\t\t\t0x28\n#define xmt_deferred_transmit\t\t\t0x29\n#define xmt_late_collision\t\t\t0x2A\n#define xmt_excessive_defer\t\t\t0x2B\n#define xmt_loss_carrier\t\t\t0x2C\n#define xmt_excessive_collision\t\t\t0x2D\n#define xmt_back_pressure\t\t\t0x2E\n#define xmt_flow_ctrl\t\t\t\t0x2F\n#define xmt_pkts_64_octets\t\t\t0x30\n#define xmt_pkts_65to127_octets\t\t\t0x31\n#define xmt_pkts_128to255_octets\t\t0x32\n#define xmt_pkts_256to511_octets\t\t0x33\n#define xmt_pkts_512to1023_octets\t\t0x34\n#define xmt_pkts_1024to1518_octet\t\t0x35\n#define xmt_oversize_pkts\t\t\t0x36\n#define xmt_jumbo_pkts\t\t\t\t0x37\n\n\n \n\n#define\t PCI_VENDOR_ID_AMD\t\t0x1022\n#define  PCI_DEVICE_ID_AMD8111E_7462\t0x7462\n\n#define MAX_UNITS\t\t\t8  \n\n#define NUM_TX_BUFFERS\t\t\t32  \n#define NUM_RX_BUFFERS\t\t\t32  \n\n#define TX_BUFF_MOD_MASK         \t31  \n#define RX_BUFF_MOD_MASK         \t31  \n\n#define NUM_TX_RING_DR\t\t\t32\n#define NUM_RX_RING_DR\t\t\t32\n\n#define TX_RING_DR_MOD_MASK         \t31  \n#define RX_RING_DR_MOD_MASK         \t31  \n\n#define MAX_FILTER_SIZE\t\t\t64  \n#define AMD8111E_MIN_MTU\t \t60\n#define AMD8111E_MAX_MTU\t\t9000\n\n#define PKT_BUFF_SZ\t\t\t1536\n#define MIN_PKT_LEN\t\t\t60\n\n#define  AMD8111E_TX_TIMEOUT\t\t(3 * HZ) \n#define SOFT_TIMER_FREQ \t\t0xBEBC   \n#define DELAY_TIMER_CONV\t\t50     \n#define OPTION_VLAN_ENABLE\t\t0x0001\n#define OPTION_JUMBO_ENABLE\t\t0x0002\n#define OPTION_MULTICAST_ENABLE\t\t0x0004\n#define OPTION_WOL_ENABLE\t\t0x0008\n#define OPTION_WAKE_MAGIC_ENABLE\t0x0010\n#define OPTION_WAKE_PHY_ENABLE\t\t0x0020\n#define OPTION_INTR_COAL_ENABLE\t\t0x0040\n#define OPTION_DYN_IPG_ENABLE\t        0x0080\n\n#define PHY_REG_ADDR_MASK\t\t0x1f\n\n \n#define DEFAULT_IPG\t\t\t0x60\n#define IFS1_DELTA\t\t\t36\n#define\tIPG_CONVERGE_JIFFIES (HZ/2)\n#define\tIPG_STABLE_TIME\t5\n#define\tMIN_IPG\t96\n#define\tMAX_IPG\t255\n#define IPG_STEP\t16\n#define CSTATE  1\n#define SSTATE  2\n\n \n#define  REPEAT_CNT\t\t\t10\n\n \ntypedef enum {\n\n\tOWN_BIT\t\t=\t(1 << 15),\n\tADD_FCS_BIT\t=\t(1 << 13),\n\tLTINT_BIT\t=\t(1 << 12),\n\tSTP_BIT\t\t=\t(1 << 9),\n\tENP_BIT\t\t=\t(1 << 8),\n\tKILL_BIT\t= \t(1 << 6),\n\tTCC_VLAN_INSERT\t=\t(1 << 1),\n\tTCC_VLAN_REPLACE =\t(1 << 1) |( 1<< 0),\n\n}TX_FLAG_BITS;\n\ntypedef enum {\n\tERR_BIT \t=\t(1 << 14),\n\tFRAM_BIT\t=  \t(1 << 13),\n\tOFLO_BIT\t=       (1 << 12),\n\tCRC_BIT\t\t=\t(1 << 11),\n\tPAM_BIT\t\t=\t(1 << 6),\n\tLAFM_BIT\t= \t(1 << 5),\n\tBAM_BIT\t\t=\t(1 << 4),\n\tTT_VLAN_TAGGED\t= \t(1 << 3) |(1 << 2), \n\tTT_PRTY_TAGGED\t=\t(1 << 3), \n\n}RX_FLAG_BITS;\n\n#define RESET_RX_FLAGS\t\t0x0000\n#define TT_MASK\t\t\t0x000c\n#define TCC_MASK\t\t0x0003\n\n \n#define AMD8111E_REG_DUMP_LEN\t 13*sizeof(u32)\n\n \n\nstruct amd8111e_tx_dr{\n\n\t__le16 buff_count;  \n\n\t__le16 tx_flags;\n\n\t__le16 tag_ctrl_info;\n\n\t__le16 tag_ctrl_cmd;\n\n\t__le32 buff_phy_addr;\n\n\t__le32 reserved;\n};\n\nstruct amd8111e_rx_dr{\n\n\t__le32 reserved;\n\n\t__le16 msg_count;  \n\n\t__le16 tag_ctrl_info;\n\n\t__le16 buff_count;   \n\n\t__le16 rx_flags;\n\n\t__le32 buff_phy_addr;\n\n};\nstruct amd8111e_link_config{\n\n#define SPEED_INVALID\t\t0xffff\n#define DUPLEX_INVALID\t\t0xff\n#define AUTONEG_INVALID\t\t0xff\n\n\tunsigned long\t\t\torig_phy_option;\n\tu16\t\t\t\tspeed;\n\tu8\t\t\t\tduplex;\n\tu8\t\t\t\tautoneg;\n\tu8\t\t\t\treserved;   \n};\n\nenum coal_type{\n\n\tNO_COALESCE,\n\tLOW_COALESCE,\n\tMEDIUM_COALESCE,\n\tHIGH_COALESCE,\n\n};\n\nenum coal_mode{\n\tRX_INTR_COAL,\n\tTX_INTR_COAL,\n\tDISABLE_COAL,\n\tENABLE_COAL,\n\n};\n#define MAX_TIMEOUT\t40\n#define MAX_EVENT_COUNT 31\nstruct amd8111e_coalesce_conf{\n\n\tunsigned int rx_timeout;\n\tunsigned int rx_event_count;\n\tunsigned long rx_packets;\n\tunsigned long rx_prev_packets;\n\tunsigned long rx_bytes;\n\tunsigned long rx_prev_bytes;\n\tunsigned int rx_coal_type;\n\n\tunsigned int tx_timeout;\n\tunsigned int tx_event_count;\n\tunsigned long tx_packets;\n\tunsigned long tx_prev_packets;\n\tunsigned long tx_bytes;\n\tunsigned long tx_prev_bytes;\n\tunsigned int tx_coal_type;\n\n};\nstruct ipg_info{\n\n\tunsigned int ipg_state;\n\tunsigned int ipg;\n\tunsigned int current_ipg;\n\tunsigned int col_cnt;\n\tunsigned int diff_col_cnt;\n\tunsigned int timer_tick;\n\tunsigned int prev_ipg;\n\tstruct timer_list ipg_timer;\n};\n\nstruct amd8111e_priv{\n\n\tstruct amd8111e_tx_dr*  tx_ring;\n\tstruct amd8111e_rx_dr* rx_ring;\n\tdma_addr_t tx_ring_dma_addr;\t \n\tdma_addr_t rx_ring_dma_addr;\t \n\tconst char *name;\n\tstruct pci_dev *pci_dev;\t \n\tstruct net_device* amd8111e_net_dev; \t \n\t \n\tstruct sk_buff *tx_skbuff[NUM_TX_BUFFERS];\n\tstruct sk_buff *rx_skbuff[NUM_RX_BUFFERS];\n\t \n\tdma_addr_t tx_dma_addr[NUM_TX_BUFFERS];\n\tdma_addr_t rx_dma_addr[NUM_RX_BUFFERS];\n\t \n\tvoid __iomem *mmio;\n\n\tstruct napi_struct napi;\n\n\tspinlock_t lock;\t \n\tunsigned long rx_idx, tx_idx;\t \n\tunsigned long tx_complete_idx;\n\tunsigned long tx_ring_complete_idx;\n\tunsigned long tx_ring_idx;\n\tunsigned int rx_buff_len;\t \n\tint options;\t\t \n\n\tunsigned long ext_phy_option;\n\tint ext_phy_addr;\n\tu32 ext_phy_id;\n\n\tstruct amd8111e_link_config link_config;\n\tint pm_cap;\n\n\tstruct net_device *next;\n\tint mii;\n\tstruct mii_if_info mii_if;\n\tchar opened;\n\tunsigned int drv_rx_errors;\n\tstruct amd8111e_coalesce_conf coal_conf;\n\n\tstruct ipg_info  ipg_data;\n\n};\n\n \n#define  amd8111e_writeq(_UlData,_memMap)   \\\n\t\twritel(*(u32*)(&_UlData), _memMap);\t\\\n\t\twritel(*(u32*)((u8*)(&_UlData)+4), _memMap+4)\n\n \ntypedef enum {\n\tSPEED_AUTONEG,\n\tSPEED10_HALF,\n\tSPEED10_FULL,\n\tSPEED100_HALF,\n\tSPEED100_FULL,\n}EXT_PHY_OPTION;\n\nstatic int card_idx;\nstatic int speed_duplex[MAX_UNITS] = { 0, };\nstatic bool coalesce[MAX_UNITS] = { [ 0 ... MAX_UNITS-1] = true };\nstatic bool dynamic_ipg[MAX_UNITS] = { [ 0 ... MAX_UNITS-1] = false };\nstatic unsigned int chip_version;\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}