
---------- Begin Simulation Statistics ----------
final_tick                                81839306000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107861                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668064                       # Number of bytes of host memory used
host_op_rate                                   109279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   927.12                       # Real time elapsed on the host
host_tick_rate                               88272633                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101315146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081839                       # Number of seconds simulated
sim_ticks                                 81839306000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101315146                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.636786                       # CPI: cycles per instruction
system.cpu.discardedOps                        415306                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32595023                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.610953                       # IPC: instructions per cycle
system.cpu.numCycles                        163678612                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41355305     40.82%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::MemRead               47143133     46.53%     87.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12816457     12.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315146                       # Class of committed instruction
system.cpu.tickCycles                       131083589                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        295895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       750823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          541                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1503155                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            541                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 5466184                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4425935                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            158680                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2788812                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2784569                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.847856                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  120966                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                458                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          202                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57616328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57616328                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57616687                       # number of overall hits
system.cpu.dcache.overall_hits::total        57616687                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       776047                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         776047                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       867262                       # number of overall misses
system.cpu.dcache.overall_misses::total        867262                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23703404000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23703404000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23703404000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23703404000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58392375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58392375                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58483949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58483949                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013290                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013290                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014829                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30543.773766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30543.773766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27331.307033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27331.307033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       695146                       # number of writebacks
system.cpu.dcache.writebacks::total            695146                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70264                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       751421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       751421                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18271778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18271778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21730621500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21730621500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012848                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25888.663371                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25888.663371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28919.369435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28919.369435                       # average overall mshr miss latency
system.cpu.dcache.replacements                 750398                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45178501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45178501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       406475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        406475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6095367500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6095367500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45584976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45584976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14995.676241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14995.676241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       398508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       398508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5310962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5310962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13327.116394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13327.116394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12437827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12437827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       369572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       369572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17608036500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17608036500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47644.400820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47644.400820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62297                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62297                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       307275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       307275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12960816000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12960816000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42179.858433                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42179.858433                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          359                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           359                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3458843000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3458843000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75788.662956                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75788.662956                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.304006                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58368184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            751422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.676970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.304006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          660                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117719472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117719472                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37054102                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           48249776                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          12325520                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     14473560                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14473560                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14473560                       # number of overall hits
system.cpu.icache.overall_hits::total        14473560                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          913                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            913                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          913                       # number of overall misses
system.cpu.icache.overall_misses::total           913                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     66264000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66264000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     66264000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66264000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14474473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14474473                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14474473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14474473                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72578.313253                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72578.313253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72578.313253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72578.313253                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          422                       # number of writebacks
system.cpu.icache.writebacks::total               422                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          913                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          913                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65351000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65351000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65351000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65351000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71578.313253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71578.313253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71578.313253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71578.313253                       # average overall mshr miss latency
system.cpu.icache.replacements                    422                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14473560                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14473560                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          913                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           913                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66264000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66264000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14474473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14474473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72578.313253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72578.313253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65351000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65351000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71578.313253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71578.313253                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.391369                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14474473                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15853.749179                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.391369                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28949859                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28949859                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  81839306000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101315146                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   85                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               571375                       # number of demand (read+write) hits
system.l2.demand_hits::total                   571460                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  85                       # number of overall hits
system.l2.overall_hits::.cpu.data              571375                       # number of overall hits
system.l2.overall_hits::total                  571460                       # number of overall hits
system.l2.demand_misses::.cpu.inst                828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180047                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180875                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               828                       # number of overall misses
system.l2.overall_misses::.cpu.data            180047                       # number of overall misses
system.l2.overall_misses::total                180875                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63039000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14564837000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14627876000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63039000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14564837000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14627876000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           751422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               752335                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          751422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              752335                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.906900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.239608                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240418                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.906900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.239608                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240418                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76134.057971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80894.638622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80872.845888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76134.057971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80894.638622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80872.845888                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68627                       # number of writebacks
system.l2.writebacks::total                     68627                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180865                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180865                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12763589500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12818302000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12763589500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12818302000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.239596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240405                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.239596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240405                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66157.799274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70893.864073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70872.208553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66157.799274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70893.864073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70872.208553                       # average overall mshr miss latency
system.l2.replacements                         115571                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       695146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           695146                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       695146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       695146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          402                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              402                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          402                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          402                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            179572                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                179572                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127703                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10613583000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10613583000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        307275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            307275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.415598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.415598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83111.461751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83111.461751                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9336553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9336553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.415598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.415598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73111.461751                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73111.461751                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63039000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63039000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.906900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76134.057971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76134.057971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54712500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54712500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66157.799274                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66157.799274                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        391803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            391803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3951254000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3951254000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       444147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        444147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75486.283051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75486.283051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3427036500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3427036500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65482.688449                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65482.688449                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63216.254997                       # Cycle average of tags in use
system.l2.tags.total_refs                     1502851                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.298139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.543850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       170.988813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62947.722334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964604                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65484                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12203995                       # Number of tag accesses
system.l2.tags.data_accesses                 12203995                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     68627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016070030750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4117                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4117                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              445421                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180865                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68627                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180865                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68627                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180865                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68627                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  122590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.926160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.162738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.809742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3862     93.81%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          254      6.17%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4117                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.662618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.635495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2776     67.43%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.27%     67.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1285     31.21%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      0.90%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4117                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11575360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4392128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    141.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   81536575000                       # Total gap between requests
system.mem_ctrls.avgGap                     326810.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11521792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4390400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 646730.801944972482                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 140785553.582284778357                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 53646593.728446327150                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          827                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       180038                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        68627                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20832000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5382344750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1846261828500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25189.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29895.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26902849.15                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11522432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11575360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4392128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4392128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          827                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       180038                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         180865                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        68627                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         68627                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       646731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    140793374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        141440105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       646731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       646731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     53667708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        53667708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     53667708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       646731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    140793374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       195107813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               180855                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               68600                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4224                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2012145500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             904275000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5403176750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11125.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29875.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132617                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              51405                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        65433                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   243.991870                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   134.754927                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   298.150609                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        38075     58.19%     58.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8684     13.27%     71.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1877      2.87%     74.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1190      1.82%     76.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8211     12.55%     88.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          566      0.87%     89.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1194      1.82%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          416      0.64%     92.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5220      7.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        65433                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11574720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4390400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              141.432284                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               53.646594                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       233585100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       124153425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      647476620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     179907300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6459866400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17998992600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16269247200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41913228645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.140568                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42108030750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2732600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  36998675250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       233606520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       124164810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      643828080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     178184700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6459866400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17366081700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  16802224800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41807957010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.854247                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43500621750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2732600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35606084250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53162                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68627                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46403                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127703                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127703                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       476760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 476760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15967488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15967488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180865                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180865    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180865                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           598535500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          962735250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            445060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       763773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          102196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           307275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          307275                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       444147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2248                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2253242                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2255490                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        85440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92580352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92665792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115571                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4392128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           867906                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000966                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 867068     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    838      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             867906                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  81839306000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1447145500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1369999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1127137491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
