SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx45
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory E:/my_files/course/projects/RS_decoder/Verilog/Error_Locations/ipcore_dir/
SET_PREFERENCE workingdirectory E:/my_files/course/projects/RS_decoder/Verilog/Error_Locations/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory E:/my_files/course/projects/RS_decoder/Verilog/Error_Locations/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory E:/my_files/course/projects/RS_decoder/Verilog/Error_Locations/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name cordic
SET_CORE_NAME Reed-Solomon Decoder
SET_CORE_VERSION 8.0
SET_CORE_VLNV xilinx.com:ip:rs_decoder:8.0
SET_CORE_CLASS com.xilinx.ip.rs_decoder_v8_0.rs_decoder_v8_0
SET_CORE_PATH E:/software.engineer/ISE/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/rs_decoder_v8_0
SET_CORE_GUIPATH E:/software.engineer/ISE/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/rs_decoder_v8_0/gui/rs_decoder_v8_0.tcl
SET_CORE_DATASHEET E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\rs_decoder_v8_0\doc\ds862_rs_decoder.pdf
SET_CORE_LICENSE_KEY rs_decoder@2011.10
ADD_CORE_DOCUMENT <E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\rs_decoder_v8_0\doc\rs_decoder_v8_0_readme.txt><rs_decoder_v8_0_readme.txt>
ADD_CORE_DOCUMENT <E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\rs_decoder_v8_0\doc\rs_decoder_v8_0_vinfo.html><rs_decoder_v8_0_vinfo.html>
ADD_CORE_DOCUMENT <E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\rs_decoder_v8_0\doc\ds862_rs_decoder.pdf><ds862_rs_decoder.pdf>
