# chipschips

## í”„ë¡œì íŠ¸ ê°œìš”
ì´ ì €ì¥ì†ŒëŠ” Verilog ê¸°ë°˜ ë””ì§€í„¸ íšŒë¡œ ì„¤ê³„ë¥¼ ìœ„í•œ í…œí”Œë¦¿ì…ë‹ˆë‹¤. VS Codeì—ì„œ ì½”ë”© í›„ Vivadoì—ì„œ ì‹œë®¬ë ˆì´ì…˜ì„ ì‹¤í–‰í•˜ë„ë¡ êµ¬ì„±ë˜ì–´ ìˆìŠµë‹ˆë‹¤.

## ë””ë ‰í† ë¦¬ ì„¤ëª…
- `src/`: ì£¼ìš” Verilog ì†ŒìŠ¤ì½”ë“œ
- `sim/`: í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì™€ ì‹œë®¬ë ˆì´ì…˜ ê´€ë ¨ íŒŒì¼
- `doc/`: ê²°ê³¼ íŒŒí˜• ìŠ¤í¬ë¦°ìƒ· ë˜ëŠ” pdf ë³´ê³ ì„œ

## ì‚¬ìš© ë°©ë²•
1. ì½”ë“œëŠ” VS Codeì—ì„œ ì‘ì„±í•©ë‹ˆë‹¤.
2. íŒ€ì›ì€ Vivadoì—ì„œ `.v` íŒŒì¼ì„ importí•˜ì—¬ ì‹¤í–‰í•©ë‹ˆë‹¤.
3. ê²°ê³¼ë¬¼ì€ `doc/`ì— ì €ì¥í•´ ê³µìœ í•©ë‹ˆë‹¤.

# 4-bit Adder (ì„ì‹œ Verilog Project)

## ğŸ“ Files
- `adder_4bit.v`: 4-bit ripple carry adder module
- `adder_4bit_tb.v`: Testbench to verify adder logic

## ğŸš€ How to Simulate
```bash
iverilog -o adder_tb adder_4bit.v adder_4bit_tb.v
vvp adder_tb
gtkwave adder_4bit_tb.vcd
