set_property PACKAGE_PIN M19 [get_ports clk]
set_property PACKAGE_PIN AA19 [get_ports rst]

set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst]

set_property PACKAGE_PIN V17 [get_ports btn]
set_property IOSTANDARD LVCMOS33 [get_ports btn]

create_clock -period 10.000 -waveform {0.000 5.000} clk


create_clock -period 5.000 -name rd_clk -waveform {0.000 2.500} rd_clk
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets rd_clk]
