CONFIG_ARM=y
CONFIG_BOARD_STM32L496G_DISCO=y
CONFIG_SOC_FAMILY_STM32=y
CONFIG_SOC_SERIES_STM32L4X=y
CONFIG_SOC_STM32L496XG=y
CONFIG_CORTEX_M_SYSTICK=y
# 80MHz system clock
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=80000000

# enable uart driver
CONFIG_SERIAL=y
CONFIG_UART_STM32=y
CONFIG_UART_STM32_PORT_2=y

# enable pinmux
CONFIG_PINMUX=y
CONFIG_PINMUX_STM32=y

# enable GPIOs
CONFIG_GPIO=y
CONFIG_GPIO_STM32=y
CONFIG_GPIO_STM32_PORTA=y
CONFIG_GPIO_STM32_PORTB=y
CONFIG_GPIO_STM32_PORTC=y
CONFIG_GPIO_STM32_PORTD=y
CONFIG_GPIO_STM32_PORTE=y
CONFIG_GPIO_STM32_PORTF=y
CONFIG_GPIO_STM32_PORTG=y
CONFIG_GPIO_STM32_PORTH=y

# clock configuration
CONFIG_CLOCK_CONTROL=y
CONFIG_CLOCK_CONTROL_STM32_CUBE=y
# SYSCLK selection
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
# PLL configuration
CONFIG_CLOCK_STM32_PLL_SRC_HSI
# produce 80MHz clock at PLL output
CONFIG_CLOCK_STM32_PLL_M_DIVISOR=1
CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER=20
CONFIG_CLOCK_STM32_PLL_P_DIVISOR=7
CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=2
CONFIG_CLOCK_STM32_PLL_R_DIVISOR=4
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
CONFIG_CLOCK_STM32_APB1_PRESCALER=1
CONFIG_CLOCK_STM32_APB2_PRESCALER=1

# console
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y
CONFIG_UART_CONSOLE_ON_DEV_NAME="UART_2"

#enable pwm
CONFIG_PWM=y
CONFIG_PWM_STM32=y
CONFIG_PWM_STM32_2=y

#enable DTS
CONFIG_HAS_DTS=y

#enable PSRAM
CONFIG_MEMORY=y
CONFIG_STM32_FMC=y
CONFIG_STM32_FMC_NOR_SRAM_BANK_2=y
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_TYPE_PSRAM=y
# Timings for SRAM IS66WV51216EBLL-70BLI
# 60ns with a clock at 80 MHz (period of 12.5 ns)
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_ADDR_SETUP_TIME=5
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_ADDR_HOLD_TIME=0
# 30ns with a clock at 80 MHz (period of 12.5 ns)
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_DATA_SETUP_TIME=3
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_DATA_LATENCY=2
# 5ns with a clock at 80 MHz (perido of 12.5 ns)
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_BUS_TURNAROUND_DURATION=1
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_CLK_DIVISION=2
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_ACCESS_MODE_A=y
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_WAIT_SIGNAL_POLARITY_LOW=y
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_TIMING_BEFORE_WS=y
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_WRITE_ENABLE=y
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_CONTINUOUS_CLOCK_SYNC_ONLY=y
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_PAGE_SIZE_NONE=y
CONFIG_STM32_FMC_NOR_SRAM_BANK_2_16BIT=y
