Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 11 10:41:15 2017
| Host         : LAPTOP-L1N8U9P6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file WiFi_wrapper_timing_summary_routed.rpt -rpx WiFi_wrapper_timing_summary_routed.rpx
| Design       : WiFi_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.828        0.000                      0                12533        0.025        0.000                      0                12501        3.000        0.000                       0                  4894  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk                 {0.000 20.000}     40.000          25.000          
WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk                 {0.000 20.000}     40.000          25.000          
WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                               {0.000 5.000}      10.000          100.000         
  clk_out1_WiFi_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clk_out2_WiFi_clk_wiz_1_0                             {0.000 10.000}     20.000          50.000          
  clkfbout_WiFi_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk                      37.135        0.000                      0                  102        0.069        0.000                      0                  102       18.750        0.000                       0                    64  
WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk                      35.928        0.000                      0                   65        0.121        0.000                      0                   65       19.500        0.000                       0                    64  
WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.748        0.000                      0                  223        0.106        0.000                      0                  223       15.686        0.000                       0                   240  
WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.193        0.000                      0                   47        0.144        0.000                      0                   47       16.166        0.000                       0                    39  
sys_clock                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_WiFi_clk_wiz_1_0                                   0.828        0.000                      0                11895        0.025        0.000                      0                11879        3.750        0.000                       0                  4397  
  clk_out2_WiFi_clk_wiz_1_0                                  15.535        0.000                      0                  165        0.117        0.000                      0                  165        9.020        0.000                       0                    86  
  clkfbout_WiFi_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_WiFi_clk_wiz_1_0                WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk        8.764        0.000                      0                    4                                                                        
clk_out2_WiFi_clk_wiz_1_0                WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk       15.866        0.000                      0                    6        0.455        0.000                      0                    6  
clk_out1_WiFi_clk_wiz_1_0                WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk        8.866        0.000                      0                    4                                                                        
WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  clk_out1_WiFi_clk_wiz_1_0                     38.624        0.000                      0                    4                                                                        
WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  clk_out1_WiFi_clk_wiz_1_0                     38.764        0.000                      0                    4                                                                        
clk_out2_WiFi_clk_wiz_1_0                clk_out1_WiFi_clk_wiz_1_0                      7.517        0.000                      0                    1        0.215        0.000                      0                    1  
WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  clk_out2_WiFi_clk_wiz_1_0                     13.111        0.000                      0                    5        2.337        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk       38.388        0.000                      0                    2        0.452        0.000                      0                    2  
**async_default**                        clk_out1_WiFi_clk_wiz_1_0                clk_out1_WiFi_clk_wiz_1_0                      8.256        0.000                      0                    6        0.445        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  To Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.135ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.704ns (25.977%)  route 2.006ns (74.023%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.612     3.454    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDCE (Prop_fdce_C_Q)         0.456     3.910 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.819     4.730    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_reg[2][2]
    SLICE_X35Y120        LUT6 (Prop_lut6_I1_O)        0.124     4.854 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2__0/O
                         net (fo=1, routed)           0.659     5.513    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2__0_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I0_O)        0.124     5.637 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1__0/O
                         net (fo=2, routed)           0.528     6.164    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[3]
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X33Y121        FDPE (Setup_fdpe_C_D)       -0.081    43.299    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.299    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                 37.135    

Slack (MET) :             37.338ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.704ns (27.927%)  route 1.817ns (72.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.612     3.454    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDCE (Prop_fdce_C_Q)         0.456     3.910 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.819     4.730    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_reg[2][2]
    SLICE_X35Y120        LUT6 (Prop_lut6_I1_O)        0.124     4.854 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2__0/O
                         net (fo=1, routed)           0.659     5.513    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2__0_n_0
    SLICE_X34Y121        LUT6 (Prop_lut6_I0_O)        0.124     5.637 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1__0/O
                         net (fo=2, routed)           0.338     5.975    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[3]
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X33Y121        FDPE (Setup_fdpe_C_D)       -0.067    43.313    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.313    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 37.338    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.580ns (33.198%)  route 1.167ns (66.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.613     3.455    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDPE (Prop_fdpe_C_Q)         0.456     3.911 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.826     4.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X34Y121        LUT2 (Prop_lut2_I1_O)        0.124     4.861 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.341     5.202    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X34Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.847    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         42.847    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.580ns (33.198%)  route 1.167ns (66.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.613     3.455    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDPE (Prop_fdpe_C_Q)         0.456     3.911 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.826     4.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X34Y121        LUT2 (Prop_lut2_I1_O)        0.124     4.861 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.341     5.202    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X34Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.847    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         42.847    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.580ns (33.198%)  route 1.167ns (66.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.613     3.455    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDPE (Prop_fdpe_C_Q)         0.456     3.911 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.826     4.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X34Y121        LUT2 (Prop_lut2_I1_O)        0.124     4.861 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.341     5.202    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X34Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.847    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         42.847    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.580ns (33.198%)  route 1.167ns (66.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.613     3.455    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDPE (Prop_fdpe_C_Q)         0.456     3.911 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.826     4.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X34Y121        LUT2 (Prop_lut2_I1_O)        0.124     4.861 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.341     5.202    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X34Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.847    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         42.847    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.580ns (33.198%)  route 1.167ns (66.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.613     3.455    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDPE (Prop_fdpe_C_Q)         0.456     3.911 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.826     4.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X34Y121        LUT2 (Prop_lut2_I1_O)        0.124     4.861 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.341     5.202    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X34Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.847    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         42.847    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.580ns (33.198%)  route 1.167ns (66.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.613     3.455    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDPE (Prop_fdpe_C_Q)         0.456     3.911 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.826     4.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X34Y121        LUT2 (Prop_lut2_I1_O)        0.124     4.861 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.341     5.202    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X34Y120        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.847    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         42.847    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.580ns (33.198%)  route 1.167ns (66.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.613     3.455    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDPE (Prop_fdpe_C_Q)         0.456     3.911 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.826     4.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X34Y121        LUT2 (Prop_lut2_I1_O)        0.124     4.861 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.341     5.202    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X34Y120        RAMS32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMS32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X34Y120        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    42.847    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         42.847    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.580ns (33.198%)  route 1.167ns (66.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.613     3.455    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDPE (Prop_fdpe_C_Q)         0.456     3.911 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.826     4.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X34Y121        LUT2 (Prop_lut2_I1_O)        0.124     4.861 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__0/O
                         net (fo=20, routed)          0.341     5.202    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X34Y120        RAMS32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMS32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X34Y120        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    42.847    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         42.847    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                 37.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.209     1.620    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.551    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.209     1.620    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.551    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.209     1.620    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.551    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.209     1.620    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.551    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.209     1.620    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.551    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.209     1.620    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.551    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.209     1.620    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X34Y120        RAMS32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMS32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.551    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.209     1.620    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X34Y120        RAMS32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMS32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.551    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.004%)  route 0.156ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.156     1.567    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.497    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.004%)  route 0.156ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.557     1.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X35Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.128     1.411 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.156     1.567    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y120        RAMD32                                       r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.369     1.296    
    SLICE_X34Y120        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.497    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/I
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y121  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y121  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y121  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y121  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X33Y122  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X33Y122  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y122  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y122  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X32Y122  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         20.000      18.750     SLICE_X34Y120  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  To Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       35.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.928ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.828ns (21.153%)  route 3.086ns (78.847%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.436ns = ( 43.436 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/phy_tx_clk
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     4.325 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=1, routed)           0.712     5.037    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X11Y121        LUT2 (Prop_lut2_I0_O)        0.124     5.161 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1__0/O
                         net (fo=14, routed)          0.978     6.139    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/fifo_tx_en_reg[0]
    SLICE_X9Y122         LUT6 (Prop_lut6_I5_O)        0.124     6.263 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0/O
                         net (fo=1, routed)           0.877     7.140    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I5_O)        0.124     7.264 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.519     7.783    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[2]
    SLICE_X9Y122         FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.497    43.436    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/phy_tx_clk
    SLICE_X9Y122         FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.391    43.828    
                         clock uncertainty           -0.035    43.792    
    SLICE_X9Y122         FDPE (Setup_fdpe_C_D)       -0.081    43.711    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         43.711    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 35.928    

Slack (MET) :             36.558ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.828ns (24.389%)  route 2.567ns (75.611%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.436ns = ( 43.436 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/phy_tx_clk
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     4.325 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=1, routed)           0.712     5.037    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X11Y121        LUT2 (Prop_lut2_I0_O)        0.124     5.161 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1__0/O
                         net (fo=14, routed)          0.978     6.139    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/fifo_tx_en_reg[0]
    SLICE_X9Y122         LUT6 (Prop_lut6_I5_O)        0.124     6.263 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0/O
                         net (fo=1, routed)           0.877     7.140    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I5_O)        0.124     7.264 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.000     7.264    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[2]
    SLICE_X9Y122         FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.497    43.436    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/phy_tx_clk
    SLICE_X9Y122         FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.391    43.828    
                         clock uncertainty           -0.035    43.792    
    SLICE_X9Y122         FDPE (Setup_fdpe_C_D)        0.029    43.821    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.821    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                 36.558    

Slack (MET) :             37.069ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.642ns (23.206%)  route 2.125ns (76.794%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 43.441 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/phy_tx_clk
    SLICE_X10Y122        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDCE (Prop_fdce_C_Q)         0.518     4.387 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.134     5.521    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRB1
    SLICE_X10Y120        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.645 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.991     6.635    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5_n_2
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.502    43.441    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/phy_tx_clk
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.407    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X11Y121        FDCE (Setup_fdce_C_D)       -0.109    43.704    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         43.704    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 37.069    

Slack (MET) :             37.345ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.664ns (28.513%)  route 1.665ns (71.487%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 43.441 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/phy_tx_clk
    SLICE_X10Y122        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDCE (Prop_fdce_C_Q)         0.518     4.387 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.142     5.529    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRA1
    SLICE_X10Y120        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.675 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.523     6.198    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5_n_1
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.502    43.441    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/phy_tx_clk
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.407    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X11Y121        FDCE (Setup_fdce_C_D)       -0.271    43.542    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         43.542    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                 37.345    

Slack (MET) :             37.380ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.808ns (35.137%)  route 1.492ns (64.863%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 43.441 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/phy_tx_clk
    SLICE_X10Y122        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDCE (Prop_fdce_C_Q)         0.478     4.347 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=8, routed)           1.156     5.503    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X10Y120        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.330     5.833 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.336     6.168    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5_n_5
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.502    43.441    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/phy_tx_clk
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.407    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X11Y121        FDCE (Setup_fdce_C_D)       -0.265    43.548    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         43.548    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                 37.380    

Slack (MET) :             37.501ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.670ns (31.323%)  route 1.469ns (68.677%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 43.441 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/phy_tx_clk
    SLICE_X10Y122        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDCE (Prop_fdce_C_Q)         0.518     4.387 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.134     5.521    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRB1
    SLICE_X10Y120        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     5.673 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.335     6.008    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5_n_3
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.502    43.441    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/phy_tx_clk
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.407    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X11Y121        FDCE (Setup_fdce_C_D)       -0.305    43.508    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         43.508    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 37.501    

Slack (MET) :             37.636ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.779ns (34.384%)  route 1.487ns (65.616%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 43.441 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/phy_tx_clk
    SLICE_X10Y122        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDCE (Prop_fdce_C_Q)         0.478     4.347 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=8, routed)           1.156     5.503    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRC0
    SLICE_X10Y120        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.301     5.804 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.331     6.134    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5_n_4
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.502    43.441    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/phy_tx_clk
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.407    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X11Y121        FDCE (Setup_fdce_C_D)       -0.043    43.770    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         43.770    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                 37.636    

Slack (MET) :             37.662ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.911%)  route 1.498ns (72.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 43.441 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/phy_tx_clk
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     4.325 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=1, routed)           0.712     5.037    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X11Y121        LUT2 (Prop_lut2_I0_O)        0.124     5.161 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1__0/O
                         net (fo=14, routed)          0.786     5.947    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/fifo_tx_en_reg[0]
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.502    43.441    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/phy_tx_clk
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.407    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X11Y121        FDCE (Setup_fdce_C_CE)      -0.205    43.608    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         43.608    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                 37.662    

Slack (MET) :             37.662ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.911%)  route 1.498ns (72.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 43.441 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/phy_tx_clk
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     4.325 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=1, routed)           0.712     5.037    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X11Y121        LUT2 (Prop_lut2_I0_O)        0.124     5.161 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1__0/O
                         net (fo=14, routed)          0.786     5.947    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/fifo_tx_en_reg[0]
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.502    43.441    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/phy_tx_clk
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.407    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X11Y121        FDCE (Setup_fdce_C_CE)      -0.205    43.608    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         43.608    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                 37.662    

Slack (MET) :             37.662ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.911%)  route 1.498ns (72.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 43.441 - 40.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.616     3.869    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/phy_tx_clk
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     4.325 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=1, routed)           0.712     5.037    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X11Y121        LUT2 (Prop_lut2_I0_O)        0.124     5.161 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1__0/O
                         net (fo=14, routed)          0.786     5.947    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/fifo_tx_en_reg[0]
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X14Y127        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.849    41.849    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.940 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.502    43.441    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/phy_tx_clk
    SLICE_X11Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.407    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X11Y121        FDCE (Setup_fdce_C_CE)      -0.205    43.608    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         43.608    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                 37.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.561     1.477    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/phy_tx_clk
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.674    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/s_level_out_d1_cdc_to
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.828     1.887    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/phy_tx_clk
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.410     1.477    
    SLICE_X11Y122        FDRE (Hold_fdre_C_D)         0.076     1.553    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.561     1.477    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_tx_clk
    SLICE_X13Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.674    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X13Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.830     1.888    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_tx_clk
    SLICE_X13Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.411     1.477    
    SLICE_X13Y121        FDPE (Hold_fdpe_C_D)         0.075     1.552    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.561     1.477    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/phy_tx_clk
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.674    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/s_level_out_d1_cdc_to
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.828     1.887    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/phy_tx_clk
    SLICE_X11Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.410     1.477    
    SLICE_X11Y122        FDRE (Hold_fdre_C_D)         0.071     1.548    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.559     1.475    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_tx_clk
    SLICE_X13Y123        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098     1.715    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/in0[0]
    SLICE_X12Y123        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.826     1.885    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/phy_tx_clk
    SLICE_X12Y123        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.397     1.488    
    SLICE_X12Y123        FDRE (Hold_fdre_C_D)         0.085     1.573    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.558     1.474    WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/CLK
    SLICE_X12Y125        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.694    WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/s_level_out_d1_cdc_to
    SLICE_X12Y125        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.826     1.884    WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/CLK
    SLICE_X12Y125        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.410     1.474    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.064     1.538    WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.559     1.475    WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/CLK
    SLICE_X14Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y126        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.695    WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/s_level_out_d1_cdc_to
    SLICE_X14Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.826     1.885    WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/CLK
    SLICE_X14Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.410     1.475    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.060     1.535    WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.559     1.475    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/phy_tx_clk
    SLICE_X8Y123         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.695    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X8Y123         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.826     1.885    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/phy_tx_clk
    SLICE_X8Y123         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.410     1.475    
    SLICE_X8Y123         FDCE (Hold_fdce_C_D)         0.060     1.535    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.561     1.477    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/phy_tx_clk
    SLICE_X8Y122         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.697    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X8Y122         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.828     1.887    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/phy_tx_clk
    SLICE_X8Y122         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.410     1.477    
    SLICE_X8Y122         FDCE (Hold_fdce_C_D)         0.060     1.537    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.561     1.477    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/phy_tx_clk
    SLICE_X10Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDCE (Prop_fdce_C_Q)         0.164     1.641 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.697    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X10Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.830     1.888    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/phy_tx_clk
    SLICE_X10Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.411     1.477    
    SLICE_X10Y121        FDCE (Hold_fdce_C_D)         0.060     1.537    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.559     1.475    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/phy_tx_clk
    SLICE_X8Y123         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.695    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X8Y123         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.030     1.030    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.059 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.826     1.885    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/phy_tx_clk
    SLICE_X8Y123         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.410     1.475    
    SLICE_X8Y123         FDCE (Hold_fdce_C_D)         0.053     1.528    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X12Y125  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X12Y125  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X11Y122  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X12Y125  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X12Y125  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X11Y122  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X11Y122  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X11Y122  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X11Y122  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X12Y126  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X12Y126  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X14Y126  WiFi_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X12Y125  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X12Y125  WiFi_i/axi_ethernetlite_0/U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C



---------------------------------------------------------------------------------------------------
From Clock:  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.748ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.766ns (30.054%)  route 1.783ns (69.946%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 20.042 - 16.667 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.633     3.810    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X46Y99         FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     4.328 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.146     5.474    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/tdi_shifter_reg[0][7]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.598 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.313     5.912    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X46Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.036 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.323     6.359    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    18.450    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.541 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.501    20.042    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.302    20.344    
                         clock uncertainty           -0.035    20.308    
    SLICE_X48Y100        FDRE (Setup_fdre_C_CE)      -0.202    20.106    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.106    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                 13.748    

Slack (MET) :             13.887ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.750ns  (logic 0.707ns (25.708%)  route 2.043ns (74.292%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 36.708 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.464 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.621    20.464    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.459    20.923 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.193    22.115    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/sync
    SLICE_X50Y102        LUT6 (Prop_lut6_I1_O)        0.124    22.239 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.851    23.090    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/p_22_out__0
    SLICE_X49Y102        LUT6 (Prop_lut6_I1_O)        0.124    23.214 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.214    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_31
    SLICE_X49Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.501    36.708    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.397    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X49Y102        FDCE (Setup_fdce_C_D)        0.031    37.101    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.101    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 13.887    

Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.574ns  (logic 0.707ns (27.464%)  route 1.867ns (72.536%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.464 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.621    20.464    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.459    20.923 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.609    21.532    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.656 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.258    22.914    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y99         LUT6 (Prop_lut6_I0_O)        0.124    23.038 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.038    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[4]
    SLICE_X44Y99         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.513    36.721    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y99         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.302    37.023    
                         clock uncertainty           -0.035    36.988    
    SLICE_X44Y99         FDCE (Setup_fdce_C_D)        0.031    37.019    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                         -23.038    
  -------------------------------------------------------------------
                         slack                                 13.980    

Slack (MET) :             14.022ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.546ns  (logic 0.733ns (28.786%)  route 1.813ns (71.214%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 36.719 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.464 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.621    20.464    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.459    20.923 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.609    21.532    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.656 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.204    22.860    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.150    23.010 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.010    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[0]
    SLICE_X48Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.511    36.719    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.302    37.021    
                         clock uncertainty           -0.035    36.986    
    SLICE_X48Y98         FDCE (Setup_fdce_C_D)        0.047    37.033    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.033    
                         arrival time                         -23.010    
  -------------------------------------------------------------------
                         slack                                 14.022    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.327ns  (logic 0.707ns (30.380%)  route 1.620ns (69.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 36.710 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.464 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.621    20.464    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.459    20.923 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.609    21.532    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.656 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.011    22.667    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.124    22.791 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.791    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[6]
    SLICE_X44Y100        FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.503    36.710    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y100        FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.380    37.090    
                         clock uncertainty           -0.035    37.055    
    SLICE_X44Y100        FDCE (Setup_fdce_C_D)        0.029    37.084    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.084    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.313ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.353ns  (logic 0.733ns (31.149%)  route 1.620ns (68.851%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 36.710 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.464 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.621    20.464    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.459    20.923 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.609    21.532    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.656 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.011    22.667    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y100        LUT5 (Prop_lut5_I0_O)        0.150    22.817 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.817    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[7]
    SLICE_X44Y100        FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.503    36.710    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y100        FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.380    37.090    
                         clock uncertainty           -0.035    37.055    
    SLICE_X44Y100        FDCE (Setup_fdce_C_D)        0.075    37.130    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                         -22.817    
  -------------------------------------------------------------------
                         slack                                 14.313    

Slack (MET) :             14.335ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.219ns  (logic 0.707ns (31.856%)  route 1.512ns (68.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.464 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.621    20.464    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.459    20.923 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.609    21.532    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.656 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.903    22.559    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.124    22.683 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.683    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[1]
    SLICE_X44Y99         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.513    36.721    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y99         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.302    37.023    
                         clock uncertainty           -0.035    36.988    
    SLICE_X44Y99         FDCE (Setup_fdce_C_D)        0.031    37.019    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                         -22.683    
  -------------------------------------------------------------------
                         slack                                 14.335    

Slack (MET) :             14.351ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.247ns  (logic 0.735ns (32.705%)  route 1.512ns (67.295%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.464 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.621    20.464    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.459    20.923 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.609    21.532    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.656 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.903    22.559    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.152    22.711 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.711    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[5]
    SLICE_X44Y99         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.513    36.721    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y99         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.302    37.023    
                         clock uncertainty           -0.035    36.988    
    SLICE_X44Y99         FDCE (Setup_fdce_C_D)        0.075    37.063    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.063    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 14.351    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.212ns  (logic 0.707ns (31.967%)  route 1.505ns (68.033%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 36.708 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.464 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.621    20.464    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.459    20.923 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.193    22.115    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/sync
    SLICE_X50Y102        LUT6 (Prop_lut6_I1_O)        0.124    22.239 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.312    22.552    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/p_22_out__0
    SLICE_X49Y102        LUT6 (Prop_lut6_I1_O)        0.124    22.676 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.676    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_32
    SLICE_X49Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.501    36.708    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.397    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X49Y102        FDCE (Setup_fdce_C_D)        0.031    37.101    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.101    
                         arrival time                         -22.676    
  -------------------------------------------------------------------
                         slack                                 14.425    

Slack (MET) :             14.568ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.986ns  (logic 0.707ns (35.593%)  route 1.279ns (64.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 36.721 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.464 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.621    20.464    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y100        FDRE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.459    20.923 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.609    21.532    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.656 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.670    22.326    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.124    22.450 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.450    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[2]
    SLICE_X45Y99         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.513    36.721    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y99         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.302    37.023    
                         clock uncertainty           -0.035    36.988    
    SLICE_X45Y99         FDCE (Setup_fdce_C_D)        0.031    37.019    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                         -22.450    
  -------------------------------------------------------------------
                         slack                                 14.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.654%)  route 0.304ns (68.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.563     1.425    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X57Y96         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.304     1.871    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X49Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.836     1.833    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.140     1.693    
    SLICE_X49Y98         FDCE (Hold_fdce_C_D)         0.071     1.764    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.098%)  route 0.329ns (63.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.564     1.426    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X44Y105        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDCE (Prop_fdce_C_Q)         0.141     1.567 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/Q
                         net (fo=7, routed)           0.329     1.896    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A2
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.941 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.941    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X45Y99         FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.837     1.834    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X45Y99         FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.135     1.699    
    SLICE_X45Y99         FDCE (Hold_fdce_C_D)         0.091     1.790    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.565     1.427    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X49Y99         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.678    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X49Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.836     1.833    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.390     1.443    
    SLICE_X49Y98         FDCE (Hold_fdce_C_D)         0.075     1.518    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.563     1.425    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X47Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.114     1.681    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][4]
    SLICE_X46Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.726 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.726    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X46Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.833     1.831    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X46Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.393     1.438    
    SLICE_X46Y102        FDCE (Hold_fdce_C_D)         0.121     1.559    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.566%)  route 0.062ns (27.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.562     1.424    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X46Y106        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDCE (Prop_fdce_C_Q)         0.164     1.588 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.062     1.650    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X47Y106        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.832     1.830    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X47Y106        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                         clock pessimism             -0.393     1.437    
    SLICE_X47Y106        FDCE (Hold_fdce_C_D)         0.046     1.483    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.562     1.424    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y85         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.129     1.694    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[13]
    SLICE_X67Y85         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.833     1.830    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y85         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.369     1.461    
    SLICE_X67Y85         FDCE (Hold_fdce_C_D)         0.066     1.527    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.562     1.424    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X47Y105        FDPE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDPE (Prop_fdpe_C_Q)         0.128     1.552 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.669    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X46Y105        SRL16E                                       r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.832     1.830    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X46Y105        SRL16E                                       r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.393     1.437    
    SLICE_X46Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.500    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.960%)  route 0.349ns (68.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.565     1.427    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X46Y99         FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.591 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.349     1.940    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X46Y100        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.833     1.831    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X46Y100        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                         clock pessimism             -0.135     1.696    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.075     1.771    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.564     1.426    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X45Y105        FDPE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.567 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/Q
                         net (fo=1, routed)           0.122     1.689    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[1]
    SLICE_X44Y103        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.833     1.831    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X44Y103        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
                         clock pessimism             -0.389     1.442    
    SLICE_X44Y103        FDCE (Hold_fdce_C_D)         0.070     1.512    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.562     1.424    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X47Y105        FDPE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDPE (Prop_fdpe_C_Q)         0.128     1.552 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.120     1.672    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X46Y105        SRL16E                                       r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.832     1.830    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X46Y105        SRL16E                                       r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.393     1.437    
    SLICE_X46Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.493    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  WiFi_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X48Y100  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X49Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X46Y102  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X48Y103  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X48Y103  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X48Y103  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X48Y103  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X48Y103  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X48Y103  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y100  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y100  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y100  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y100  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y100  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y100  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y100  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y100  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y100  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y100  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y104  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y104  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y99   WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y105  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y105  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y105  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y99   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y99   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y99   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X38Y100  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.193ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.208ns  (logic 0.712ns (16.919%)  route 3.496ns (83.080%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 35.770 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.130    22.959    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.124    23.083 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.498    23.581    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X53Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.437    35.770    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.337    36.107    
                         clock uncertainty           -0.035    36.072    
    SLICE_X53Y98         FDCE (Setup_fdce_C_CE)      -0.298    35.774    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.774    
                         arrival time                         -23.581    
  -------------------------------------------------------------------
                         slack                                 12.193    

Slack (MET) :             12.193ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.208ns  (logic 0.712ns (16.919%)  route 3.496ns (83.080%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 35.770 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.130    22.959    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.124    23.083 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.498    23.581    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X53Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.437    35.770    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y98         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.337    36.107    
                         clock uncertainty           -0.035    36.072    
    SLICE_X53Y98         FDCE (Setup_fdce_C_CE)      -0.298    35.774    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.774    
                         arrival time                         -23.581    
  -------------------------------------------------------------------
                         slack                                 12.193    

Slack (MET) :             12.231ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.299ns  (logic 0.712ns (16.562%)  route 3.587ns (83.438%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 35.895 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.051    22.880    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    23.004 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.668    23.672    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y97         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.562    35.895    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y97         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.337    36.232    
                         clock uncertainty           -0.035    36.197    
    SLICE_X54Y97         FDCE (Setup_fdce_C_CE)      -0.295    35.902    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.902    
                         arrival time                         -23.672    
  -------------------------------------------------------------------
                         slack                                 12.231    

Slack (MET) :             12.497ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.699ns  (logic 0.712ns (15.152%)  route 3.987ns (84.848%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 36.565 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.051    22.880    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    23.004 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.068    24.071    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.232    36.565    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.337    36.902    
                         clock uncertainty           -0.035    36.867    
    SLICE_X61Y93         FDCE (Setup_fdce_C_CE)      -0.298    36.569    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.569    
                         arrival time                         -24.071    
  -------------------------------------------------------------------
                         slack                                 12.497    

Slack (MET) :             12.497ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.699ns  (logic 0.712ns (15.152%)  route 3.987ns (84.848%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 36.565 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.051    22.880    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    23.004 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.068    24.071    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.232    36.565    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.337    36.902    
                         clock uncertainty           -0.035    36.867    
    SLICE_X61Y93         FDCE (Setup_fdce_C_CE)      -0.298    36.569    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.569    
                         arrival time                         -24.071    
  -------------------------------------------------------------------
                         slack                                 12.497    

Slack (MET) :             12.497ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.699ns  (logic 0.712ns (15.152%)  route 3.987ns (84.848%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 36.565 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.051    22.880    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    23.004 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.068    24.071    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.232    36.565    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.337    36.902    
                         clock uncertainty           -0.035    36.867    
    SLICE_X61Y93         FDCE (Setup_fdce_C_CE)      -0.298    36.569    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.569    
                         arrival time                         -24.071    
  -------------------------------------------------------------------
                         slack                                 12.497    

Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.552ns  (logic 0.712ns (15.642%)  route 3.840ns (84.358%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.454 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.051    22.880    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    23.004 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.921    23.924    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y94         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.121    36.454    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y94         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.337    36.791    
                         clock uncertainty           -0.035    36.755    
    SLICE_X59Y94         FDCE (Setup_fdce_C_CE)      -0.298    36.457    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.457    
                         arrival time                         -23.924    
  -------------------------------------------------------------------
                         slack                                 12.533    

Slack (MET) :             12.540ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.396ns  (logic 0.712ns (16.197%)  route 3.684ns (83.803%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 36.302 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.051    22.880    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    23.004 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.765    23.768    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y96         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.969    36.302    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y96         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.337    36.639    
                         clock uncertainty           -0.035    36.603    
    SLICE_X58Y96         FDCE (Setup_fdce_C_CE)      -0.295    36.308    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.308    
                         arrival time                         -23.768    
  -------------------------------------------------------------------
                         slack                                 12.540    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.545ns  (logic 0.712ns (15.665%)  route 3.833ns (84.335%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 36.561 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.051    22.880    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    23.004 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.914    23.918    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.228    36.561    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.337    36.898    
                         clock uncertainty           -0.035    36.863    
    SLICE_X58Y93         FDCE (Setup_fdce_C_CE)      -0.295    36.568    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.568    
                         arrival time                         -23.918    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.545ns  (logic 0.712ns (15.665%)  route 3.833ns (84.335%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 36.561 - 33.333 ) 
    Source Clock Delay      (SCD):    2.706ns = ( 19.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.706    19.372    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.340    19.712 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=7, routed)           1.203    20.915    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[6]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.124    21.039 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.666    21.705    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.124    21.829 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.051    22.880    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    23.004 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.914    23.918    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.228    36.561    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y93         FDCE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.337    36.898    
                         clock uncertainty           -0.035    36.863    
    SLICE_X58Y93         FDCE (Setup_fdce_C_CE)      -0.295    36.568    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.568    
                         arrival time                         -23.918    
  -------------------------------------------------------------------
                         slack                                 12.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.401ns  (logic 0.163ns (40.610%)  route 0.238ns (59.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 17.943 - 16.667 ) 
    Source Clock Delay      (SCD):    0.829ns = ( 17.496 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.829    17.496    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.118    17.614 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.158    17.771    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045    17.816 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.081    17.897    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.277    17.943    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X44Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.115    17.828    
    SLICE_X44Y102        FDCE (Hold_fdce_C_CE)       -0.075    17.753    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.753    
                         arrival time                          17.897    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.521ns  (logic 0.163ns (31.289%)  route 0.358ns (68.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 17.884 - 16.667 ) 
    Source Clock Delay      (SCD):    0.829ns = ( 17.496 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.829    17.496    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.118    17.614 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.158    17.771    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045    17.816 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.200    18.017    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X47Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.217    17.884    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.115    17.769    
    SLICE_X47Y101        FDCE (Hold_fdce_C_CE)       -0.075    17.694    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.694    
                         arrival time                          18.017    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.521ns  (logic 0.163ns (31.289%)  route 0.358ns (68.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 17.884 - 16.667 ) 
    Source Clock Delay      (SCD):    0.829ns = ( 17.496 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.829    17.496    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.118    17.614 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.158    17.771    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045    17.816 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.200    18.017    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X47Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.217    17.884    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.115    17.769    
    SLICE_X47Y101        FDCE (Hold_fdce_C_CE)       -0.075    17.694    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.694    
                         arrival time                          18.017    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.521ns  (logic 0.163ns (31.289%)  route 0.358ns (68.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 17.884 - 16.667 ) 
    Source Clock Delay      (SCD):    0.829ns = ( 17.496 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.829    17.496    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.118    17.614 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.158    17.771    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045    17.816 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.200    18.017    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X47Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.217    17.884    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.115    17.769    
    SLICE_X47Y101        FDCE (Hold_fdce_C_CE)       -0.075    17.694    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.694    
                         arrival time                          18.017    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.521ns  (logic 0.163ns (31.289%)  route 0.358ns (68.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 17.884 - 16.667 ) 
    Source Clock Delay      (SCD):    0.829ns = ( 17.496 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.829    17.496    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.118    17.614 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.158    17.771    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045    17.816 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.200    18.017    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X47Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.217    17.884    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.115    17.769    
    SLICE_X47Y101        FDCE (Hold_fdce_C_CE)       -0.075    17.694    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.694    
                         arrival time                          18.017    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.163ns (28.406%)  route 0.411ns (71.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 17.917 - 16.667 ) 
    Source Clock Delay      (SCD):    0.829ns = ( 17.496 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.829    17.496    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.118    17.614 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.158    17.771    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045    17.816 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.253    18.069    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X47Y100        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.251    17.917    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y100        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.115    17.802    
    SLICE_X47Y100        FDCE (Hold_fdce_C_CE)       -0.075    17.727    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.727    
                         arrival time                          18.069    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.163ns (28.406%)  route 0.411ns (71.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 17.917 - 16.667 ) 
    Source Clock Delay      (SCD):    0.829ns = ( 17.496 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.829    17.496    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.118    17.614 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.158    17.771    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045    17.816 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.253    18.069    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X47Y100        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.251    17.917    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y100        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.115    17.802    
    SLICE_X47Y100        FDCE (Hold_fdce_C_CE)       -0.075    17.727    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.727    
                         arrival time                          18.069    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.163ns (30.844%)  route 0.365ns (69.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.170     1.170    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.118     1.288 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.365     1.653    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_SYS_Rst
    SLICE_X50Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.698 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.698    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X50Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.350     1.350    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.180     1.170    
    SLICE_X50Y101        FDCE (Hold_fdce_C_D)         0.064     1.234    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.511ns  (logic 0.157ns (30.728%)  route 0.354ns (69.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 17.843 - 16.667 ) 
    Source Clock Delay      (SCD):    1.014ns = ( 17.681 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.014    17.681    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDCE (Prop_fdce_C_Q)         0.112    17.793 f  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.220    18.013    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X48Y101        LUT1 (Prop_lut1_I0_O)        0.045    18.058 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.134    18.192    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0
    SLICE_X48Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.176    17.843    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.162    17.681    
    SLICE_X48Y101        FDCE (Hold_fdce_C_D)         0.034    17.715    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.715    
                         arrival time                          18.192    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.529ns  (logic 0.163ns (30.834%)  route 0.366ns (69.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns = ( 17.642 - 16.667 ) 
    Source Clock Delay      (SCD):    0.829ns = ( 17.496 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.829    17.496    WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y102        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.118    17.614 r  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.158    17.771    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I1_O)        0.045    17.816 r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.208    18.024    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X45Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.975    17.642    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y101        FDCE                                         r  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.107    17.535    
    SLICE_X45Y101        FDCE (Hold_fdce_C_CE)       -0.075    17.460    WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.460    
                         arrival time                          18.024    
  -------------------------------------------------------------------
                         slack                                  0.564    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { WiFi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X46Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X45Y102  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X46Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X46Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X46Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X45Y100  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X45Y100  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y98   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y98   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y93   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y93   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y97   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y97   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y94   WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X50Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X50Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X48Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X45Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y102  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y102  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y102  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y102  WiFi_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X50Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X50Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X50Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X50Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X48Y101  WiFi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_WiFi_clk_wiz_1_0
  To Clock:  clk_out1_WiFi_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 3.379ns (39.093%)  route 5.264ns (60.907%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.646    -0.894    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X12Y94         SRL16E                                       r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.734 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.834     1.568    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124     1.692 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.529     2.221    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/write_data_is_valid_i__2
    SLICE_X13Y92         LUT4 (Prop_lut4_I0_O)        0.124     2.345 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=7, routed)           0.450     2.795    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X13Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.919 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=21, routed)          0.354     3.273    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.124     3.397 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6/O
                         net (fo=3, routed)           0.313     3.710    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.834 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2/O
                         net (fo=2, routed)           0.573     4.407    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/FSM_sequential_crnt_state[1]_i_13/O
                         net (fo=3, routed)           0.174     4.705    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/next_state1
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124     4.829 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_49/O
                         net (fo=1, routed)           0.431     5.260    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_49_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.384 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_39/O
                         net (fo=1, routed)           0.151     5.536    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_39_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124     5.660 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_20/O
                         net (fo=1, routed)           0.000     5.660    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_20_n_0
    SLICE_X11Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     5.872 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_8/O
                         net (fo=1, routed)           0.560     6.432    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_8_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.299     6.731 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_2/O
                         net (fo=1, routed)           0.555     7.286    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_2_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_1/O
                         net (fo=4, routed)           0.340     7.750    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/SR[0]
    SLICE_X15Y93         FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.524     8.504    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/s_axi_aclk
    SLICE_X15Y93         FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X15Y93         FDRE (Setup_fdre_C_R)       -0.429     8.578    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 3.379ns (39.093%)  route 5.264ns (60.907%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.646    -0.894    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X12Y94         SRL16E                                       r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.734 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.834     1.568    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124     1.692 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.529     2.221    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/write_data_is_valid_i__2
    SLICE_X13Y92         LUT4 (Prop_lut4_I0_O)        0.124     2.345 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=7, routed)           0.450     2.795    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X13Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.919 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=21, routed)          0.354     3.273    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.124     3.397 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6/O
                         net (fo=3, routed)           0.313     3.710    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.834 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2/O
                         net (fo=2, routed)           0.573     4.407    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/FSM_sequential_crnt_state[1]_i_13/O
                         net (fo=3, routed)           0.174     4.705    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/next_state1
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124     4.829 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_49/O
                         net (fo=1, routed)           0.431     5.260    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_49_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.384 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_39/O
                         net (fo=1, routed)           0.151     5.536    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_39_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124     5.660 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_20/O
                         net (fo=1, routed)           0.000     5.660    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_20_n_0
    SLICE_X11Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     5.872 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_8/O
                         net (fo=1, routed)           0.560     6.432    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_8_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.299     6.731 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_2/O
                         net (fo=1, routed)           0.555     7.286    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_2_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_1/O
                         net (fo=4, routed)           0.340     7.750    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/SR[0]
    SLICE_X15Y93         FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.524     8.504    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/s_axi_aclk
    SLICE_X15Y93         FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[1]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X15Y93         FDRE (Setup_fdre_C_R)       -0.429     8.578    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 3.379ns (39.093%)  route 5.264ns (60.907%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.646    -0.894    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X12Y94         SRL16E                                       r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.734 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.834     1.568    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124     1.692 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.529     2.221    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/write_data_is_valid_i__2
    SLICE_X13Y92         LUT4 (Prop_lut4_I0_O)        0.124     2.345 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=7, routed)           0.450     2.795    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X13Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.919 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=21, routed)          0.354     3.273    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.124     3.397 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6/O
                         net (fo=3, routed)           0.313     3.710    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.834 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2/O
                         net (fo=2, routed)           0.573     4.407    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/FSM_sequential_crnt_state[1]_i_13/O
                         net (fo=3, routed)           0.174     4.705    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/next_state1
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124     4.829 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_49/O
                         net (fo=1, routed)           0.431     5.260    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_49_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.384 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_39/O
                         net (fo=1, routed)           0.151     5.536    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_39_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124     5.660 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_20/O
                         net (fo=1, routed)           0.000     5.660    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_20_n_0
    SLICE_X11Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     5.872 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_8/O
                         net (fo=1, routed)           0.560     6.432    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_8_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.299     6.731 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_2/O
                         net (fo=1, routed)           0.555     7.286    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_2_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_1/O
                         net (fo=4, routed)           0.340     7.750    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/SR[0]
    SLICE_X15Y93         FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.524     8.504    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/s_axi_aclk
    SLICE_X15Y93         FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X15Y93         FDRE (Setup_fdre_C_R)       -0.429     8.578    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 3.379ns (39.093%)  route 5.264ns (60.907%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.646    -0.894    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X12Y94         SRL16E                                       r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.734 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.834     1.568    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.124     1.692 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.529     2.221    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/write_data_is_valid_i__2
    SLICE_X13Y92         LUT4 (Prop_lut4_I0_O)        0.124     2.345 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=7, routed)           0.450     2.795    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X13Y92         LUT5 (Prop_lut5_I0_O)        0.124     2.919 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=21, routed)          0.354     3.273    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.124     3.397 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6/O
                         net (fo=3, routed)           0.313     3.710    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6_n_0
    SLICE_X15Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.834 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2/O
                         net (fo=2, routed)           0.573     4.407    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/FSM_sequential_crnt_state[1]_i_13/O
                         net (fo=3, routed)           0.174     4.705    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/next_state1
    SLICE_X13Y91         LUT6 (Prop_lut6_I2_O)        0.124     4.829 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_49/O
                         net (fo=1, routed)           0.431     5.260    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_49_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.384 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_39/O
                         net (fo=1, routed)           0.151     5.536    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_39_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I2_O)        0.124     5.660 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_20/O
                         net (fo=1, routed)           0.000     5.660    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_20_n_0
    SLICE_X11Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     5.872 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_8/O
                         net (fo=1, routed)           0.560     6.432    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_8_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.299     6.731 f  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_2/O
                         net (fo=1, routed)           0.555     7.286    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_2_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_1/O
                         net (fo=4, routed)           0.340     7.750    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/SR[0]
    SLICE_X15Y93         FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.524     8.504    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/s_axi_aclk
    SLICE_X15Y93         FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[1]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X15Y93         FDRE (Setup_fdre_C_R)       -0.429     8.578    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 2.388ns (29.002%)  route 5.846ns (70.998%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.618    -0.922    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X53Y84         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.419    -0.503 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done_reg/Q
                         net (fo=4, routed)           1.457     0.955    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/write_data_done
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.299     1.254 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=46, routed)          0.797     2.051    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X47Y84         LUT2 (Prop_lut2_I1_O)        0.124     2.175 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=9, routed)           0.543     2.717    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY[0]
    SLICE_X46Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.841 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__167/O
                         net (fo=148, routed)         1.081     3.923    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X58Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.047 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__156/O
                         net (fo=1, routed)           0.000     4.047    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/lopt_3
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.580 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.580    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/mem_databus_ready
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.697 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.697    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.978 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=167, routed)         1.159     6.136    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.367     6.503 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i[0]_i_1/O
                         net (fo=32, routed)          0.809     7.312    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/E[0]
    SLICE_X39Y89         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.516     8.496    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X39Y89         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[30]/C
                         clock pessimism              0.487     8.983    
                         clock uncertainty           -0.074     8.909    
    SLICE_X39Y89         FDRE (Setup_fdre_C_CE)      -0.205     8.704    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[30]
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 2.388ns (29.002%)  route 5.846ns (70.998%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.618    -0.922    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X53Y84         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.419    -0.503 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done_reg/Q
                         net (fo=4, routed)           1.457     0.955    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/write_data_done
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.299     1.254 f  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=46, routed)          0.797     2.051    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X47Y84         LUT2 (Prop_lut2_I1_O)        0.124     2.175 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=9, routed)           0.543     2.717    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY[0]
    SLICE_X46Y84         LUT6 (Prop_lut6_I5_O)        0.124     2.841 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__167/O
                         net (fo=148, routed)         1.081     3.923    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X58Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.047 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__156/O
                         net (fo=1, routed)           0.000     4.047    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/lopt_3
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.580 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.580    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/mem_databus_ready
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.697 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.697    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     4.978 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=167, routed)         1.159     6.136    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.367     6.503 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i[0]_i_1/O
                         net (fo=32, routed)          0.809     7.312    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/E[0]
    SLICE_X39Y89         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.516     8.496    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X39Y89         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[31]/C
                         clock pessimism              0.487     8.983    
                         clock uncertainty           -0.074     8.909    
    SLICE_X39Y89         FDRE (Setup_fdre_C_CE)      -0.205     8.704    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[31]
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 2.338ns (28.088%)  route 5.986ns (71.912%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.647    -0.893    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X12Y98         FDRE                                         r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.375 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/Q
                         net (fo=5, routed)           0.882     0.507    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg__0[3]
    SLICE_X12Y97         LUT6 (Prop_lut6_I2_O)        0.124     0.631 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_RdReq_d1_i_4/O
                         net (fo=2, routed)           0.587     1.218    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/burst_data_cnt_reg[7]
    SLICE_X11Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.342 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/Bus2IP_RdReq_d1_i_2/O
                         net (fo=2, routed)           0.149     1.491    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     1.615 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_i_1/O
                         net (fo=37, routed)          0.649     2.264    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_reg
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.150     2.414 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ADDRESS_STORE_GEN[0].ADDRESS_REG_i_6/O
                         net (fo=8, routed)           0.202     2.616    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/DATA_STORE_GEN[0].WRDATA_REG
    SLICE_X11Y98         LUT6 (Prop_lut6_I0_O)        0.326     2.942 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ADDRESS_STORE_GEN[0].ADDRESS_REG_i_3/O
                         net (fo=3, routed)           0.325     3.266    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_data_ack_cmb13_out
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_5/O
                         net (fo=1, routed)           0.466     3.856    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_5_n_0
    SLICE_X10Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_2/O
                         net (fo=12, routed)          0.476     4.457    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/Write_req_data_ack_cmb
    SLICE_X11Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_mem_wready_INST_0/O
                         net (fo=7, routed)           0.476     5.056    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.124     5.180 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=9, routed)           0.687     5.868    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X9Y94          LUT5 (Prop_lut5_I2_O)        0.150     6.018 f  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_5/O
                         net (fo=3, routed)           0.465     6.483    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_5_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.326     6.809 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.622     7.431    WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X10Y94         FDSE                                         r  WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.527     8.507    WiFi_i/axi_mem_intercon/xbar/inst/aclk
    SLICE_X10Y94         FDSE                                         r  WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X10Y94         FDSE (Setup_fdse_C_CE)      -0.169     8.823    WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 2.338ns (28.088%)  route 5.986ns (71.912%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.647    -0.893    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X12Y98         FDRE                                         r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.375 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/Q
                         net (fo=5, routed)           0.882     0.507    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg__0[3]
    SLICE_X12Y97         LUT6 (Prop_lut6_I2_O)        0.124     0.631 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_RdReq_d1_i_4/O
                         net (fo=2, routed)           0.587     1.218    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/burst_data_cnt_reg[7]
    SLICE_X11Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.342 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/Bus2IP_RdReq_d1_i_2/O
                         net (fo=2, routed)           0.149     1.491    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     1.615 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_i_1/O
                         net (fo=37, routed)          0.649     2.264    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_reg
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.150     2.414 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ADDRESS_STORE_GEN[0].ADDRESS_REG_i_6/O
                         net (fo=8, routed)           0.202     2.616    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/DATA_STORE_GEN[0].WRDATA_REG
    SLICE_X11Y98         LUT6 (Prop_lut6_I0_O)        0.326     2.942 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ADDRESS_STORE_GEN[0].ADDRESS_REG_i_3/O
                         net (fo=3, routed)           0.325     3.266    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_data_ack_cmb13_out
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_5/O
                         net (fo=1, routed)           0.466     3.856    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_5_n_0
    SLICE_X10Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_2/O
                         net (fo=12, routed)          0.476     4.457    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/Write_req_data_ack_cmb
    SLICE_X11Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_mem_wready_INST_0/O
                         net (fo=7, routed)           0.476     5.056    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.124     5.180 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=9, routed)           0.687     5.868    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X9Y94          LUT5 (Prop_lut5_I2_O)        0.150     6.018 f  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_5/O
                         net (fo=3, routed)           0.465     6.483    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_5_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.326     6.809 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.622     7.431    WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X10Y94         FDRE                                         r  WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.527     8.507    WiFi_i/axi_mem_intercon/xbar/inst/aclk
    SLICE_X10Y94         FDRE                                         r  WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X10Y94         FDRE (Setup_fdre_C_CE)      -0.169     8.823    WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 2.338ns (28.088%)  route 5.986ns (71.912%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.647    -0.893    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X12Y98         FDRE                                         r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.375 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/Q
                         net (fo=5, routed)           0.882     0.507    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg__0[3]
    SLICE_X12Y97         LUT6 (Prop_lut6_I2_O)        0.124     0.631 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_RdReq_d1_i_4/O
                         net (fo=2, routed)           0.587     1.218    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/burst_data_cnt_reg[7]
    SLICE_X11Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.342 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/Bus2IP_RdReq_d1_i_2/O
                         net (fo=2, routed)           0.149     1.491    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     1.615 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_i_1/O
                         net (fo=37, routed)          0.649     2.264    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_reg
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.150     2.414 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ADDRESS_STORE_GEN[0].ADDRESS_REG_i_6/O
                         net (fo=8, routed)           0.202     2.616    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/DATA_STORE_GEN[0].WRDATA_REG
    SLICE_X11Y98         LUT6 (Prop_lut6_I0_O)        0.326     2.942 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ADDRESS_STORE_GEN[0].ADDRESS_REG_i_3/O
                         net (fo=3, routed)           0.325     3.266    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_data_ack_cmb13_out
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_5/O
                         net (fo=1, routed)           0.466     3.856    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_5_n_0
    SLICE_X10Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_2/O
                         net (fo=12, routed)          0.476     4.457    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/Write_req_data_ack_cmb
    SLICE_X11Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_mem_wready_INST_0/O
                         net (fo=7, routed)           0.476     5.056    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.124     5.180 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=9, routed)           0.687     5.868    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X9Y94          LUT5 (Prop_lut5_I2_O)        0.150     6.018 f  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_5/O
                         net (fo=3, routed)           0.465     6.483    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_5_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.326     6.809 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.622     7.431    WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X10Y94         FDRE                                         r  WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.527     8.507    WiFi_i/axi_mem_intercon/xbar/inst/aclk
    SLICE_X10Y94         FDRE                                         r  WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X10Y94         FDRE (Setup_fdre_C_CE)      -0.169     8.823    WiFi_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 2.338ns (28.088%)  route 5.986ns (71.912%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.647    -0.893    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X12Y98         FDRE                                         r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.375 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg[3]/Q
                         net (fo=5, routed)           0.882     0.507    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_reg__0[3]
    SLICE_X12Y97         LUT6 (Prop_lut6_I2_O)        0.124     0.631 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_RdReq_d1_i_4/O
                         net (fo=2, routed)           0.587     1.218    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/burst_data_cnt_reg[7]
    SLICE_X11Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.342 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/Bus2IP_RdReq_d1_i_2/O
                         net (fo=2, routed)           0.149     1.491    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.124     1.615 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_i_1/O
                         net (fo=37, routed)          0.649     2.264    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdReq_d1_reg
    SLICE_X11Y98         LUT2 (Prop_lut2_I0_O)        0.150     2.414 f  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ADDRESS_STORE_GEN[0].ADDRESS_REG_i_6/O
                         net (fo=8, routed)           0.202     2.616    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/DATA_STORE_GEN[0].WRDATA_REG
    SLICE_X11Y98         LUT6 (Prop_lut6_I0_O)        0.326     2.942 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ADDRESS_STORE_GEN[0].ADDRESS_REG_i_3/O
                         net (fo=3, routed)           0.325     3.266    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_data_ack_cmb13_out
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124     3.390 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_5/O
                         net (fo=1, routed)           0.466     3.856    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_5_n_0
    SLICE_X10Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.980 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wready_INST_0_i_2/O
                         net (fo=12, routed)          0.476     4.457    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/Write_req_data_ack_cmb
    SLICE_X11Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_mem_wready_INST_0/O
                         net (fo=7, routed)           0.476     5.056    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.124     5.180 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=9, routed)           0.687     5.868    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_1
    SLICE_X9Y94          LUT5 (Prop_lut5_I2_O)        0.150     6.018 f  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_5/O
                         net (fo=3, routed)           0.465     6.483    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_5_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.326     6.809 r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.622     7.431    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]
    SLICE_X10Y94         FDRE                                         r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.527     8.507    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X10Y94         FDRE                                         r  WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                         clock pessimism              0.559     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X10Y94         FDRE (Setup_fdre_C_CE)      -0.169     8.823    WiFi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  1.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.815%)  route 0.186ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.562    -0.602    WiFi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  WiFi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  WiFi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[2]/Q
                         net (fo=1, routed)           0.186    -0.289    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[29]
    SLICE_X43Y99         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.839    -0.834    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X43Y99         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[29]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.012    -0.313    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.577%)  route 0.204ns (55.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.566    -0.598    WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y100        FDRE                                         r  WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.204    -0.230    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[15]
    SLICE_X36Y99         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.842    -0.831    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X36Y99         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.066    -0.256    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.886%)  route 0.218ns (57.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.566    -0.598    WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y101        FDRE                                         r  WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.218    -0.216    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[22]
    SLICE_X36Y99         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.842    -0.831    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X36Y99         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[9]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.072    -0.250    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.674%)  route 0.195ns (60.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.563    -0.601    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X53Y91         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/Q
                         net (fo=1, routed)           0.195    -0.279    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i
    SLICE_X45Y91         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.837    -0.836    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X45Y91         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/C
                         clock pessimism              0.504    -0.332    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.016    -0.316    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.575%)  route 0.234ns (62.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.564    -0.600    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X55Y93         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/Q
                         net (fo=1, routed)           0.234    -0.225    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_brki_hit
    SLICE_X51Y97         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.836    -0.837    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y97         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.070    -0.263    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 WiFi_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.595    -0.569    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/s_axi_aclk
    SLICE_X4Y80          FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.309    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/in[27]
    SLICE_X2Y80          SRLC32E                                      r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.867    -0.806    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y80          SRLC32E                                      r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32/CLK
                         clock pessimism              0.275    -0.531    
    SLICE_X2Y80          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.348    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_req_with_update_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.858%)  route 0.242ns (63.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.560    -0.604    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X53Y86         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_reg/Q
                         net (fo=11, routed)          0.242    -0.222    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req
    SLICE_X48Y83         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_req_with_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.830    -0.843    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X48Y83         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_req_with_update_reg/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.072    -0.267    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_req_with_update_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.977%)  route 0.181ns (55.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.566    -0.598    WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y100        FDRE                                         r  WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  WiFi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.181    -0.269    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[31]
    SLICE_X34Y98         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.842    -0.831    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X34Y98         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.006    -0.316    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.349%)  route 0.197ns (60.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.561    -0.603    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X57Y85         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/Q
                         net (fo=1, routed)           0.197    -0.278    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Not_Using_TLBS.instr_Addr_1_reg[0][25]
    SLICE_X47Y85         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.832    -0.841    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Clk
    SLICE_X47Y85         FDRE                                         r  WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[27]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X47Y85         FDRE (Hold_fdre_C_D)         0.012    -0.325    WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[27]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 WiFi_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.594    -0.570    WiFi_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/s_axi_aclk
    SLICE_X4Y79          FDRE                                         r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  WiFi_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[5]/Q
                         net (fo=1, routed)           0.105    -0.325    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/in[29]
    SLICE_X6Y78          SRLC32E                                      r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.862    -0.811    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y78          SRLC32E                                      r  WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32/CLK
                         clock pessimism              0.254    -0.557    
    SLICE_X6Y78          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.374    WiFi_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_WiFi_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y16     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y16     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y23     WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y23     WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y89     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y89     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y87     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     WiFi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_WiFi_clk_wiz_1_0
  To Clock:  clk_out2_WiFi_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       15.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.642ns (15.592%)  route 3.476ns (84.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X30Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.698     0.280    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rst_n_d_reg[1][0]
    SLICE_X30Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.404 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=73, routed)          2.778     3.182    WiFi_i/mii_to_rmii_0/U0/Reset
    SLICE_X4Y157         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.762    18.742    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X4Y157         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d1_reg/C
                         clock pessimism              0.488    19.230    
                         clock uncertainty           -0.084    19.146    
    SLICE_X4Y157         FDRE (Setup_fdre_C_R)       -0.429    18.717    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d1_reg
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.642ns (15.592%)  route 3.476ns (84.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X30Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.698     0.280    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rst_n_d_reg[1][0]
    SLICE_X30Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.404 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=73, routed)          2.778     3.182    WiFi_i/mii_to_rmii_0/U0/Reset
    SLICE_X4Y157         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.762    18.742    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X4Y157         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[1]/C
                         clock pessimism              0.488    19.230    
                         clock uncertainty           -0.084    19.146    
    SLICE_X4Y157         FDRE (Setup_fdre_C_R)       -0.429    18.717    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/rmii2phy_tx_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.642ns (15.592%)  route 3.476ns (84.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X30Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.698     0.280    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rst_n_d_reg[1][0]
    SLICE_X30Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.404 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=73, routed)          2.778     3.182    WiFi_i/mii_to_rmii_0/U0/Reset
    SLICE_X4Y157         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2phy_tx_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.762    18.742    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X4Y157         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2phy_tx_en_reg/C
                         clock pessimism              0.488    19.230    
                         clock uncertainty           -0.084    19.146    
    SLICE_X4Y157         FDRE (Setup_fdre_C_R)       -0.429    18.717    WiFi_i/mii_to_rmii_0/U0/rmii2phy_tx_en_reg
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.674ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.642ns (16.134%)  route 3.337ns (83.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X30Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.698     0.280    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rst_n_d_reg[1][0]
    SLICE_X30Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.404 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=73, routed)          2.640     3.044    WiFi_i/mii_to_rmii_0/U0/Reset
    SLICE_X4Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.763    18.743    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X4Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d1_reg/C
                         clock pessimism              0.488    19.231    
                         clock uncertainty           -0.084    19.147    
    SLICE_X4Y156         FDRE (Setup_fdre_C_R)       -0.429    18.718    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d1_reg
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 15.674    

Slack (MET) :             15.892ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_tx_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.642ns (17.508%)  route 3.025ns (82.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X30Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.698     0.280    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rst_n_d_reg[1][0]
    SLICE_X30Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.404 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=73, routed)          2.327     2.732    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/SR[0]
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_tx_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.763    18.743    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_tx_en_reg/C
                         clock pessimism              0.488    19.231    
                         clock uncertainty           -0.084    19.147    
    SLICE_X6Y156         FDRE (Setup_fdre_C_R)       -0.524    18.623    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_tx_en_reg
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 15.892    

Slack (MET) :             15.892ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.642ns (17.508%)  route 3.025ns (82.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X30Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.698     0.280    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rst_n_d_reg[1][0]
    SLICE_X30Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.404 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=73, routed)          2.327     2.732    WiFi_i/mii_to_rmii_0/U0/Reset
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.763    18.743    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/C
                         clock pessimism              0.488    19.231    
                         clock uncertainty           -0.084    19.147    
    SLICE_X6Y156         FDRE (Setup_fdre_C_R)       -0.524    18.623    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 15.892    

Slack (MET) :             15.892ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.642ns (17.508%)  route 3.025ns (82.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X30Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.698     0.280    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rst_n_d_reg[1][0]
    SLICE_X30Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.404 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=73, routed)          2.327     2.732    WiFi_i/mii_to_rmii_0/U0/Reset
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.763    18.743    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d2_reg/C
                         clock pessimism              0.488    19.231    
                         clock uncertainty           -0.084    19.147    
    SLICE_X6Y156         FDRE (Setup_fdre_C_R)       -0.524    18.623    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d2_reg
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 15.892    

Slack (MET) :             15.892ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.642ns (17.508%)  route 3.025ns (82.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X30Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518    -0.417 f  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.698     0.280    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rst_n_d_reg[1][0]
    SLICE_X30Y125        LUT1 (Prop_lut1_I0_O)        0.124     0.404 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_bi_i_1/O
                         net (fo=73, routed)          2.327     2.732    WiFi_i/mii_to_rmii_0/U0/Reset
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.763    18.743    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[0]/C
                         clock pessimism              0.488    19.231    
                         clock uncertainty           -0.084    19.147    
    SLICE_X6Y156         FDRE (Setup_fdre_C_R)       -0.524    18.623    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                          -2.732    
  -------------------------------------------------------------------
                         slack                                 15.892    

Slack (MET) :             16.080ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_ldr_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.434ns (37.169%)  route 2.424ns (62.831%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X32Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_ldr_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_ldr_cs_reg[1]/Q
                         net (fo=3, routed)           0.927     0.448    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Q[0]
    SLICE_X32Y125        LUT3 (Prop_lut3_I0_O)        0.124     0.572 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs[0]_i_1/O
                         net (fo=6, routed)           0.930     1.503    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs_reg[0]
    SLICE_X36Y125        LUT6 (Prop_lut6_I3_O)        0.124     1.627 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.566     2.193    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     2.923 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.923    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_0
    SLICE_X35Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.486    18.465    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X35Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.560    19.025    
                         clock uncertainty           -0.084    18.941    
    SLICE_X35Y125        FDRE (Setup_fdre_C_D)        0.062    19.003    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                 16.080    

Slack (MET) :             16.139ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_ldr_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.375ns (36.194%)  route 2.424ns (63.806%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.935    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X32Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_ldr_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_ldr_cs_reg[1]/Q
                         net (fo=3, routed)           0.927     0.448    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Q[0]
    SLICE_X32Y125        LUT3 (Prop_lut3_I0_O)        0.124     0.572 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs[0]_i_1/O
                         net (fo=6, routed)           0.930     1.503    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs_reg[0]
    SLICE_X36Y125        LUT6 (Prop_lut6_I3_O)        0.124     1.627 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.566     2.193    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     2.864 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.864    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/sum_A_1
    SLICE_X35Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.486    18.465    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X35Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.560    19.025    
                         clock uncertainty           -0.084    18.941    
    SLICE_X35Y125        FDRE (Setup_fdre_C_D)        0.062    19.003    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 16.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X33Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.354    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_In[0]
    SLICE_X34Y125        SRL16E                                       r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.819    -0.854    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X34Y125        SRL16E                                       r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism              0.275    -0.579    
    SLICE_X34Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.471    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.559    -0.605    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X13Y128        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.377    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/p_0_in
    SLICE_X12Y128        LUT3 (Prop_lut3_I0_O)        0.045    -0.332 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd[0]_i_1_n_0
    SLICE_X12Y128        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.828    -0.845    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X12Y128        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.120    -0.472    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.678    -0.486    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X4Y157         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d1_reg/Q
                         net (fo=1, routed)           0.105    -0.240    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d1
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.956    -0.717    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d2_reg/C
                         clock pessimism              0.248    -0.469    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.063    -0.406    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_rx_er_d2_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X31Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/Q
                         net (fo=2, routed)           0.113    -0.358    WiFi_i/mii_to_rmii_0/U0/Rmii2Mac_rx_er
    SLICE_X32Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.820    -0.853    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                         clock pessimism              0.254    -0.599    
    SLICE_X32Y125        FDRE (Hold_fdre_C_D)         0.071    -0.528    WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.490%)  route 0.131ns (50.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X32Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.354    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_In[2]
    SLICE_X34Y125        SRL16E                                       r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.819    -0.854    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X34Y125        SRL16E                                       r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
                         clock pessimism              0.275    -0.579    
    SLICE_X34Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.524    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X32Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/Q
                         net (fo=2, routed)           0.075    -0.409    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Data_In[2]
    SLICE_X33Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.820    -0.853    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X33Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X33Y125        FDRE (Hold_fdre_C_D)         0.016    -0.583    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.679    -0.485    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X4Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d1_reg/Q
                         net (fo=1, routed)           0.106    -0.238    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d1_reg_n_0
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.956    -0.717    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X6Y156         FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/C
                         clock pessimism              0.248    -0.469    
    SLICE_X6Y156         FDRE (Hold_fdre_C_D)         0.052    -0.417    WiFi_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.557    -0.607    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.356    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1[1]
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.825    -0.848    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[1]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X15Y126        FDRE (Hold_fdre_C_D)         0.072    -0.535    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.559    -0.605    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X13Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d2_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.352    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Q[3]
    SLICE_X12Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.827    -0.846    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X12Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[3]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.059    -0.533    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X30Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  WiFi_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.094    -0.355    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/rst_n_d_reg[1][0]
    SLICE_X31Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet[0]_i_1_n_0
    SLICE_X31Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.820    -0.853    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X31Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092    -0.507    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_WiFi_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   WiFi_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y124    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_dv_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y124    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y135    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_tx_en_d_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y135    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d2_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y125    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y124    WiFi_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_dv_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WiFi_clk_wiz_1_0
  To Clock:  clkfbout_WiFi_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WiFi_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   WiFi_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_WiFi_clk_wiz_1_0
  To Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.764ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.089%)  route 0.601ns (58.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X35Y119        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.601     1.020    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X34Y119        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y119        FDCE (Setup_fdce_C_D)       -0.216     9.784    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.743ns  (logic 0.419ns (56.391%)  route 0.324ns (43.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y119        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.324     0.743    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y120        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y120        FDCE (Setup_fdce_C_D)       -0.267     9.733    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             9.332ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.621ns  (logic 0.456ns (73.418%)  route 0.165ns (26.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X35Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.165     0.621    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X34Y119        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y119        FDCE (Setup_fdce_C_D)       -0.047     9.953    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  9.332    

Slack (MET) :             9.338ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.617ns  (logic 0.456ns (73.894%)  route 0.161ns (26.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X35Y119        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.161     0.617    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X34Y119        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y119        FDCE (Setup_fdce_C_D)       -0.045     9.955    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  9.338    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_WiFi_clk_wiz_1_0
  To Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        7.741ns  (logic 0.419ns (5.413%)  route 7.322ns (94.588%))
  Logic Levels:           0  
  Clock Path Skew:        4.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 43.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 19.065 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    19.065    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.419    19.484 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           7.322    26.806    WiFi_i/axi_ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.493    43.084    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    43.084    
                         clock uncertainty           -0.182    42.902    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)       -0.230    42.672    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         42.672    
                         arrival time                         -26.806    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             16.003ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        7.581ns  (logic 0.419ns (5.527%)  route 7.162ns (94.473%))
  Logic Levels:           0  
  Clock Path Skew:        4.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 43.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 19.065 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    19.065    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.419    19.484 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           7.162    26.646    WiFi_i/axi_ethernetlite_0/U0/phy_rx_er
    SLICE_X33Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.493    43.084    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X33Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    43.084    
                         clock uncertainty           -0.182    42.902    
    SLICE_X33Y122        FDRE (Setup_fdre_C_D)       -0.253    42.649    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         42.649    
                         arrival time                         -26.646    
  -------------------------------------------------------------------
                         slack                                 16.003    

Slack (MET) :             16.083ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        7.512ns  (logic 0.419ns (5.578%)  route 7.093ns (94.422%))
  Logic Levels:           0  
  Clock Path Skew:        4.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 43.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 19.065 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    19.065    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.419    19.484 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           7.093    26.577    WiFi_i/axi_ethernetlite_0/U0/phy_dv
    SLICE_X33Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.493    43.084    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X33Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    43.084    
                         clock uncertainty           -0.182    42.902    
    SLICE_X33Y122        FDRE (Setup_fdre_C_D)       -0.242    42.660    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         42.660    
                         arrival time                         -26.577    
  -------------------------------------------------------------------
                         slack                                 16.083    

Slack (MET) :             16.518ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        7.258ns  (logic 0.456ns (6.283%)  route 6.802ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        4.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 43.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 19.065 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    19.065    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.456    19.521 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           6.802    26.323    WiFi_i/axi_ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.493    43.084    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    43.084    
                         clock uncertainty           -0.182    42.902    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)       -0.061    42.841    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         42.841    
                         arrival time                         -26.323    
  -------------------------------------------------------------------
                         slack                                 16.518    

Slack (MET) :             16.564ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        7.206ns  (logic 0.456ns (6.328%)  route 6.750ns (93.672%))
  Logic Levels:           0  
  Clock Path Skew:        4.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 43.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 19.065 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    19.065    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.456    19.521 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           6.750    26.271    WiFi_i/axi_ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.493    43.084    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    43.084    
                         clock uncertainty           -0.182    42.902    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)       -0.067    42.835    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         42.835    
                         arrival time                         -26.271    
  -------------------------------------------------------------------
                         slack                                 16.564    

Slack (MET) :             16.568ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        7.188ns  (logic 0.456ns (6.344%)  route 6.732ns (93.656%))
  Logic Levels:           0  
  Clock Path Skew:        4.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 43.084 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 19.065 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    15.645 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    17.364    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    19.065    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.456    19.521 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           6.732    26.253    WiFi_i/axi_ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.493    43.084    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    43.084    
                         clock uncertainty           -0.182    42.902    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)       -0.081    42.821    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                         -26.253    
  -------------------------------------------------------------------
                         slack                                 16.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.141ns (4.727%)  route 2.842ns (95.273%))
  Logic Levels:           0  
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           2.842     2.371    WiFi_i/axi_ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.824     1.664    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty            0.182     1.846    
    SLICE_X32Y122        FDRE (Hold_fdre_C_D)         0.070     1.916    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.128ns (4.370%)  route 2.801ns (95.630%))
  Logic Levels:           0  
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           2.801     2.317    WiFi_i/axi_ethernetlite_0/U0/phy_rx_er
    SLICE_X33Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.824     1.664    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X33Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty            0.182     1.846    
    SLICE_X33Y122        FDRE (Hold_fdre_C_D)         0.013     1.859    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.141ns (4.715%)  route 2.850ns (95.285%))
  Logic Levels:           0  
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           2.850     2.379    WiFi_i/axi_ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.824     1.664    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty            0.182     1.846    
    SLICE_X32Y122        FDRE (Hold_fdre_C_D)         0.070     1.916    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.128ns (4.349%)  route 2.815ns (95.651%))
  Logic Levels:           0  
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           2.815     2.331    WiFi_i/axi_ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.824     1.664    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty            0.182     1.846    
    SLICE_X32Y122        FDRE (Hold_fdre_C_D)         0.019     1.865    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.141ns (4.684%)  route 2.869ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           2.869     2.398    WiFi_i/axi_ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.824     1.664    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X32Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty            0.182     1.846    
    SLICE_X32Y122        FDRE (Hold_fdre_C_D)         0.066     1.912    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.128ns (4.083%)  route 3.007ns (95.917%))
  Logic Levels:           0  
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.552    -0.612    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X32Y124        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           3.007     2.523    WiFi_i/axi_ethernetlite_0/U0/phy_dv
    SLICE_X33Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.824     1.664    WiFi_i/axi_ethernetlite_0/U0/C
    SLICE_X33Y122        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     1.664    
                         clock uncertainty            0.182     1.846    
    SLICE_X33Y122        FDRE (Hold_fdre_C_D)         0.016     1.862    WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.661    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_WiFi_clk_wiz_1_0
  To Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.866ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.939%)  route 0.493ns (54.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121                                      0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.493     0.912    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y122         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y122         FDCE (Setup_fdce_C_D)       -0.222     9.778    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.736%)  route 0.497ns (54.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121                                      0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.497     0.916    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X8Y123         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y123         FDCE (Setup_fdce_C_D)       -0.216     9.784    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             9.187ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.766ns  (logic 0.456ns (59.520%)  route 0.310ns (40.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121                                      0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     0.766    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X10Y121        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y121        FDCE (Setup_fdce_C_D)       -0.047     9.953    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  9.187    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.764ns  (logic 0.456ns (59.654%)  route 0.308ns (40.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121                                      0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.308     0.764    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X8Y123         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y123         FDCE (Setup_fdce_C_D)       -0.047     9.953    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  9.189    





---------------------------------------------------------------------------------------------------
From Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  To Clock:  clk_out1_WiFi_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       38.624ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.624ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.870%)  route 0.815ns (64.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.815     1.271    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X35Y119        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X35Y119        FDCE (Setup_fdce_C_D)       -0.105    39.895    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                 38.624    

Slack (MET) :             38.976ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.102%)  route 0.473ns (50.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.473     0.929    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X37Y119        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)       -0.095    39.905    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 38.976    

Slack (MET) :             39.006ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.703%)  route 0.307ns (42.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.307     0.726    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X37Y119        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)       -0.268    39.732    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 39.006    

Slack (MET) :             39.092ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.750%)  route 0.295ns (36.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X34Y119        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.295     0.813    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X36Y119        FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y119        FDCE (Setup_fdce_C_D)       -0.095    39.905    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                 39.092    





---------------------------------------------------------------------------------------------------
From Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  To Clock:  clk_out1_WiFi_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       38.764ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.764ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.206%)  route 0.493ns (50.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y121        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.493     0.971    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X9Y121         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y121         FDCE (Setup_fdce_C_D)       -0.265    39.735    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                 38.764    

Slack (MET) :             38.851ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.561%)  route 0.449ns (48.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122                                      0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y122         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y121         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X8Y121         FDCE (Setup_fdce_C_D)       -0.222    39.778    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 38.851    

Slack (MET) :             38.948ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.957ns  (logic 0.518ns (54.110%)  route 0.439ns (45.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X10Y121        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.439     0.957    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X9Y121         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X9Y121         FDCE (Setup_fdce_C_D)       -0.095    39.905    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 38.948    

Slack (MET) :             39.128ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.829ns  (logic 0.518ns (62.507%)  route 0.311ns (37.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121                                     0.000     0.000 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y121        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.311     0.829    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y121         FDCE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X8Y121         FDCE (Setup_fdce_C_D)       -0.043    39.957    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                 39.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_WiFi_clk_wiz_1_0
  To Clock:  clk_out1_WiFi_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.456ns (22.677%)  route 1.555ns (77.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.606    -0.934    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X28Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/Q
                         net (fo=1, routed)           1.555     1.077    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/phy_crs
    SLICE_X28Y123        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.490     8.469    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X28Y123        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/C
                         clock pessimism              0.395     8.864    
                         clock uncertainty           -0.204     8.661    
    SLICE_X28Y123        FDRE (Setup_fdre_C_D)       -0.067     8.594    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  7.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 WiFi_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.540%)  route 0.663ns (82.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.553    -0.611    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X28Y125        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/Q
                         net (fo=1, routed)           0.663     0.193    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/phy_crs
    SLICE_X28Y123        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.821    -0.852    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X28Y123        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.204    -0.092    
    SLICE_X28Y123        FDRE (Hold_fdre_C_D)         0.070    -0.022    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
  To Clock:  clk_out2_WiFi_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       13.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.111ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.478ns (44.251%)  route 0.602ns (55.749%))
  Logic Levels:           0  
  Clock Path Skew:        -5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.614     3.867    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.478     4.345 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/Q
                         net (fo=1, routed)           0.602     4.947    WiFi_i/mii_to_rmii_0/U0/mac2rmii_txd[3]
    SLICE_X13Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    18.473    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X13Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000    18.473    
                         clock uncertainty           -0.182    18.291    
    SLICE_X13Y127        FDRE (Setup_fdre_C_D)       -0.233    18.058    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.058    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 13.111    

Slack (MET) :             13.187ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.518ns (43.511%)  route 0.673ns (56.489%))
  Logic Levels:           0  
  Clock Path Skew:        -5.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.614     3.867    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.518     4.385 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/Q
                         net (fo=1, routed)           0.673     5.057    WiFi_i/mii_to_rmii_0/U0/mac2rmii_txd[2]
    SLICE_X13Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    18.473    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X13Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000    18.473    
                         clock uncertainty           -0.182    18.291    
    SLICE_X13Y127        FDRE (Setup_fdre_C_D)       -0.047    18.244    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.244    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                 13.187    

Slack (MET) :             13.282ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        -5.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.614     3.867    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.518     4.385 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/Q
                         net (fo=1, routed)           0.610     4.995    WiFi_i/mii_to_rmii_0/U0/mac2rmii_tx_en
    SLICE_X12Y128        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    18.475    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X12Y128        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000    18.475    
                         clock uncertainty           -0.182    18.293    
    SLICE_X12Y128        FDRE (Setup_fdre_C_D)       -0.016    18.277    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                 13.282    

Slack (MET) :             13.313ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.518ns (50.327%)  route 0.511ns (49.673%))
  Logic Levels:           0  
  Clock Path Skew:        -5.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.614     3.867    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.518     4.385 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/Q
                         net (fo=1, routed)           0.511     4.896    WiFi_i/mii_to_rmii_0/U0/mac2rmii_txd[1]
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.493    18.472    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000    18.472    
                         clock uncertainty           -0.182    18.290    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.081    18.209    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.209    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 13.313    

Slack (MET) :             13.514ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@20.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.518ns (61.520%)  route 0.324ns (38.480%))
  Logic Levels:           0  
  Clock Path Skew:        -5.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           2.157     2.157    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.253 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          1.614     3.867    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.518     4.385 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/Q
                         net (fo=1, routed)           0.324     4.709    WiFi_i/mii_to_rmii_0/U0/mac2rmii_txd[0]
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          1.493    18.472    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000    18.472    
                         clock uncertainty           -0.182    18.290    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.067    18.223    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.223    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                 13.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        -2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.559     1.475    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/Q
                         net (fo=1, routed)           0.101     1.740    WiFi_i/mii_to_rmii_0/U0/mac2rmii_txd[0]
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.825    -0.848    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000    -0.848    
                         clock uncertainty            0.182    -0.666    
    SLICE_X15Y126        FDRE (Hold_fdre_C_D)         0.070    -0.596    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.402ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.265%)  route 0.162ns (49.735%))
  Logic Levels:           0  
  Clock Path Skew:        -2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.559     1.475    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/Q
                         net (fo=1, routed)           0.162     1.802    WiFi_i/mii_to_rmii_0/U0/mac2rmii_txd[1]
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.825    -0.848    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X15Y126        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000    -0.848    
                         clock uncertainty            0.182    -0.666    
    SLICE_X15Y126        FDRE (Hold_fdre_C_D)         0.066    -0.600    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.443ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.053%)  route 0.200ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        -2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.559     1.475    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/Q
                         net (fo=1, routed)           0.200     1.839    WiFi_i/mii_to_rmii_0/U0/mac2rmii_tx_en
    SLICE_X12Y128        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.828    -0.845    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X12Y128        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000    -0.845    
                         clock uncertainty            0.182    -0.663    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.060    -0.603    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.475ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.902%)  route 0.205ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        -2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.559     1.475    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.148     1.623 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/Q
                         net (fo=1, routed)           0.205     1.829    WiFi_i/mii_to_rmii_0/U0/mac2rmii_txd[3]
    SLICE_X13Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.827    -0.846    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X13Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000    -0.846    
                         clock uncertainty            0.182    -0.664    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.018    -0.646    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.481ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_WiFi_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_WiFi_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_WiFi_clk_wiz_1_0 rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.376%)  route 0.253ns (60.624%))
  Logic Levels:           0  
  Clock Path Skew:        -2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y127        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.891     0.891    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.917 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=64, routed)          0.559     1.475    WiFi_i/axi_ethernetlite_0/U0/phy_tx_clk_core
    SLICE_X12Y126        FDRE                                         r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  WiFi_i/axi_ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/Q
                         net (fo=1, routed)           0.253     1.892    WiFi_i/mii_to_rmii_0/U0/mac2rmii_txd[2]
    SLICE_X13Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out2_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=85, routed)          0.827    -0.846    WiFi_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X13Y127        FDRE                                         r  WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000    -0.846    
                         clock uncertainty            0.182    -0.664    
    SLICE_X13Y127        FDRE (Hold_fdre_C_D)         0.075    -0.589    WiFi_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  2.481    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
  To Clock:  WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.388ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.461%)  route 0.529ns (52.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.612     3.454    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X34Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDPE (Prop_fdpe_C_Q)         0.478     3.932 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.529     4.462    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X33Y121        FDPE                                         f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X33Y121        FDPE (Recov_fdpe_C_PRE)     -0.530    42.850    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         42.850    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 38.388    

Slack (MET) :             38.388ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@40.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.461%)  route 0.529ns (52.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 43.086 - 40.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.746     1.746    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.842 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.612     3.454    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X34Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDPE (Prop_fdpe_C_Q)         0.478     3.932 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.529     4.462    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X33Y121        FDPE                                         f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X34Y124        FDRE                         0.000    40.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.500    41.500    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.591 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          1.495    43.086    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.329    43.415    
                         clock uncertainty           -0.035    43.380    
    SLICE_X33Y121        FDPE (Recov_fdpe_C_PRE)     -0.530    42.850    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         42.850    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 38.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.511%)  route 0.192ns (56.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.556     1.282    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X34Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDPE (Prop_fdpe_C_Q)         0.148     1.430 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.622    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X33Y121        FDPE                                         f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.347     1.318    
    SLICE_X33Y121        FDPE (Remov_fdpe_C_PRE)     -0.148     1.170    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns - WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.511%)  route 0.192ns (56.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.700     0.700    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.726 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.556     1.282    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X34Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        FDPE (Prop_fdpe_C_Q)         0.148     1.430 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.622    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X33Y121        FDPE                                         f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X34Y124        FDRE                         0.000     0.000 r  WiFi_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.810     0.810    WiFi_i/axi_ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.839 r  WiFi_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX/O
                         net (fo=63, routed)          0.826     1.665    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X33Y121        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.347     1.318    
    SLICE_X33Y121        FDPE (Remov_fdpe_C_PRE)     -0.148     1.170    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_WiFi_clk_wiz_1_0
  To Clock:  clk_out1_WiFi_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.419ns (37.627%)  route 0.695ns (62.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.700    -0.840    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y116         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDPE (Prop_fdpe_C_Q)         0.419    -0.421 f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.695     0.273    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X7Y113         FDPE                                         f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.582     8.561    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X7Y113         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.074     9.063    
    SLICE_X7Y113         FDPE (Recov_fdpe_C_PRE)     -0.534     8.529    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  8.256    

Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.419ns (37.627%)  route 0.695ns (62.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.700    -0.840    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y116         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDPE (Prop_fdpe_C_Q)         0.419    -0.421 f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.695     0.273    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X7Y113         FDPE                                         f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.582     8.561    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X7Y113         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.074     9.063    
    SLICE_X7Y113         FDPE (Recov_fdpe_C_PRE)     -0.534     8.529    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  8.256    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.775%)  route 0.538ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.691    -0.849    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X3Y123         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDPE (Prop_fdpe_C_Q)         0.419    -0.430 f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.538     0.108    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X1Y123         FDPE                                         f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.574     8.553    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X1Y123         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.576     9.129    
                         clock uncertainty           -0.074     9.054    
    SLICE_X1Y123         FDPE (Recov_fdpe_C_PRE)     -0.534     8.520    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.775%)  route 0.538ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.691    -0.849    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X3Y123         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDPE (Prop_fdpe_C_Q)         0.419    -0.430 f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.538     0.108    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X1Y123         FDPE                                         f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.574     8.553    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X1Y123         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576     9.129    
                         clock uncertainty           -0.074     9.054    
    SLICE_X1Y123         FDPE (Recov_fdpe_C_PRE)     -0.534     8.520    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.451ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.670%)  route 0.498ns (54.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.619    -0.921    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X11Y119        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDPE (Prop_fdpe_C_Q)         0.419    -0.502 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.498    -0.004    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y118        FDPE                                         f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.501     8.480    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X11Y118        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.576     9.056    
                         clock uncertainty           -0.074     8.981    
    SLICE_X11Y118        FDPE (Recov_fdpe_C_PRE)     -0.534     8.447    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  8.451    

Slack (MET) :             8.451ns  (required time - arrival time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@10.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.670%)  route 0.498ns (54.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.619    -0.921    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X11Y119        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDPE (Prop_fdpe_C_Q)         0.419    -0.502 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.498    -0.004    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y118        FDPE                                         f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        1.501     8.480    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X11Y118        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576     9.056    
                         clock uncertainty           -0.074     8.981    
    SLICE_X11Y118        FDPE (Recov_fdpe_C_PRE)     -0.534     8.447    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  8.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.401%)  route 0.181ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.586    -0.578    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X3Y123         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDPE (Prop_fdpe_C_Q)         0.128    -0.450 f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.181    -0.269    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X1Y123         FDPE                                         f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.855    -0.817    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X1Y123         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.252    -0.565    
    SLICE_X1Y123         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.714    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.401%)  route 0.181ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.586    -0.578    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X3Y123         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDPE (Prop_fdpe_C_Q)         0.128    -0.450 f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.181    -0.269    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X1Y123         FDPE                                         f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.855    -0.817    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X1Y123         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.252    -0.565    
    SLICE_X1Y123         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.714    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.561    -0.603    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X11Y119        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDPE (Prop_fdpe_C_Q)         0.128    -0.475 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192    -0.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y118        FDPE                                         f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.831    -0.842    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X11Y118        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.588    
    SLICE_X11Y118        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.561    -0.603    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X11Y119        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDPE (Prop_fdpe_C_Q)         0.128    -0.475 f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192    -0.283    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X11Y118        FDPE                                         f  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.831    -0.842    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X11Y118        FDPE                                         r  WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.588    
    SLICE_X11Y118        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.737    WiFi_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.730%)  route 0.241ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.592    -0.572    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y116         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDPE (Prop_fdpe_C_Q)         0.128    -0.444 f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.241    -0.204    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X7Y113         FDPE                                         f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.862    -0.810    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X7Y113         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.556    
    SLICE_X7Y113         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.705    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_WiFi_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns - clk_out1_WiFi_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.730%)  route 0.241ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.592    -0.572    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y116         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDPE (Prop_fdpe_C_Q)         0.128    -0.444 f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.241    -0.204    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X7Y113         FDPE                                         f  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_WiFi_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    WiFi_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  WiFi_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    WiFi_i/clk_wiz_1/inst/clk_in1_WiFi_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  WiFi_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    WiFi_i/clk_wiz_1/inst/clk_out1_WiFi_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  WiFi_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4395, routed)        0.862    -0.810    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X7Y113         FDPE                                         r  WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.556    
    SLICE_X7Y113         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.705    WiFi_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.502    





