Protel Design System Design Rule Check
PCB File : D:\Projects_Files\Projects\Altium_Projects\Petroline\LCD_KB_Controller\LCD_KB_Controller.PcbDoc
Date     : 06.12.2016
Time     : 13:39:03

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.15mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.15mm) Between Text "C18" (143.475mm,82.2mm) on Top Overlay And Arc (141.536mm,82.6mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (0.134mm < 0.15mm) Between Text "C34" (118.875mm,103.125mm) on Top Overlay And Arc (123.014mm,103.45mm) on Top Overlay Silk Text to Silk Clearance [0.134mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.15mm) Between Text "DA2" (111.6mm,60.75mm) on Top Overlay And Arc (112.525mm,63.587mm) on Top Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.15mm) Between Text "C28" (113.9mm,54.475mm) on Top Overlay And Arc (111.113mm,56.075mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.15mm) Between Text "C25" (97.325mm,73.875mm) on Top Overlay And Arc (101.675mm,78.425mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.15mm) Between Text "DD5" (131.525mm,101.25mm) on Top Overlay And Arc (135.662mm,101.675mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
Rule Violations :6

Processing Rule : Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (140.025mm,81.95mm)(143.075mm,81.95mm) on Top Overlay And Pad C18-1(142.4mm,82.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (140.025mm,83.248mm)(143.073mm,83.248mm) on Top Overlay And Pad C18-1(142.4mm,82.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (140.025mm,81.95mm)(143.075mm,81.95mm) on Top Overlay And Pad C18-2(140.7mm,82.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (140.025mm,83.248mm)(143.073mm,83.248mm) on Top Overlay And Pad C18-2(140.7mm,82.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (133.025mm,91.275mm)(136.075mm,91.275mm) on Top Overlay And Pad C37-2(135.4mm,90.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (133.027mm,89.977mm)(136.075mm,89.977mm) on Top Overlay And Pad C37-2(135.4mm,90.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (133.025mm,91.275mm)(136.075mm,91.275mm) on Top Overlay And Pad C37-1(133.7mm,90.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (133.027mm,89.977mm)(136.075mm,89.977mm) on Top Overlay And Pad C37-1(133.7mm,90.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (128.136mm,83.97mm)(138.804mm,83.97mm) on Top Overlay And Pad DD6-5(134.105mm,82.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (128.136mm,83.97mm)(138.804mm,83.97mm) on Top Overlay And Pad DD6-4(132.835mm,82.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (128.136mm,83.97mm)(138.804mm,83.97mm) on Top Overlay And Pad DD6-3(131.565mm,82.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (128.136mm,83.97mm)(138.804mm,83.97mm) on Top Overlay And Pad DD6-2(130.295mm,82.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (128.136mm,83.97mm)(138.804mm,83.97mm) on Top Overlay And Pad DD6-1(129.025mm,82.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (128.136mm,83.97mm)(138.804mm,83.97mm) on Top Overlay And Pad DD6-8(137.915mm,82.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (128.136mm,83.97mm)(138.804mm,83.97mm) on Top Overlay And Pad DD6-7(136.645mm,82.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (128.136mm,83.97mm)(138.804mm,83.97mm) on Top Overlay And Pad DD6-6(135.375mm,82.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.1mm,79.975mm)(129.15mm,79.975mm) on Top Overlay And Pad C36-2(126.775mm,80.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (126.1mm,81.273mm)(129.148mm,81.273mm) on Top Overlay And Pad C36-2(126.775mm,80.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.1mm,79.975mm)(129.15mm,79.975mm) on Top Overlay And Pad C36-1(128.475mm,80.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Region (0 hole(s)) Top Overlay And Pad C36-1(128.475mm,80.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (126.1mm,81.273mm)(129.148mm,81.273mm) on Top Overlay And Pad C36-1(128.475mm,80.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (137.225mm,89.625mm)(140.275mm,89.625mm) on Top Overlay And Pad C38-2(137.9mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (137.225mm,90.923mm)(140.273mm,90.923mm) on Top Overlay And Pad C38-2(137.9mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (137.225mm,89.625mm)(140.275mm,89.625mm) on Top Overlay And Pad C38-1(139.6mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (137.225mm,90.923mm)(140.273mm,90.923mm) on Top Overlay And Pad C38-1(139.6mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (130.125mm,80.598mm)(133.173mm,80.598mm) on Top Overlay And Pad C39-2(130.8mm,79.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (130.125mm,79.3mm)(133.175mm,79.3mm) on Top Overlay And Pad C39-2(130.8mm,79.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (130.125mm,80.598mm)(133.173mm,80.598mm) on Top Overlay And Pad C39-1(132.5mm,79.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (130.125mm,79.3mm)(133.175mm,79.3mm) on Top Overlay And Pad C39-1(132.5mm,79.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Track (105.625mm,75.825mm)(106.725mm,75.825mm) on Top Overlay And Pad VD26-1(107.55mm,75.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.15mm) Between Track (147.945mm,55.385mm)(147.945mm,57.165mm) on Top Overlay And Pad R36-2(147.225mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.15mm) Between Track (144.605mm,55.385mm)(147.945mm,55.385mm) on Top Overlay And Pad R36-2(147.225mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.15mm) Between Track (144.605mm,57.165mm)(147.945mm,57.165mm) on Top Overlay And Pad R36-2(147.225mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.15mm) Between Track (144.605mm,55.385mm)(144.605mm,57.165mm) on Top Overlay And Pad R36-1(145.325mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.15mm) Between Track (144.605mm,55.385mm)(147.945mm,55.385mm) on Top Overlay And Pad R36-1(145.325mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.15mm) Between Track (144.605mm,57.165mm)(147.945mm,57.165mm) on Top Overlay And Pad R36-1(145.325mm,56.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,83.375mm)(111.35mm,84.675mm) on Top Overlay And Pad R6-1(111.9mm,84.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,84.675mm)(114mm,84.675mm) on Top Overlay And Pad R6-1(111.9mm,84.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,83.375mm)(114mm,83.375mm) on Top Overlay And Pad R6-1(111.9mm,84.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (114mm,83.375mm)(114mm,84.675mm) on Top Overlay And Pad R6-2(113.449mm,84.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,84.675mm)(114mm,84.675mm) on Top Overlay And Pad R6-2(113.449mm,84.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,83.375mm)(114mm,83.375mm) on Top Overlay And Pad R6-2(113.449mm,84.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,86.375mm)(111.325mm,87.675mm) on Top Overlay And Pad R7-1(111.875mm,87.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,86.375mm)(113.975mm,86.375mm) on Top Overlay And Pad R7-1(111.875mm,87.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,87.675mm)(113.975mm,87.675mm) on Top Overlay And Pad R7-1(111.875mm,87.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (113.975mm,86.375mm)(113.975mm,87.675mm) on Top Overlay And Pad R7-2(113.424mm,87.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,86.375mm)(113.975mm,86.375mm) on Top Overlay And Pad R7-2(113.424mm,87.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,87.675mm)(113.975mm,87.675mm) on Top Overlay And Pad R7-2(113.424mm,87.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,80.375mm)(111.35mm,81.675mm) on Top Overlay And Pad R5-1(111.9mm,81.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,80.375mm)(114mm,80.375mm) on Top Overlay And Pad R5-1(111.9mm,81.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,81.675mm)(114mm,81.675mm) on Top Overlay And Pad R5-1(111.9mm,81.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (114mm,80.375mm)(114mm,81.675mm) on Top Overlay And Pad R5-2(113.449mm,81.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,80.375mm)(114mm,80.375mm) on Top Overlay And Pad R5-2(113.449mm,81.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,81.675mm)(114mm,81.675mm) on Top Overlay And Pad R5-2(113.449mm,81.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (111.202mm,87.977mm)(114.25mm,87.977mm) on Top Overlay And Pad C5-1(111.875mm,88.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.2mm,89.275mm)(114.25mm,89.275mm) on Top Overlay And Pad C5-1(111.875mm,88.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (111.202mm,87.977mm)(114.25mm,87.977mm) on Top Overlay And Pad C5-2(113.575mm,88.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.2mm,89.275mm)(114.25mm,89.275mm) on Top Overlay And Pad C5-2(113.575mm,88.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,84.875mm)(111.325mm,86.175mm) on Top Overlay And Pad R4-1(111.875mm,85.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,84.875mm)(113.975mm,84.875mm) on Top Overlay And Pad R4-1(111.875mm,85.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,86.175mm)(113.975mm,86.175mm) on Top Overlay And Pad R4-1(111.875mm,85.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (113.975mm,84.875mm)(113.975mm,86.175mm) on Top Overlay And Pad R4-2(113.424mm,85.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,84.875mm)(113.975mm,84.875mm) on Top Overlay And Pad R4-2(113.424mm,85.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.325mm,86.175mm)(113.975mm,86.175mm) on Top Overlay And Pad R4-2(113.424mm,85.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,81.875mm)(111.35mm,83.175mm) on Top Overlay And Pad R3-1(111.9mm,82.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,81.875mm)(114mm,81.875mm) on Top Overlay And Pad R3-1(111.9mm,82.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,83.175mm)(114mm,83.175mm) on Top Overlay And Pad R3-1(111.9mm,82.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (114mm,81.875mm)(114mm,83.175mm) on Top Overlay And Pad R3-2(113.449mm,82.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,81.875mm)(114mm,81.875mm) on Top Overlay And Pad R3-2(113.449mm,82.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,83.175mm)(114mm,83.175mm) on Top Overlay And Pad R3-2(113.449mm,82.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,78.875mm)(111.35mm,80.175mm) on Top Overlay And Pad R2-1(111.9mm,79.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,78.875mm)(114mm,78.875mm) on Top Overlay And Pad R2-1(111.9mm,79.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,80.175mm)(114mm,80.175mm) on Top Overlay And Pad R2-1(111.9mm,79.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (114mm,78.875mm)(114mm,80.175mm) on Top Overlay And Pad R2-2(113.449mm,79.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,78.875mm)(114mm,78.875mm) on Top Overlay And Pad R2-2(113.449mm,79.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.35mm,80.175mm)(114mm,80.175mm) on Top Overlay And Pad R2-2(113.449mm,79.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (112.05mm,89.625mm)(112.05mm,90.925mm) on Top Overlay And Pad R1-1(112.6mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (112.05mm,89.625mm)(114.7mm,89.625mm) on Top Overlay And Pad R1-1(112.6mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (112.05mm,90.925mm)(114.7mm,90.925mm) on Top Overlay And Pad R1-1(112.6mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (114.7mm,89.625mm)(114.7mm,90.925mm) on Top Overlay And Pad R1-2(114.149mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (112.05mm,89.625mm)(114.7mm,89.625mm) on Top Overlay And Pad R1-2(114.149mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (112.05mm,90.925mm)(114.7mm,90.925mm) on Top Overlay And Pad R1-2(114.149mm,90.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (101.427mm,88.127mm)(104.475mm,88.127mm) on Top Overlay And Pad C3-1(102.1mm,88.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (101.425mm,89.425mm)(104.475mm,89.425mm) on Top Overlay And Pad C3-1(102.1mm,88.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (101.427mm,88.127mm)(104.475mm,88.127mm) on Top Overlay And Pad C3-2(103.8mm,88.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (101.425mm,89.425mm)(104.475mm,89.425mm) on Top Overlay And Pad C3-2(103.8mm,88.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (106.35mm,78.923mm)(109.398mm,78.923mm) on Top Overlay And Pad C2-1(108.725mm,78.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (106.35mm,77.625mm)(109.4mm,77.625mm) on Top Overlay And Pad C2-1(108.725mm,78.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (106.35mm,78.923mm)(109.398mm,78.923mm) on Top Overlay And Pad C2-2(107.025mm,78.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (106.35mm,77.625mm)(109.4mm,77.625mm) on Top Overlay And Pad C2-2(107.025mm,78.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (98.775mm,84.723mm)(101.823mm,84.723mm) on Top Overlay And Pad C1-1(101.15mm,84.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (98.775mm,83.425mm)(101.825mm,83.425mm) on Top Overlay And Pad C1-1(101.15mm,84.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (98.775mm,84.723mm)(101.823mm,84.723mm) on Top Overlay And Pad C1-2(99.45mm,84.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (98.775mm,83.425mm)(101.825mm,83.425mm) on Top Overlay And Pad C1-2(99.45mm,84.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (110.642mm,52.625mm)(110.642mm,53.641mm) on Top Overlay And Pad VD1-1(111.15mm,51.863mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (113.69mm,52.625mm)(113.69mm,53.641mm) on Top Overlay And Pad VD1-2(113.182mm,51.863mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (126.077mm,47.75mm)(126.077mm,50.798mm) on Top Overlay And Pad C6-1(126.725mm,50.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.375mm,47.75mm)(127.375mm,50.8mm) on Top Overlay And Pad C6-1(126.725mm,50.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (126.077mm,47.75mm)(126.077mm,50.798mm) on Top Overlay And Pad C6-2(126.725mm,48.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.375mm,47.75mm)(127.375mm,50.8mm) on Top Overlay And Pad C6-2(126.725mm,48.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (120.25mm,45.025mm)(120.25mm,46.325mm) on Top Overlay And Pad R8-1(120.8mm,45.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (120.25mm,45.025mm)(122.9mm,45.025mm) on Top Overlay And Pad R8-1(120.8mm,45.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (120.25mm,46.325mm)(122.9mm,46.325mm) on Top Overlay And Pad R8-1(120.8mm,45.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (122.9mm,45.025mm)(122.9mm,46.325mm) on Top Overlay And Pad R8-2(122.349mm,45.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (120.25mm,45.025mm)(122.9mm,45.025mm) on Top Overlay And Pad R8-2(122.349mm,45.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (120.25mm,46.325mm)(122.9mm,46.325mm) on Top Overlay And Pad R8-2(122.349mm,45.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (123.202mm,99.15mm)(123.202mm,102.198mm) on Top Overlay And Pad C8-1(123.85mm,101.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (124.5mm,99.15mm)(124.5mm,102.2mm) on Top Overlay And Pad C8-1(123.85mm,101.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (123.202mm,99.15mm)(123.202mm,102.198mm) on Top Overlay And Pad C8-2(123.85mm,99.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (124.5mm,99.15mm)(124.5mm,102.2mm) on Top Overlay And Pad C8-2(123.85mm,99.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.85mm,97.3mm)(118.85mm,98.6mm) on Top Overlay And Pad R19-1(119.4mm,97.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.85mm,97.3mm)(121.5mm,97.3mm) on Top Overlay And Pad R19-1(119.4mm,97.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.85mm,98.6mm)(121.5mm,98.6mm) on Top Overlay And Pad R19-1(119.4mm,97.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (121.5mm,97.3mm)(121.5mm,98.6mm) on Top Overlay And Pad R19-2(120.949mm,97.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.85mm,97.3mm)(121.5mm,97.3mm) on Top Overlay And Pad R19-2(120.949mm,97.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.85mm,98.6mm)(121.5mm,98.6mm) on Top Overlay And Pad R19-2(120.949mm,97.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (133.975mm,51.425mm)(133.975mm,52.725mm) on Top Overlay And Pad R17-1(134.525mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (133.975mm,51.425mm)(136.625mm,51.425mm) on Top Overlay And Pad R17-1(134.525mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (133.975mm,52.725mm)(136.625mm,52.725mm) on Top Overlay And Pad R17-1(134.525mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (136.625mm,51.425mm)(136.625mm,52.725mm) on Top Overlay And Pad R17-2(136.074mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (133.975mm,51.425mm)(136.625mm,51.425mm) on Top Overlay And Pad R17-2(136.074mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (133.975mm,52.725mm)(136.625mm,52.725mm) on Top Overlay And Pad R17-2(136.074mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (130.175mm,51.425mm)(130.175mm,52.725mm) on Top Overlay And Pad R18-1(129.625mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.525mm,52.725mm)(130.175mm,52.725mm) on Top Overlay And Pad R18-1(129.625mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.525mm,51.425mm)(130.175mm,51.425mm) on Top Overlay And Pad R18-1(129.625mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (127.525mm,51.425mm)(127.525mm,52.725mm) on Top Overlay And Pad R18-2(128.076mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.525mm,52.725mm)(130.175mm,52.725mm) on Top Overlay And Pad R18-2(128.076mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.525mm,51.425mm)(130.175mm,51.425mm) on Top Overlay And Pad R18-2(128.076mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (121.5mm,99.7mm)(121.5mm,102.35mm) on Top Overlay And Pad R16-1(122.15mm,100.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (122.8mm,99.7mm)(122.8mm,102.35mm) on Top Overlay And Pad R16-1(122.15mm,100.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (121.5mm,99.7mm)(122.8mm,99.7mm) on Top Overlay And Pad R16-1(122.15mm,100.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (121.5mm,99.7mm)(121.5mm,102.35mm) on Top Overlay And Pad R16-2(122.15mm,101.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (122.8mm,99.7mm)(122.8mm,102.35mm) on Top Overlay And Pad R16-2(122.15mm,101.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (121.5mm,102.35mm)(122.8mm,102.35mm) on Top Overlay And Pad R16-2(122.15mm,101.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.75mm,60.6mm)(154.75mm,61.9mm) on Top Overlay And Pad R15-1(155.3mm,61.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.75mm,60.6mm)(157.4mm,60.6mm) on Top Overlay And Pad R15-1(155.3mm,61.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.75mm,61.9mm)(157.4mm,61.9mm) on Top Overlay And Pad R15-1(155.3mm,61.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (157.4mm,60.6mm)(157.4mm,61.9mm) on Top Overlay And Pad R15-2(156.849mm,61.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.75mm,60.6mm)(157.4mm,60.6mm) on Top Overlay And Pad R15-2(156.849mm,61.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.75mm,61.9mm)(157.4mm,61.9mm) on Top Overlay And Pad R15-2(156.849mm,61.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (161.108mm,61.084mm)(161.108mm,62.1mm) on Top Overlay And Pad VT3-1(160.6mm,62.862mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (158.06mm,61.084mm)(158.06mm,62.1mm) on Top Overlay And Pad VT3-2(158.568mm,62.862mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (159.025mm,58.3mm)(159.025mm,59.6mm) on Top Overlay And Pad R14-1(158.475mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (156.375mm,58.3mm)(159.025mm,58.3mm) on Top Overlay And Pad R14-1(158.475mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (156.375mm,59.6mm)(159.025mm,59.6mm) on Top Overlay And Pad R14-1(158.475mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (156.375mm,58.3mm)(156.375mm,59.6mm) on Top Overlay And Pad R14-2(156.926mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (156.375mm,58.3mm)(159.025mm,58.3mm) on Top Overlay And Pad R14-2(156.926mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (156.375mm,59.6mm)(159.025mm,59.6mm) on Top Overlay And Pad R14-2(156.926mm,58.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (117.15mm,55.05mm)(117.15mm,57.7mm) on Top Overlay And Pad R13-1(116.5mm,55.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (115.85mm,55.05mm)(117.15mm,55.05mm) on Top Overlay And Pad R13-1(116.5mm,55.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (115.85mm,55.05mm)(115.85mm,57.7mm) on Top Overlay And Pad R13-1(116.5mm,55.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (117.15mm,55.05mm)(117.15mm,57.7mm) on Top Overlay And Pad R13-2(116.5mm,57.149mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (115.85mm,57.7mm)(117.15mm,57.7mm) on Top Overlay And Pad R13-2(116.5mm,57.149mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (115.85mm,55.05mm)(115.85mm,57.7mm) on Top Overlay And Pad R13-2(116.5mm,57.149mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (115.548mm,54.777mm)(115.548mm,57.825mm) on Top Overlay And Pad C7-1(114.9mm,55.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (114.25mm,54.775mm)(114.25mm,57.825mm) on Top Overlay And Pad C7-1(114.9mm,55.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (115.548mm,54.777mm)(115.548mm,57.825mm) on Top Overlay And Pad C7-2(114.9mm,57.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (114.25mm,54.775mm)(114.25mm,57.825mm) on Top Overlay And Pad C7-2(114.9mm,57.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (117.125mm,58.35mm)(117.125mm,59.65mm) on Top Overlay And Pad R12-1(117.675mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (117.125mm,58.35mm)(119.775mm,58.35mm) on Top Overlay And Pad R12-1(117.675mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (117.125mm,59.65mm)(119.775mm,59.65mm) on Top Overlay And Pad R12-1(117.675mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (119.775mm,58.35mm)(119.775mm,59.65mm) on Top Overlay And Pad R12-2(119.224mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (117.125mm,58.35mm)(119.775mm,58.35mm) on Top Overlay And Pad R12-2(119.224mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (117.125mm,59.65mm)(119.775mm,59.65mm) on Top Overlay And Pad R12-2(119.224mm,59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (120.765mm,55.6mm)(120.765mm,56.616mm) on Top Overlay And Pad VD5-2(120.257mm,54.838mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (117.717mm,55.6mm)(117.717mm,56.616mm) on Top Overlay And Pad VD5-1(118.225mm,54.838mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (145.375mm,58.95mm)(145.375mm,61.6mm) on Top Overlay And Pad R11-1(146.025mm,61.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (146.675mm,58.95mm)(146.675mm,61.6mm) on Top Overlay And Pad R11-1(146.025mm,61.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (145.375mm,61.6mm)(146.675mm,61.6mm) on Top Overlay And Pad R11-1(146.025mm,61.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (145.375mm,58.95mm)(145.375mm,61.6mm) on Top Overlay And Pad R11-2(146.025mm,59.501mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (146.675mm,58.95mm)(146.675mm,61.6mm) on Top Overlay And Pad R11-2(146.025mm,59.501mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (145.375mm,58.95mm)(146.675mm,58.95mm) on Top Overlay And Pad R11-2(146.025mm,59.501mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (157.1mm,77.375mm)(157.1mm,78.675mm) on Top Overlay And Pad R10-1(157.65mm,78.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (157.1mm,77.375mm)(159.75mm,77.375mm) on Top Overlay And Pad R10-1(157.65mm,78.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (157.1mm,78.675mm)(159.75mm,78.675mm) on Top Overlay And Pad R10-1(157.65mm,78.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (159.75mm,77.375mm)(159.75mm,78.675mm) on Top Overlay And Pad R10-2(159.199mm,78.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (157.1mm,77.375mm)(159.75mm,77.375mm) on Top Overlay And Pad R10-2(159.199mm,78.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (157.1mm,78.675mm)(159.75mm,78.675mm) on Top Overlay And Pad R10-2(159.199mm,78.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (147.242mm,60.25mm)(147.242mm,61.266mm) on Top Overlay And Pad VT1-1(147.75mm,59.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (150.29mm,60.25mm)(150.29mm,61.266mm) on Top Overlay And Pad VT1-2(149.782mm,59.488mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (132.425mm,52.575mm)(133.025mm,52.575mm) on Top Overlay And Pad VD4-2(132.725mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (132.425mm,53.175mm)(132.725mm,52.575mm) on Top Overlay And Pad VD4-2(132.725mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (132.725mm,52.575mm)(133.025mm,53.175mm) on Top Overlay And Pad VD4-2(132.725mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (132.425mm,53.175mm)(133.025mm,53.175mm) on Top Overlay And Pad VD4-1(132.725mm,53.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (131.1mm,52.575mm)(131.7mm,52.575mm) on Top Overlay And Pad VD3-2(131.4mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (131.1mm,53.175mm)(131.4mm,52.575mm) on Top Overlay And Pad VD3-2(131.4mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (131.4mm,52.575mm)(131.7mm,53.175mm) on Top Overlay And Pad VD3-2(131.4mm,52.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (131.1mm,53.175mm)(131.7mm,53.175mm) on Top Overlay And Pad VD3-1(131.4mm,53.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (135.15mm,97.75mm)(135.15mm,100.4mm) on Top Overlay And Pad R22-1(135.8mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (136.45mm,97.75mm)(136.45mm,100.4mm) on Top Overlay And Pad R22-1(135.8mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (135.15mm,100.4mm)(136.45mm,100.4mm) on Top Overlay And Pad R22-1(135.8mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (135.15mm,97.75mm)(135.15mm,100.4mm) on Top Overlay And Pad R22-2(135.8mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (136.45mm,97.75mm)(136.45mm,100.4mm) on Top Overlay And Pad R22-2(135.8mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (135.15mm,97.75mm)(136.45mm,97.75mm) on Top Overlay And Pad R22-2(135.8mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (136.825mm,97.75mm)(136.825mm,100.4mm) on Top Overlay And Pad R23-1(137.475mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (136.825mm,100.4mm)(138.125mm,100.4mm) on Top Overlay And Pad R23-1(137.475mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (138.125mm,97.75mm)(138.125mm,100.4mm) on Top Overlay And Pad R23-1(137.475mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (136.825mm,97.75mm)(136.825mm,100.4mm) on Top Overlay And Pad R23-2(137.475mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (136.825mm,97.75mm)(138.125mm,97.75mm) on Top Overlay And Pad R23-2(137.475mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (138.125mm,97.75mm)(138.125mm,100.4mm) on Top Overlay And Pad R23-2(137.475mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (138.425mm,100.4mm)(139.725mm,100.4mm) on Top Overlay And Pad R24-1(139.075mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (138.425mm,97.75mm)(138.425mm,100.4mm) on Top Overlay And Pad R24-1(139.075mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (139.725mm,97.75mm)(139.725mm,100.4mm) on Top Overlay And Pad R24-1(139.075mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (138.425mm,97.75mm)(139.725mm,97.75mm) on Top Overlay And Pad R24-2(139.075mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (138.425mm,97.75mm)(138.425mm,100.4mm) on Top Overlay And Pad R24-2(139.075mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (139.725mm,97.75mm)(139.725mm,100.4mm) on Top Overlay And Pad R24-2(139.075mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (140.05mm,97.75mm)(140.05mm,100.4mm) on Top Overlay And Pad R25-1(140.7mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (141.35mm,97.75mm)(141.35mm,100.4mm) on Top Overlay And Pad R25-1(140.7mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (140.05mm,100.4mm)(141.35mm,100.4mm) on Top Overlay And Pad R25-1(140.7mm,99.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (140.05mm,97.75mm)(140.05mm,100.4mm) on Top Overlay And Pad R25-2(140.7mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (141.35mm,97.75mm)(141.35mm,100.4mm) on Top Overlay And Pad R25-2(140.7mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (140.05mm,97.75mm)(141.35mm,97.75mm) on Top Overlay And Pad R25-2(140.7mm,98.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (140.575mm,114.1mm)(140.875mm,113.5mm) on Top Overlay And Pad VD17-2(140.575mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (140.275mm,114.1mm)(140.875mm,114.1mm) on Top Overlay And Pad VD17-2(140.575mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (140.275mm,113.5mm)(140.575mm,114.1mm) on Top Overlay And Pad VD17-2(140.575mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (140.275mm,113.5mm)(140.875mm,113.5mm) on Top Overlay And Pad VD17-1(140.575mm,113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,123.75mm)(149.525mm,123.45mm) on Top Overlay And Pad VD16-2(148.425mm,123.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,123.75mm)(149.525mm,124.05mm) on Top Overlay And Pad VD16-2(148.425mm,123.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,123.45mm)(148.925mm,124.05mm) on Top Overlay And Pad VD16-2(148.425mm,123.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (149.525mm,123.45mm)(149.525mm,124.05mm) on Top Overlay And Pad VD16-1(150.025mm,123.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (142.725mm,114.1mm)(143.325mm,114.1mm) on Top Overlay And Pad VD15-2(143.025mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (143.025mm,114.1mm)(143.325mm,113.5mm) on Top Overlay And Pad VD15-2(143.025mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (142.725mm,113.5mm)(143.025mm,114.1mm) on Top Overlay And Pad VD15-2(143.025mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (142.725mm,113.5mm)(143.325mm,113.5mm) on Top Overlay And Pad VD15-1(143.025mm,113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,122.325mm)(149.525mm,122.625mm) on Top Overlay And Pad VD14-2(148.425mm,122.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,122.325mm)(149.525mm,122.025mm) on Top Overlay And Pad VD14-2(148.425mm,122.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,122.025mm)(148.925mm,122.625mm) on Top Overlay And Pad VD14-2(148.425mm,122.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (149.525mm,122.025mm)(149.525mm,122.625mm) on Top Overlay And Pad VD14-1(150.025mm,122.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (145.2mm,114.1mm)(145.8mm,114.1mm) on Top Overlay And Pad VD13-2(145.5mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (145.5mm,114.1mm)(145.8mm,113.5mm) on Top Overlay And Pad VD13-2(145.5mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (145.2mm,113.5mm)(145.5mm,114.1mm) on Top Overlay And Pad VD13-2(145.5mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (145.2mm,113.5mm)(145.8mm,113.5mm) on Top Overlay And Pad VD13-1(145.5mm,113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (147.775mm,113.5mm)(148.075mm,114.1mm) on Top Overlay And Pad VD12-2(148.075mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (147.775mm,114.1mm)(148.375mm,114.1mm) on Top Overlay And Pad VD12-2(148.075mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.075mm,114.1mm)(148.375mm,113.5mm) on Top Overlay And Pad VD12-2(148.075mm,114.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (147.775mm,113.5mm)(148.375mm,113.5mm) on Top Overlay And Pad VD12-1(148.075mm,113mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (149.7mm,88.55mm)(149.7mm,91.2mm) on Top Overlay And Pad R21-1(150.35mm,89.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (151mm,88.55mm)(151mm,91.2mm) on Top Overlay And Pad R21-1(150.35mm,89.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (149.7mm,88.55mm)(151mm,88.55mm) on Top Overlay And Pad R21-1(150.35mm,89.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (149.7mm,88.55mm)(149.7mm,91.2mm) on Top Overlay And Pad R21-2(150.35mm,90.649mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (151mm,88.55mm)(151mm,91.2mm) on Top Overlay And Pad R21-2(150.35mm,90.649mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (149.7mm,91.2mm)(151mm,91.2mm) on Top Overlay And Pad R21-2(150.35mm,90.649mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (149.842mm,93.125mm)(149.842mm,94.141mm) on Top Overlay And Pad VT5-1(150.35mm,92.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.15mm) Between Track (152.89mm,93.125mm)(152.89mm,94.141mm) on Top Overlay And Pad VT5-2(152.382mm,92.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,120.9mm)(149.525mm,121.2mm) on Top Overlay And Pad VD8-2(148.425mm,120.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,120.9mm)(149.525mm,120.6mm) on Top Overlay And Pad VD8-2(148.425mm,120.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,120.6mm)(148.925mm,121.2mm) on Top Overlay And Pad VD8-2(148.425mm,120.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (149.525mm,120.6mm)(149.525mm,121.2mm) on Top Overlay And Pad VD8-1(150.025mm,120.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,119.525mm)(149.525mm,119.225mm) on Top Overlay And Pad VD9-2(148.425mm,119.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,119.525mm)(149.525mm,119.825mm) on Top Overlay And Pad VD9-2(148.425mm,119.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (148.925mm,119.225mm)(148.925mm,119.825mm) on Top Overlay And Pad VD9-2(148.425mm,119.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Track (149.525mm,119.225mm)(149.525mm,119.825mm) on Top Overlay And Pad VD9-1(150.025mm,119.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (155.875mm,90.275mm)(155.875mm,91.575mm) on Top Overlay And Pad R20-1(156.425mm,90.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (155.875mm,90.275mm)(158.525mm,90.275mm) on Top Overlay And Pad R20-1(156.425mm,90.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (155.875mm,91.575mm)(158.525mm,91.575mm) on Top Overlay And Pad R20-1(156.425mm,90.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (155.875mm,90.275mm)(158.525mm,90.275mm) on Top Overlay And Pad R20-2(157.974mm,90.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (155.875mm,91.575mm)(158.525mm,91.575mm) on Top Overlay And Pad R20-2(157.974mm,90.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (158.525mm,90.275mm)(158.525mm,91.575mm) on Top Overlay And Pad R20-2(157.974mm,90.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (123.55mm,119.125mm)(123.55mm,120.425mm) on Top Overlay And Pad R29-1(123mm,119.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (120.9mm,119.125mm)(123.55mm,119.125mm) on Top Overlay And Pad R29-1(123mm,119.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (120.9mm,120.425mm)(123.55mm,120.425mm) on Top Overlay And Pad R29-1(123mm,119.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (120.9mm,119.125mm)(120.9mm,120.425mm) on Top Overlay And Pad R29-2(121.451mm,119.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (120.9mm,119.125mm)(123.55mm,119.125mm) on Top Overlay And Pad R29-2(121.451mm,119.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (120.9mm,120.425mm)(123.55mm,120.425mm) on Top Overlay And Pad R29-2(121.451mm,119.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.35mm,34.125mm)(118.35mm,35.425mm) on Top Overlay And Pad R28-1(118.9mm,34.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.35mm,34.125mm)(121mm,34.125mm) on Top Overlay And Pad R28-1(118.9mm,34.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.35mm,35.425mm)(121mm,35.425mm) on Top Overlay And Pad R28-1(118.9mm,34.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (121mm,34.125mm)(121mm,35.425mm) on Top Overlay And Pad R28-2(120.449mm,34.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.35mm,34.125mm)(121mm,34.125mm) on Top Overlay And Pad R28-2(120.449mm,34.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (118.35mm,35.425mm)(121mm,35.425mm) on Top Overlay And Pad R28-2(120.449mm,34.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (131.3mm,89.95mm)(131.3mm,93mm) on Top Overlay And Pad C22-1(131.95mm,90.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (132.598mm,89.952mm)(132.598mm,93mm) on Top Overlay And Pad C22-1(131.95mm,90.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (131.3mm,89.95mm)(131.3mm,93mm) on Top Overlay And Pad C22-2(131.95mm,92.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (132.598mm,89.952mm)(132.598mm,93mm) on Top Overlay And Pad C22-2(131.95mm,92.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (122.202mm,84.227mm)(125.25mm,84.227mm) on Top Overlay And Pad C21-1(122.875mm,84.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (122.2mm,85.525mm)(125.25mm,85.525mm) on Top Overlay And Pad C21-1(122.875mm,84.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (122.202mm,84.227mm)(125.25mm,84.227mm) on Top Overlay And Pad C21-2(124.575mm,84.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (122.2mm,85.525mm)(125.25mm,85.525mm) on Top Overlay And Pad C21-2(124.575mm,84.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (124.15mm,76.475mm)(127.2mm,76.475mm) on Top Overlay And Pad C19-1(124.825mm,75.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (124.152mm,75.177mm)(127.2mm,75.177mm) on Top Overlay And Pad C19-1(124.825mm,75.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (124.15mm,76.475mm)(127.2mm,76.475mm) on Top Overlay And Pad C19-2(126.525mm,75.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (124.152mm,75.177mm)(127.2mm,75.177mm) on Top Overlay And Pad C19-2(126.525mm,75.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (125.702mm,71.677mm)(128.75mm,71.677mm) on Top Overlay And Pad C20-1(126.375mm,72.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (125.7mm,72.975mm)(128.75mm,72.975mm) on Top Overlay And Pad C20-1(126.375mm,72.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (125.702mm,71.677mm)(128.75mm,71.677mm) on Top Overlay And Pad C20-2(128.075mm,72.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (125.7mm,72.975mm)(128.75mm,72.975mm) on Top Overlay And Pad C20-2(128.075mm,72.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (128.625mm,73.45mm)(128.625mm,74.75mm) on Top Overlay And Pad L1-2(128.074mm,74.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (125.975mm,74.75mm)(128.625mm,74.75mm) on Top Overlay And Pad L1-2(128.074mm,74.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (125.975mm,73.45mm)(128.625mm,73.45mm) on Top Overlay And Pad L1-2(128.074mm,74.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (125.975mm,74.75mm)(128.625mm,74.75mm) on Top Overlay And Pad L1-1(126.525mm,74.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (125.975mm,73.45mm)(128.625mm,73.45mm) on Top Overlay And Pad L1-1(126.525mm,74.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (125.975mm,73.45mm)(125.975mm,74.75mm) on Top Overlay And Pad L1-1(126.525mm,74.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (139.1mm,85.325mm)(139.1mm,88.625mm) on Top Overlay And Pad C17-1(140mm,87.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (140.9mm,85.325mm)(140.9mm,88.625mm) on Top Overlay And Pad C17-1(140mm,87.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (139.1mm,88.625mm)(140.9mm,88.625mm) on Top Overlay And Pad C17-1(140mm,87.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (139.1mm,85.325mm)(139.1mm,88.625mm) on Top Overlay And Pad C17-2(140mm,86.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (140.9mm,85.325mm)(140.9mm,88.625mm) on Top Overlay And Pad C17-2(140mm,86.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (139.1mm,85.325mm)(140.9mm,85.325mm) on Top Overlay And Pad C17-2(140mm,86.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (130.275mm,62.275mm)(133.325mm,62.275mm) on Top Overlay And Pad C13-1(130.95mm,61.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (130.277mm,60.977mm)(133.325mm,60.977mm) on Top Overlay And Pad C13-1(130.95mm,61.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (130.275mm,62.275mm)(133.325mm,62.275mm) on Top Overlay And Pad C13-2(132.65mm,61.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (130.277mm,60.977mm)(133.325mm,60.977mm) on Top Overlay And Pad C13-2(132.65mm,61.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (139.9mm,59.7mm)(139.9mm,62.75mm) on Top Overlay And Pad C14-1(140.55mm,60.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (141.198mm,59.702mm)(141.198mm,62.75mm) on Top Overlay And Pad C14-1(140.55mm,60.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (139.9mm,59.7mm)(139.9mm,62.75mm) on Top Overlay And Pad C14-2(140.55mm,62.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (141.198mm,59.702mm)(141.198mm,62.75mm) on Top Overlay And Pad C14-2(140.55mm,62.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (149.798mm,64.352mm)(149.798mm,67.4mm) on Top Overlay And Pad C15-1(149.15mm,65.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (148.5mm,64.35mm)(148.5mm,67.4mm) on Top Overlay And Pad C15-1(149.15mm,65.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (149.798mm,64.352mm)(149.798mm,67.4mm) on Top Overlay And Pad C15-2(149.15mm,66.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (148.5mm,64.35mm)(148.5mm,67.4mm) on Top Overlay And Pad C15-2(149.15mm,66.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (148.827mm,75.125mm)(148.827mm,78.173mm) on Top Overlay And Pad C16-1(149.475mm,77.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (150.125mm,75.125mm)(150.125mm,78.175mm) on Top Overlay And Pad C16-1(149.475mm,77.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (148.827mm,75.125mm)(148.827mm,78.173mm) on Top Overlay And Pad C16-2(149.475mm,75.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (150.125mm,75.125mm)(150.125mm,78.175mm) on Top Overlay And Pad C16-2(149.475mm,75.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (151.775mm,63.8mm)(151.775mm,65.1mm) on Top Overlay And Pad R27-1(152.325mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (151.775mm,63.8mm)(154.425mm,63.8mm) on Top Overlay And Pad R27-1(152.325mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (151.775mm,65.1mm)(154.425mm,65.1mm) on Top Overlay And Pad R27-1(152.325mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (151.775mm,63.8mm)(154.425mm,63.8mm) on Top Overlay And Pad R27-2(153.874mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (154.425mm,63.8mm)(154.425mm,65.1mm) on Top Overlay And Pad R27-2(153.874mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (151.775mm,65.1mm)(154.425mm,65.1mm) on Top Overlay And Pad R27-2(153.874mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.85mm,63.8mm)(157.9mm,63.8mm) on Top Overlay And Pad C12-1(157.225mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (154.85mm,65.098mm)(157.898mm,65.098mm) on Top Overlay And Pad C12-1(157.225mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.85mm,63.8mm)(157.9mm,63.8mm) on Top Overlay And Pad C12-2(155.525mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (154.85mm,65.098mm)(157.898mm,65.098mm) on Top Overlay And Pad C12-2(155.525mm,64.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (157.7mm,71.875mm)(160.75mm,71.875mm) on Top Overlay And Pad C11-1(160.075mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (157.7mm,73.173mm)(160.748mm,73.173mm) on Top Overlay And Pad C11-1(160.075mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (157.7mm,71.875mm)(160.75mm,71.875mm) on Top Overlay And Pad C11-2(158.375mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (157.7mm,73.173mm)(160.748mm,73.173mm) on Top Overlay And Pad C11-2(158.375mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.45mm,71.875mm)(154.45mm,73.175mm) on Top Overlay And Pad R26-1(155mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.45mm,71.875mm)(157.1mm,71.875mm) on Top Overlay And Pad R26-1(155mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.45mm,73.175mm)(157.1mm,73.175mm) on Top Overlay And Pad R26-1(155mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (157.1mm,71.875mm)(157.1mm,73.175mm) on Top Overlay And Pad R26-2(156.549mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.45mm,71.875mm)(157.1mm,71.875mm) on Top Overlay And Pad R26-2(156.549mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (154.45mm,73.175mm)(157.1mm,73.175mm) on Top Overlay And Pad R26-2(156.549mm,72.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (125.2mm,66.025mm)(125.2mm,69.075mm) on Top Overlay And Pad C9-1(125.85mm,66.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (126.498mm,66.027mm)(126.498mm,69.075mm) on Top Overlay And Pad C9-1(125.85mm,66.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (125.2mm,66.025mm)(125.2mm,69.075mm) on Top Overlay And Pad C9-2(125.85mm,68.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (126.498mm,66.027mm)(126.498mm,69.075mm) on Top Overlay And Pad C9-2(125.85mm,68.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (125.202mm,62.425mm)(125.202mm,65.473mm) on Top Overlay And Pad C10-1(125.85mm,64.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.5mm,62.425mm)(126.5mm,65.475mm) on Top Overlay And Pad C10-1(125.85mm,64.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (125.202mm,62.425mm)(125.202mm,65.473mm) on Top Overlay And Pad C10-2(125.85mm,63.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.5mm,62.425mm)(126.5mm,65.475mm) on Top Overlay And Pad C10-2(125.85mm,63.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.15mm) Between Text "QR2" (123.7mm,67.325mm) on Top Overlay And Pad QR2-3(124.05mm,70.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.35mm,102.2mm)(127.35mm,104.85mm) on Top Overlay And Pad R35-1(126.7mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.05mm,102.2mm)(127.35mm,102.2mm) on Top Overlay And Pad R35-1(126.7mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.05mm,102.2mm)(126.05mm,104.85mm) on Top Overlay And Pad R35-1(126.7mm,102.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.35mm,102.2mm)(127.35mm,104.85mm) on Top Overlay And Pad R35-2(126.7mm,104.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (126.05mm,104.85mm)(127.35mm,104.85mm) on Top Overlay And Pad R35-2(126.7mm,104.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.05mm,102.2mm)(126.05mm,104.85mm) on Top Overlay And Pad R35-2(126.7mm,104.299mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (122.675mm,108.2mm)(122.675mm,110mm) on Top Overlay And Pad C33-1(121.925mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (119.375mm,108.2mm)(122.675mm,108.2mm) on Top Overlay And Pad C33-1(121.925mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (119.375mm,110mm)(122.675mm,110mm) on Top Overlay And Pad C33-1(121.925mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (119.375mm,108.2mm)(119.375mm,110mm) on Top Overlay And Pad C33-2(120.125mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (119.375mm,108.2mm)(122.675mm,108.2mm) on Top Overlay And Pad C33-2(120.125mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (119.375mm,110mm)(122.675mm,110mm) on Top Overlay And Pad C33-2(120.125mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (121.477mm,102.802mm)(124.525mm,102.802mm) on Top Overlay And Pad C34-1(122.15mm,103.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (121.475mm,104.1mm)(124.525mm,104.1mm) on Top Overlay And Pad C34-1(122.15mm,103.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (121.477mm,102.802mm)(124.525mm,102.802mm) on Top Overlay And Pad C34-2(123.85mm,103.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (121.475mm,104.1mm)(124.525mm,104.1mm) on Top Overlay And Pad C34-2(123.85mm,103.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (127.873mm,108.427mm)(127.873mm,111.475mm) on Top Overlay And Pad C31-1(127.225mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.575mm,108.425mm)(126.575mm,111.475mm) on Top Overlay And Pad C31-1(127.225mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (127.873mm,108.427mm)(127.873mm,111.475mm) on Top Overlay And Pad C31-2(127.225mm,110.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.575mm,108.425mm)(126.575mm,111.475mm) on Top Overlay And Pad C31-2(127.225mm,110.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (122.9mm,108.2mm)(122.9mm,110mm) on Top Overlay And Pad C32-1(123.65mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (122.9mm,108.2mm)(126.2mm,108.2mm) on Top Overlay And Pad C32-1(123.65mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (122.9mm,110mm)(126.2mm,110mm) on Top Overlay And Pad C32-1(123.65mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (126.2mm,108.2mm)(126.2mm,110mm) on Top Overlay And Pad C32-2(125.45mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (122.9mm,108.2mm)(126.2mm,108.2mm) on Top Overlay And Pad C32-2(125.45mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Track (122.9mm,110mm)(126.2mm,110mm) on Top Overlay And Pad C32-2(125.45mm,109.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.15mm) Between Track (120.741mm,104.801mm)(120.741mm,107.849mm) on Top Overlay And Pad DA3-2(121.65mm,106.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.15mm) Between Track (125.059mm,104.801mm)(125.059mm,107.849mm) on Top Overlay And Pad DA3-5(124.15mm,107.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.15mm) Between Track (120.741mm,104.801mm)(120.741mm,107.849mm) on Top Overlay And Pad DA3-1(121.65mm,107.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.15mm) Between Track (125.059mm,104.801mm)(125.059mm,107.849mm) on Top Overlay And Pad DA3-4(124.15mm,105.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.15mm) Between Track (120.741mm,104.801mm)(120.741mm,107.849mm) on Top Overlay And Pad DA3-3(121.65mm,105.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.35mm,105.175mm)(127.35mm,107.825mm) on Top Overlay And Pad R34-1(126.7mm,105.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.05mm,105.175mm)(127.35mm,105.175mm) on Top Overlay And Pad R34-1(126.7mm,105.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.05mm,105.175mm)(126.05mm,107.825mm) on Top Overlay And Pad R34-1(126.7mm,105.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (127.35mm,105.175mm)(127.35mm,107.825mm) on Top Overlay And Pad R34-2(126.7mm,107.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.15mm) Between Track (126.05mm,107.825mm)(127.35mm,107.825mm) on Top Overlay And Pad R34-2(126.7mm,107.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (126.05mm,105.175mm)(126.05mm,107.825mm) on Top Overlay And Pad R34-2(126.7mm,107.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.15mm) Between Track (113.173mm,69.777mm)(113.173mm,72.825mm) on Top Overlay And Pad C30-1(112.525mm,70.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.15mm) Between Track (111.875mm,69.775mm)(111.875mm,72.825mm) on Top Overlay And Pad C30-1(112.525mm,70.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
Rule Violations :382

Processing Rule : Minimum Solder Mask Sliver (Gap=0.15mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-20(103.75mm,85.575mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-1(103.75mm,84.075mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-18(104.7mm,86.525mm) on Top Layer And Pad DA1-19(104.2mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-19(104.2mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-17(105.2mm,86.525mm) on Top Layer And Pad DA1-18(104.7mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-18(104.7mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-16(105.7mm,86.525mm) on Top Layer And Pad DA1-17(105.2mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-17(105.2mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-15(106.2mm,86.525mm) on Top Layer And Pad DA1-16(105.7mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-16(105.7mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-14(106.7mm,86.525mm) on Top Layer And Pad DA1-15(106.2mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-15(106.2mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-13(107.2mm,86.525mm) on Top Layer And Pad DA1-14(106.7mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-14(106.7mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-12(107.7mm,86.525mm) on Top Layer And Pad DA1-13(107.2mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-13(107.2mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-12(107.7mm,86.525mm) on Top Layer [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-11(108.15mm,85.575mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-10(108.15mm,84.075mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-8(107.2mm,83.125mm) on Top Layer And Pad DA1-9(107.7mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-9(107.7mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-7(106.7mm,83.125mm) on Top Layer And Pad DA1-8(107.2mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-8(107.2mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-6(106.2mm,83.125mm) on Top Layer And Pad DA1-7(106.7mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-7(106.7mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-5(105.7mm,83.125mm) on Top Layer And Pad DA1-6(106.2mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-6(106.2mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-4(105.2mm,83.125mm) on Top Layer And Pad DA1-5(105.7mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-5(105.7mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-3(104.7mm,83.125mm) on Top Layer And Pad DA1-4(105.2mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-4(105.2mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-2(104.2mm,83.125mm) on Top Layer And Pad DA1-3(104.7mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-3(104.7mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.15mm) Between Region (0 hole(s)) Top Solder And Pad DA1-2(104.2mm,83.125mm) on Top Layer [Top Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-79(134.55mm,78.55mm) on Top Layer And Pad DD2-80(134.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-65(141.55mm,78.55mm) on Top Layer And Pad DD2-66(141.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-67(140.55mm,78.55mm) on Top Layer And Pad DD2-66(141.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-64(142.05mm,78.55mm) on Top Layer And Pad DD2-65(141.55mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-35(141.05mm,65.15mm) on Top Layer And Pad DD2-36(141.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-37(142.05mm,65.15mm) on Top Layer And Pad DD2-36(141.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-34(140.55mm,65.15mm) on Top Layer And Pad DD2-35(141.05mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-22(134.55mm,65.15mm) on Top Layer And Pad DD2-21(134.05mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-63(142.55mm,78.55mm) on Top Layer And Pad DD2-64(142.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-62(143.05mm,78.55mm) on Top Layer And Pad DD2-63(142.55mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-61(143.55mm,78.55mm) on Top Layer And Pad DD2-62(143.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-50(145.5mm,71.6mm) on Top Layer And Pad DD2-51(145.5mm,72.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-52(145.5mm,72.6mm) on Top Layer And Pad DD2-51(145.5mm,72.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-49(145.5mm,71.1mm) on Top Layer And Pad DD2-50(145.5mm,71.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-39(143.05mm,65.15mm) on Top Layer And Pad DD2-40(143.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-38(142.55mm,65.15mm) on Top Layer And Pad DD2-39(143.05mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-37(142.05mm,65.15mm) on Top Layer And Pad DD2-38(142.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-78(135.05mm,78.55mm) on Top Layer And Pad DD2-79(134.55mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-77(135.55mm,78.55mm) on Top Layer And Pad DD2-78(135.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-76(136.05mm,78.55mm) on Top Layer And Pad DD2-77(135.55mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-75(136.55mm,78.55mm) on Top Layer And Pad DD2-76(136.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-74(137.05mm,78.55mm) on Top Layer And Pad DD2-75(136.55mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-73(137.55mm,78.55mm) on Top Layer And Pad DD2-74(137.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-72(138.05mm,78.55mm) on Top Layer And Pad DD2-73(137.55mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-71(138.55mm,78.55mm) on Top Layer And Pad DD2-72(138.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-70(139.05mm,78.55mm) on Top Layer And Pad DD2-71(138.55mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-69(139.55mm,78.55mm) on Top Layer And Pad DD2-70(139.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-68(140.05mm,78.55mm) on Top Layer And Pad DD2-69(139.55mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-67(140.55mm,78.55mm) on Top Layer And Pad DD2-68(140.05mm,78.55mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-33(140.05mm,65.15mm) on Top Layer And Pad DD2-34(140.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-32(139.55mm,65.15mm) on Top Layer And Pad DD2-33(140.05mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-31(139.05mm,65.15mm) on Top Layer And Pad DD2-32(139.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-30(138.55mm,65.15mm) on Top Layer And Pad DD2-31(139.05mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-29(138.05mm,65.15mm) on Top Layer And Pad DD2-30(138.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-28(137.55mm,65.15mm) on Top Layer And Pad DD2-29(138.05mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-27(137.05mm,65.15mm) on Top Layer And Pad DD2-28(137.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-26(136.55mm,65.15mm) on Top Layer And Pad DD2-27(137.05mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-25(136.05mm,65.15mm) on Top Layer And Pad DD2-26(136.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-24(135.55mm,65.15mm) on Top Layer And Pad DD2-25(136.05mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-23(135.05mm,65.15mm) on Top Layer And Pad DD2-24(135.55mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-22(134.55mm,65.15mm) on Top Layer And Pad DD2-23(135.05mm,65.15mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-10(132.1mm,72.1mm) on Top Layer And Pad DD2-11(132.1mm,71.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-12(132.1mm,71.1mm) on Top Layer And Pad DD2-11(132.1mm,71.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-9(132.1mm,72.6mm) on Top Layer And Pad DD2-10(132.1mm,72.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-59(145.5mm,76.1mm) on Top Layer And Pad DD2-60(145.5mm,76.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-58(145.5mm,75.6mm) on Top Layer And Pad DD2-59(145.5mm,76.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-57(145.5mm,75.1mm) on Top Layer And Pad DD2-58(145.5mm,75.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-56(145.5mm,74.6mm) on Top Layer And Pad DD2-57(145.5mm,75.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-55(145.5mm,74.1mm) on Top Layer And Pad DD2-56(145.5mm,74.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-54(145.5mm,73.6mm) on Top Layer And Pad DD2-55(145.5mm,74.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-53(145.5mm,73.1mm) on Top Layer And Pad DD2-54(145.5mm,73.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-52(145.5mm,72.6mm) on Top Layer And Pad DD2-53(145.5mm,73.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-48(145.5mm,70.6mm) on Top Layer And Pad DD2-49(145.5mm,71.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-47(145.5mm,70.1mm) on Top Layer And Pad DD2-48(145.5mm,70.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-46(145.5mm,69.6mm) on Top Layer And Pad DD2-47(145.5mm,70.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-45(145.5mm,69.1mm) on Top Layer And Pad DD2-46(145.5mm,69.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-44(145.5mm,68.6mm) on Top Layer And Pad DD2-45(145.5mm,69.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-43(145.5mm,68.1mm) on Top Layer And Pad DD2-44(145.5mm,68.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-42(145.5mm,67.6mm) on Top Layer And Pad DD2-43(145.5mm,68.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-41(145.5mm,67.1mm) on Top Layer And Pad DD2-42(145.5mm,67.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-8(132.1mm,73.1mm) on Top Layer And Pad DD2-9(132.1mm,72.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-7(132.1mm,73.6mm) on Top Layer And Pad DD2-8(132.1mm,73.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-6(132.1mm,74.1mm) on Top Layer And Pad DD2-7(132.1mm,73.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-5(132.1mm,74.6mm) on Top Layer And Pad DD2-6(132.1mm,74.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-4(132.1mm,75.1mm) on Top Layer And Pad DD2-5(132.1mm,74.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-3(132.1mm,75.6mm) on Top Layer And Pad DD2-4(132.1mm,75.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-2(132.1mm,76.1mm) on Top Layer And Pad DD2-3(132.1mm,75.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-1(132.1mm,76.6mm) on Top Layer And Pad DD2-2(132.1mm,76.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-19(132.1mm,67.6mm) on Top Layer And Pad DD2-20(132.1mm,67.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-18(132.1mm,68.1mm) on Top Layer And Pad DD2-19(132.1mm,67.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-17(132.1mm,68.6mm) on Top Layer And Pad DD2-18(132.1mm,68.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-16(132.1mm,69.1mm) on Top Layer And Pad DD2-17(132.1mm,68.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-15(132.1mm,69.6mm) on Top Layer And Pad DD2-16(132.1mm,69.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-14(132.1mm,70.1mm) on Top Layer And Pad DD2-15(132.1mm,69.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-13(132.1mm,70.6mm) on Top Layer And Pad DD2-14(132.1mm,70.1mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-12(132.1mm,71.1mm) on Top Layer And Pad DD2-13(132.1mm,70.6mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
Rule Violations :110

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=5mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=3mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
   Violation between Clearance Constraint: (0.299mm < 0.3mm) Between Polygon Track (150.45mm,46.5mm)(150.45mm,54.025mm) on Bottom Layer And Polygon Arc (150.425mm,54mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.3mm < 0.3mm) Between Polygon Track (126.775mm,36.6mm)(161mm,36.6mm) on Bottom Layer And Polygon Arc (126.775mm,36.6mm) on Bottom Layer 
Rule Violations :2

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (InComponent('DA2') OR InComponent('DA1') OR InComponent('DD2')),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:02