Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Thu Sep 18 13:26:31 2025
| Host             : ENG_8JCHGB4 running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
| Design           : fpga
| Device           : xczu48dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 14.975       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 13.408       |
| Device Static (W)        | 1.567        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 87.4         |
| Junction Temperature (C) | 37.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.600 |       54 |       --- |             --- |
| CLB Logic                |     0.774 |   138158 |       --- |             --- |
|   LUT as Logic           |     0.704 |    52188 |    425280 |           12.27 |
|   Register               |     0.033 |    60456 |    850560 |            7.11 |
|   LUT as Distributed RAM |     0.017 |     1178 |    213600 |            0.55 |
|   LUT as Shift Register  |     0.013 |     3658 |    213600 |            1.71 |
|   CARRY8                 |     0.007 |     1284 |     53160 |            2.42 |
|   Others                 |     0.000 |     4465 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1254 |    425280 |            0.29 |
| Signals                  |     0.879 |   123754 |       --- |             --- |
| Block RAM                |     0.287 |      184 |      1080 |           17.04 |
| RFAMS                    |     3.997 |        8 |       --- |             --- |
|   RFADC                  |     2.765 |        4 |         4 |          100.00 |
|   RFDAC                  |     1.232 |        4 |         4 |          100.00 |
| MMCM                     |     0.256 |        0 |       --- |             --- |
| DSPs                     |     0.092 |      307 |      4272 |            7.19 |
| I/O                      |     0.016 |       25 |       347 |            7.20 |
| GTY                      |     4.723 |        8 |        16 |           50.00 |
| PS8                      |     1.783 |        1 |       --- |             --- |
| Static Power             |     1.567 |          |           |                 |
|   PS Static              |     0.112 |          |           |                 |
|   PL Static              |     1.455 |          |           |                 |
| Total                    |    14.975 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     4.391 |       3.950 |      0.441 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.076 |       0.002 |      0.074 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.032 |       0.026 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.415 |       0.142 |      0.273 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.064 |       0.007 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.011 |       0.001 |      0.010 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.586 |       0.543 |      0.043 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.233 |       0.224 |      0.009 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.550 |       0.544 |      0.006 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.069 |       0.067 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.525 |       0.491 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.821 |       0.793 |      0.028 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.201 |       0.185 |      0.016 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.140 |       0.139 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.230 |       0.220 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.785 |       0.672 |      0.113 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.987 |       0.960 |      0.027 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.043 |       0.000 |      0.043 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     1.227 |       1.167 |      0.060 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     2.332 |       2.308 |      0.024 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.091 |       0.088 |      0.003 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                                                                                                                   | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| RFDAC0_CLK                                                                                          | rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/clk_dac0                                                                                                                                                                                                                                                                        |            16.0 |
| cfgmclk                                                                                             | cfgmclk                                                                                                                                                                                                                                                                                                                  |            15.0 |
| clk_125mhz_mmcm_out                                                                                 | clk_125mhz_mmcm_out                                                                                                                                                                                                                                                                                                      |             8.0 |
| clk_out1_qpsk_for_htg_clk_wiz_0_0                                                                   | qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0                                                                                                                                                                                                                                                          |             7.8 |
| clk_pl_0                                                                                            | qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                                                               |            10.3 |
| clk_pl_user1                                                                                        | clk_pl_user1_p                                                                                                                                                                                                                                                                                                           |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                       |            50.0 |
| fmc_mgt_refclk_0_0                                                                                  | fmc_mgt_refclk_0_0_p                                                                                                                                                                                                                                                                                                     |             6.2 |
| fmc_mgt_refclk_1_0                                                                                  | fmc_mgt_refclk_1_0_p                                                                                                                                                                                                                                                                                                     |             6.2 |
| gtwiz_userclk_rx_srcclk_out[0]                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |             2.5 |
| gtwiz_userclk_rx_srcclk_out[0]_1                                                                    | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_rx_srcclk_out[0]_2                                                                    | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_rx_srcclk_out[0]_3                                                                    | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_rx_srcclk_out[0]_4                                                                    | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0] |             2.5 |
| gtwiz_userclk_rx_srcclk_out[0]_5                                                                    | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_rx_srcclk_out[0]_6                                                                    | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_rx_srcclk_out[0]_7                                                                    | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_rx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_tx_srcclk_out[0]                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |             2.5 |
| gtwiz_userclk_tx_srcclk_out[0]_1                                                                    | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_tx_srcclk_out[0]_2                                                                    | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_tx_srcclk_out[0]_3                                                                    | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_tx_srcclk_out[0]_4                                                                    | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0] |             2.5 |
| gtwiz_userclk_tx_srcclk_out[0]_5                                                                    | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_tx_srcclk_out[0]_6                                                                    | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]     |             2.5 |
| gtwiz_userclk_tx_srcclk_out[0]_7                                                                    | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_srcclk_out[0]     |             2.5 |
| qpll0outclk_out[0]                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]      |             0.1 |
| qpll0outclk_out[0]_1                                                                                | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]      |             0.1 |
| qpll0outrefclk_out[0]                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]   |             6.2 |
| qpll0outrefclk_out[0]_1                                                                             | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]   |             6.2 |
| qpll1outclk_out[0]                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]      |             0.2 |
| qpll1outclk_out[0]_1                                                                                | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]      |             0.2 |
| qpll1outrefclk_out[0]                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]   |             6.2 |
| qpll1outrefclk_out[0]_1                                                                             | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]   |             6.2 |
| rfdc_mmcm_out                                                                                       | rfdc_mmcm_out                                                                                                                                                                                                                                                                                                            |             6.4 |
| txoutclkpcs_out[0]                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]             |             2.5 |
| txoutclkpcs_out[0]_1                                                                                | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                 |             2.5 |
| txoutclkpcs_out[0]_2                                                                                | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                 |             2.5 |
| txoutclkpcs_out[0]_3                                                                                | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                 |             2.5 |
| txoutclkpcs_out[0]_4                                                                                | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]             |             2.5 |
| txoutclkpcs_out[0]_5                                                                                | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                 |             2.5 |
| txoutclkpcs_out[0]_6                                                                                | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                 |             2.5 |
| txoutclkpcs_out[0]_7                                                                                | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]                 |             2.5 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| fpga                          |    13.408 |
|   clk_pl_user1_ibufg_inst     |     0.001 |
|   core_inst                   |     6.847 |
|     gty_ch[0].ch_fifo         |     0.029 |
|     gty_ch[1].ch_fifo         |     0.029 |
|     gty_ch[2].ch_fifo         |     0.030 |
|     gty_ch[3].ch_fifo         |     0.030 |
|     gty_ch[4].ch_fifo         |     0.030 |
|     gty_ch[5].ch_fifo         |     0.029 |
|     gty_ch[6].ch_fifo         |     0.030 |
|     gty_ch[7].ch_fifo         |     0.031 |
|     gty_quad[0].mac_inst      |     3.251 |
|       ch[0].ch_inst           |     0.822 |
|       ch[1].ch_inst           |     0.803 |
|       ch[2].ch_inst           |     0.815 |
|       ch[3].ch_inst           |     0.809 |
|       stats.stat_mux_inst     |     0.002 |
|     gty_quad[1].mac_inst      |     3.313 |
|       ch[0].ch_inst           |     0.829 |
|       ch[1].ch_inst           |     0.815 |
|       ch[2].ch_inst           |     0.821 |
|       ch[3].ch_inst           |     0.847 |
|       stats.stat_mux_inst     |     0.002 |
|     stat_mux_inst             |     0.002 |
|     xfcp_if_uart_inst         |     0.006 |
|       cobs_encode_inst        |     0.003 |
|       rx_fifo_inst            |     0.001 |
|       tx_fifo_inst            |     0.001 |
|     xfcp_mod_axil_inst        |     0.002 |
|     xfcp_mod_i2c_inst         |     0.003 |
|       i2c_master_inst         |     0.001 |
|     xfcp_stats_inst           |     0.017 |
|       stats_counter_inst      |     0.007 |
|       stats_strings_inst      |     0.006 |
|       xfcp_mod_axil_inst      |     0.001 |
|       xfcp_mod_axil_inst__0   |     0.002 |
|       xfcp_sw_inst            |     0.001 |
|     xfcp_sw_inst              |     0.002 |
|   dbg_hub                     |     0.003 |
|     inst                      |     0.003 |
|       BSCANID.u_xsdbm_id      |     0.003 |
|   pll_i2c_init_inst           |     0.002 |
|   qpsk_for_htg_i              |     2.293 |
|     QPSK_0                    |     0.225 |
|       U0                      |     0.224 |
|     axi_dmac_0                |     0.010 |
|       inst                    |     0.010 |
|     axi_dmac_1                |     0.010 |
|       inst                    |     0.010 |
|     axi_interconnect_0        |     0.001 |
|       s00_couplers            |     0.001 |
|     axi_interconnect_1        |     0.003 |
|       s00_couplers            |     0.003 |
|     axi_interconnect_2        |     0.035 |
|       m00_couplers            |     0.014 |
|       m01_couplers            |     0.006 |
|       m02_couplers            |     0.006 |
|       xbar                    |     0.008 |
|     clk_wiz_0                 |     0.069 |
|       inst                    |     0.069 |
|     system_ila_0              |     0.083 |
|       inst                    |     0.083 |
|     system_ila_1              |     0.073 |
|       inst                    |     0.073 |
|     zynq_ultra_ps_e_0         |     1.785 |
|       inst                    |     1.785 |
|   rfdc_inst                   |     4.068 |
|     inst                      |     4.068 |
|       i_axi_lite_ipif         |     0.002 |
|       i_usp_rfdc_0_irq_sync   |     0.005 |
|       usp_rfdc_0_rf_wrapper_i |     4.048 |
+-------------------------------+-----------+


