<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › codecs › wm8900.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>wm8900.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * wm8900.c  --  WM8900 ALSA Soc Audio driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007, 2008 Wolfson Microelectronics PLC.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * TODO:</span>
<span class="cm"> *  - Tristating.</span>
<span class="cm"> *  - TDM.</span>
<span class="cm"> *  - Jack detect.</span>
<span class="cm"> *  - FLL source configuration, currently only MCLK is supported.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/moduleparam.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/pm.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;sound/core.h&gt;</span>
<span class="cp">#include &lt;sound/pcm.h&gt;</span>
<span class="cp">#include &lt;sound/pcm_params.h&gt;</span>
<span class="cp">#include &lt;sound/soc.h&gt;</span>
<span class="cp">#include &lt;sound/initval.h&gt;</span>
<span class="cp">#include &lt;sound/tlv.h&gt;</span>

<span class="cp">#include &quot;wm8900.h&quot;</span>

<span class="cm">/* WM8900 register space */</span>
<span class="cp">#define WM8900_REG_RESET	0x0</span>
<span class="cp">#define WM8900_REG_ID		0x0</span>
<span class="cp">#define WM8900_REG_POWER1	0x1</span>
<span class="cp">#define WM8900_REG_POWER2	0x2</span>
<span class="cp">#define WM8900_REG_POWER3	0x3</span>
<span class="cp">#define WM8900_REG_AUDIO1	0x4</span>
<span class="cp">#define WM8900_REG_AUDIO2	0x5</span>
<span class="cp">#define WM8900_REG_CLOCKING1    0x6</span>
<span class="cp">#define WM8900_REG_CLOCKING2    0x7</span>
<span class="cp">#define WM8900_REG_AUDIO3       0x8</span>
<span class="cp">#define WM8900_REG_AUDIO4       0x9</span>
<span class="cp">#define WM8900_REG_DACCTRL      0xa</span>
<span class="cp">#define WM8900_REG_LDAC_DV      0xb</span>
<span class="cp">#define WM8900_REG_RDAC_DV      0xc</span>
<span class="cp">#define WM8900_REG_SIDETONE     0xd</span>
<span class="cp">#define WM8900_REG_ADCCTRL      0xe</span>
<span class="cp">#define WM8900_REG_LADC_DV	0xf</span>
<span class="cp">#define WM8900_REG_RADC_DV      0x10</span>
<span class="cp">#define WM8900_REG_GPIO         0x12</span>
<span class="cp">#define WM8900_REG_INCTL	0x15</span>
<span class="cp">#define WM8900_REG_LINVOL	0x16</span>
<span class="cp">#define WM8900_REG_RINVOL	0x17</span>
<span class="cp">#define WM8900_REG_INBOOSTMIX1  0x18</span>
<span class="cp">#define WM8900_REG_INBOOSTMIX2  0x19</span>
<span class="cp">#define WM8900_REG_ADCPATH	0x1a</span>
<span class="cp">#define WM8900_REG_AUXBOOST	0x1b</span>
<span class="cp">#define WM8900_REG_ADDCTL       0x1e</span>
<span class="cp">#define WM8900_REG_FLLCTL1      0x24</span>
<span class="cp">#define WM8900_REG_FLLCTL2      0x25</span>
<span class="cp">#define WM8900_REG_FLLCTL3      0x26</span>
<span class="cp">#define WM8900_REG_FLLCTL4      0x27</span>
<span class="cp">#define WM8900_REG_FLLCTL5      0x28</span>
<span class="cp">#define WM8900_REG_FLLCTL6      0x29</span>
<span class="cp">#define WM8900_REG_LOUTMIXCTL1  0x2c</span>
<span class="cp">#define WM8900_REG_ROUTMIXCTL1  0x2d</span>
<span class="cp">#define WM8900_REG_BYPASS1	0x2e</span>
<span class="cp">#define WM8900_REG_BYPASS2	0x2f</span>
<span class="cp">#define WM8900_REG_AUXOUT_CTL   0x30</span>
<span class="cp">#define WM8900_REG_LOUT1CTL     0x33</span>
<span class="cp">#define WM8900_REG_ROUT1CTL     0x34</span>
<span class="cp">#define WM8900_REG_LOUT2CTL	0x35</span>
<span class="cp">#define WM8900_REG_ROUT2CTL	0x36</span>
<span class="cp">#define WM8900_REG_HPCTL1	0x3a</span>
<span class="cp">#define WM8900_REG_OUTBIASCTL   0x73</span>

<span class="cp">#define WM8900_MAXREG		0x80</span>

<span class="cp">#define WM8900_REG_ADDCTL_OUT1_DIS    0x80</span>
<span class="cp">#define WM8900_REG_ADDCTL_OUT2_DIS    0x40</span>
<span class="cp">#define WM8900_REG_ADDCTL_VMID_DIS    0x20</span>
<span class="cp">#define WM8900_REG_ADDCTL_BIAS_SRC    0x10</span>
<span class="cp">#define WM8900_REG_ADDCTL_VMID_SOFTST 0x04</span>
<span class="cp">#define WM8900_REG_ADDCTL_TEMP_SD     0x02</span>

<span class="cp">#define WM8900_REG_GPIO_TEMP_ENA   0x2</span>

<span class="cp">#define WM8900_REG_POWER1_STARTUP_BIAS_ENA 0x0100</span>
<span class="cp">#define WM8900_REG_POWER1_BIAS_ENA         0x0008</span>
<span class="cp">#define WM8900_REG_POWER1_VMID_BUF_ENA     0x0004</span>
<span class="cp">#define WM8900_REG_POWER1_FLL_ENA          0x0040</span>

<span class="cp">#define WM8900_REG_POWER2_SYSCLK_ENA  0x8000</span>
<span class="cp">#define WM8900_REG_POWER2_ADCL_ENA    0x0002</span>
<span class="cp">#define WM8900_REG_POWER2_ADCR_ENA    0x0001</span>

<span class="cp">#define WM8900_REG_POWER3_DACL_ENA    0x0002</span>
<span class="cp">#define WM8900_REG_POWER3_DACR_ENA    0x0001</span>

<span class="cp">#define WM8900_REG_AUDIO1_AIF_FMT_MASK 0x0018</span>
<span class="cp">#define WM8900_REG_AUDIO1_LRCLK_INV    0x0080</span>
<span class="cp">#define WM8900_REG_AUDIO1_BCLK_INV     0x0100</span>

<span class="cp">#define WM8900_REG_CLOCKING1_BCLK_DIR   0x1</span>
<span class="cp">#define WM8900_REG_CLOCKING1_MCLK_SRC   0x100</span>
<span class="cp">#define WM8900_REG_CLOCKING1_BCLK_MASK  0x01e</span>
<span class="cp">#define WM8900_REG_CLOCKING1_OPCLK_MASK 0x7000</span>

<span class="cp">#define WM8900_REG_CLOCKING2_ADC_CLKDIV 0xe0</span>
<span class="cp">#define WM8900_REG_CLOCKING2_DAC_CLKDIV 0x1c</span>

<span class="cp">#define WM8900_REG_DACCTRL_MUTE          0x004</span>
<span class="cp">#define WM8900_REG_DACCTRL_DAC_SB_FILT   0x100</span>
<span class="cp">#define WM8900_REG_DACCTRL_AIF_LRCLKRATE 0x400</span>

<span class="cp">#define WM8900_REG_AUDIO3_ADCLRC_DIR    0x0800</span>

<span class="cp">#define WM8900_REG_AUDIO4_DACLRC_DIR    0x0800</span>

<span class="cp">#define WM8900_REG_FLLCTL1_OSC_ENA    0x100</span>

<span class="cp">#define WM8900_REG_FLLCTL6_FLL_SLOW_LOCK_REF 0x100</span>

<span class="cp">#define WM8900_REG_HPCTL1_HP_IPSTAGE_ENA 0x80</span>
<span class="cp">#define WM8900_REG_HPCTL1_HP_OPSTAGE_ENA 0x40</span>
<span class="cp">#define WM8900_REG_HPCTL1_HP_CLAMP_IP    0x20</span>
<span class="cp">#define WM8900_REG_HPCTL1_HP_CLAMP_OP    0x10</span>
<span class="cp">#define WM8900_REG_HPCTL1_HP_SHORT       0x08</span>
<span class="cp">#define WM8900_REG_HPCTL1_HP_SHORT2      0x04</span>

<span class="cp">#define WM8900_LRC_MASK 0x03ff</span>

<span class="k">struct</span> <span class="n">wm8900_priv</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">snd_soc_control_type</span> <span class="n">control_type</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">fll_in</span><span class="p">;</span> <span class="cm">/* FLL input frequency */</span>
	<span class="n">u32</span> <span class="n">fll_out</span><span class="p">;</span> <span class="cm">/* FLL output frequency */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * wm8900 register cache.  We can&#39;t read the entire register space and we</span>
<span class="cm"> * have slow control buses so we cache the registers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">wm8900_reg_defaults</span><span class="p">[</span><span class="n">WM8900_MAXREG</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x8900</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0xc000</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x4050</span><span class="p">,</span> <span class="mh">0x4000</span><span class="p">,</span>
	<span class="mh">0x0008</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0040</span><span class="p">,</span> <span class="mh">0x0040</span><span class="p">,</span>
	<span class="mh">0x1004</span><span class="p">,</span> <span class="mh">0x00c0</span><span class="p">,</span>
	<span class="mh">0x00c0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0100</span><span class="p">,</span> <span class="mh">0x00c0</span><span class="p">,</span>
	<span class="mh">0x00c0</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0xb001</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0000</span><span class="p">,</span> <span class="mh">0x0044</span><span class="p">,</span>
	<span class="mh">0x004c</span><span class="p">,</span> <span class="mh">0x004c</span><span class="p">,</span>
	<span class="mh">0x0044</span><span class="p">,</span> <span class="mh">0x0044</span><span class="p">,</span>
	<span class="mh">0x0000</span><span class="p">,</span> <span class="mh">0x0044</span><span class="p">,</span>
	<span class="mh">0x0000</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0002</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0000</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0000</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0008</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0000</span><span class="p">,</span> <span class="mh">0x0008</span><span class="p">,</span>
	<span class="mh">0x0097</span><span class="p">,</span> <span class="mh">0x0100</span><span class="p">,</span>
	<span class="mh">0x0000</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0050</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span>
	<span class="mh">0x0055</span><span class="p">,</span> <span class="mh">0x0055</span><span class="p">,</span>
	<span class="mh">0x0055</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="mh">0x0000</span><span class="p">,</span> <span class="mh">0x0079</span><span class="p">,</span>
	<span class="mh">0x0079</span><span class="p">,</span> <span class="mh">0x0079</span><span class="p">,</span>
	<span class="mh">0x0079</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="cm">/* Remaining registers all zero */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_volatile_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WM8900_REG_ID</span>:
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wm8900_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">reg_cache</span><span class="p">,</span> <span class="n">wm8900_reg_defaults</span><span class="p">,</span>
	       <span class="k">sizeof</span><span class="p">(</span><span class="n">wm8900_reg_defaults</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_hp_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dapm_widget</span> <span class="o">*</span><span class="n">w</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">w</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hpctl1</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">event</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAPM_PRE_PMU</span>:
		<span class="cm">/* Clamp headphone outputs */</span>
		<span class="n">hpctl1</span> <span class="o">=</span> <span class="n">WM8900_REG_HPCTL1_HP_CLAMP_IP</span> <span class="o">|</span>
			<span class="n">WM8900_REG_HPCTL1_HP_CLAMP_OP</span><span class="p">;</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="n">hpctl1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SND_SOC_DAPM_POST_PMU</span>:
		<span class="cm">/* Enable the input stage */</span>
		<span class="n">hpctl1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_HPCTL1_HP_CLAMP_IP</span><span class="p">;</span>
		<span class="n">hpctl1</span> <span class="o">|=</span> <span class="n">WM8900_REG_HPCTL1_HP_SHORT</span> <span class="o">|</span>
			<span class="n">WM8900_REG_HPCTL1_HP_SHORT2</span> <span class="o">|</span>
			<span class="n">WM8900_REG_HPCTL1_HP_IPSTAGE_ENA</span><span class="p">;</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="n">hpctl1</span><span class="p">);</span>

		<span class="n">msleep</span><span class="p">(</span><span class="mi">400</span><span class="p">);</span>

		<span class="cm">/* Enable the output stage */</span>
		<span class="n">hpctl1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_HPCTL1_HP_CLAMP_OP</span><span class="p">;</span>
		<span class="n">hpctl1</span> <span class="o">|=</span> <span class="n">WM8900_REG_HPCTL1_HP_OPSTAGE_ENA</span><span class="p">;</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="n">hpctl1</span><span class="p">);</span>

		<span class="cm">/* Remove the shorts */</span>
		<span class="n">hpctl1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_HPCTL1_HP_SHORT2</span><span class="p">;</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="n">hpctl1</span><span class="p">);</span>
		<span class="n">hpctl1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_HPCTL1_HP_SHORT</span><span class="p">;</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="n">hpctl1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SND_SOC_DAPM_PRE_PMD</span>:
		<span class="cm">/* Short the output */</span>
		<span class="n">hpctl1</span> <span class="o">|=</span> <span class="n">WM8900_REG_HPCTL1_HP_SHORT</span><span class="p">;</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="n">hpctl1</span><span class="p">);</span>

		<span class="cm">/* Disable the output stage */</span>
		<span class="n">hpctl1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_HPCTL1_HP_OPSTAGE_ENA</span><span class="p">;</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="n">hpctl1</span><span class="p">);</span>

		<span class="cm">/* Clamp the outputs and power down input */</span>
		<span class="n">hpctl1</span> <span class="o">|=</span> <span class="n">WM8900_REG_HPCTL1_HP_CLAMP_IP</span> <span class="o">|</span>
			<span class="n">WM8900_REG_HPCTL1_HP_CLAMP_OP</span><span class="p">;</span>
		<span class="n">hpctl1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_HPCTL1_HP_IPSTAGE_ENA</span><span class="p">;</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="n">hpctl1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SND_SOC_DAPM_POST_PMD</span>:
		<span class="cm">/* Disable everything */</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">out_pga_tlv</span><span class="p">,</span> <span class="o">-</span><span class="mi">5700</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">out_mix_tlv</span><span class="p">,</span> <span class="o">-</span><span class="mi">1500</span><span class="p">,</span> <span class="mi">300</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">in_boost_tlv</span><span class="p">,</span> <span class="o">-</span><span class="mi">1200</span><span class="p">,</span> <span class="mi">600</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">in_pga_tlv</span><span class="p">,</span> <span class="o">-</span><span class="mi">1200</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">dac_boost_tlv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">600</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">dac_tlv</span><span class="p">,</span> <span class="o">-</span><span class="mi">7200</span><span class="p">,</span> <span class="mi">75</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">adc_svol_tlv</span><span class="p">,</span> <span class="o">-</span><span class="mi">3600</span><span class="p">,</span> <span class="mi">300</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">adc_tlv</span><span class="p">,</span> <span class="o">-</span><span class="mi">7200</span><span class="p">,</span> <span class="mi">75</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mic_bias_level_txt</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;0.9*AVDD&quot;</span><span class="p">,</span> <span class="s">&quot;0.65*AVDD&quot;</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">mic_bias_level</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_INCTL</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">mic_bias_level_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dac_mute_rate_txt</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;Fast&quot;</span><span class="p">,</span> <span class="s">&quot;Slow&quot;</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">dac_mute_rate</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_DACCTRL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">dac_mute_rate_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dac_deemphasis_txt</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;Disabled&quot;</span><span class="p">,</span> <span class="s">&quot;32kHz&quot;</span><span class="p">,</span> <span class="s">&quot;44.1kHz&quot;</span><span class="p">,</span> <span class="s">&quot;48kHz&quot;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">dac_deemphasis</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_DACCTRL</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">dac_deemphasis_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">adc_hpf_cut_txt</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;Hi-fi mode&quot;</span><span class="p">,</span> <span class="s">&quot;Voice mode 1&quot;</span><span class="p">,</span> <span class="s">&quot;Voice mode 2&quot;</span><span class="p">,</span> <span class="s">&quot;Voice mode 3&quot;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">adc_hpf_cut</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_ADCCTRL</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">adc_hpf_cut_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">lr_txt</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;Left&quot;</span><span class="p">,</span> <span class="s">&quot;Right&quot;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">aifl_src</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_AUDIO1</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">lr_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">aifr_src</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_AUDIO1</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">lr_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">dacl_src</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_AUDIO2</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">lr_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">dacr_src</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_AUDIO2</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">lr_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">sidetone_txt</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;Disabled&quot;</span><span class="p">,</span> <span class="s">&quot;Left ADC&quot;</span><span class="p">,</span> <span class="s">&quot;Right ADC&quot;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">dacl_sidetone</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_SIDETONE</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">sidetone_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">dacr_sidetone</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_SIDETONE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">sidetone_txt</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_snd_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;Mic Bias Level&quot;</span><span class="p">,</span> <span class="n">mic_bias_level</span><span class="p">),</span>

<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left Input PGA Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LINVOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">in_pga_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;Left Input PGA Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LINVOL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;Left Input PGA ZC Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LINVOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right Input PGA Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_RINVOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">in_pga_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;Right Input PGA Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_RINVOL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;Right Input PGA ZC Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_RINVOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;DAC Soft Mute Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_DACCTRL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;DAC Mute Rate&quot;</span><span class="p">,</span> <span class="n">dac_mute_rate</span><span class="p">),</span>
<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;DAC Mono Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_DACCTRL</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;DAC Deemphasis&quot;</span><span class="p">,</span> <span class="n">dac_deemphasis</span><span class="p">),</span>
<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;DAC Sigma-Delta Modulator Clock Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_DACCTRL</span><span class="p">,</span>
	   <span class="mi">12</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;ADC HPF Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_ADCCTRL</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;ADC HPF Cut-Off&quot;</span><span class="p">,</span> <span class="n">adc_hpf_cut</span><span class="p">),</span>
<span class="n">SOC_DOUBLE</span><span class="p">(</span><span class="s">&quot;ADC Invert Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_ADCCTRL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left ADC Sidetone Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_SIDETONE</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">adc_svol_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right ADC Sidetone Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_SIDETONE</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">adc_svol_tlv</span><span class="p">),</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;Left Digital Audio Source&quot;</span><span class="p">,</span> <span class="n">aifl_src</span><span class="p">),</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;Right Digital Audio Source&quot;</span><span class="p">,</span> <span class="n">aifr_src</span><span class="p">),</span>

<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;DAC Input Boost Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO2</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">dac_boost_tlv</span><span class="p">),</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;Left DAC Source&quot;</span><span class="p">,</span> <span class="n">dacl_src</span><span class="p">),</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;Right DAC Source&quot;</span><span class="p">,</span> <span class="n">dacr_src</span><span class="p">),</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;Left DAC Sidetone&quot;</span><span class="p">,</span> <span class="n">dacl_sidetone</span><span class="p">),</span>
<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;Right DAC Sidetone&quot;</span><span class="p">,</span> <span class="n">dacr_sidetone</span><span class="p">),</span>
<span class="n">SOC_DOUBLE</span><span class="p">(</span><span class="s">&quot;DAC Invert Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_DACCTRL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;Digital Playback Volume&quot;</span><span class="p">,</span>
		 <span class="n">WM8900_REG_LDAC_DV</span><span class="p">,</span> <span class="n">WM8900_REG_RDAC_DV</span><span class="p">,</span>
		 <span class="mi">1</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dac_tlv</span><span class="p">),</span>
<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;Digital Capture Volume&quot;</span><span class="p">,</span>
		 <span class="n">WM8900_REG_LADC_DV</span><span class="p">,</span> <span class="n">WM8900_REG_RADC_DV</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">119</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">adc_tlv</span><span class="p">),</span>

<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;LINPUT3 Bypass Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LOUTMIXCTL1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">out_mix_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;RINPUT3 Bypass Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_ROUTMIXCTL1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">out_mix_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left AUX Bypass Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_AUXOUT_CTL</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">out_mix_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right AUX Bypass Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_AUXOUT_CTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">out_mix_tlv</span><span class="p">),</span>

<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;LeftIn to RightOut Mixer Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_BYPASS1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">out_mix_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;LeftIn to LeftOut Mixer Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_BYPASS1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">out_mix_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;RightIn to LeftOut Mixer Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_BYPASS2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">out_mix_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;RightIn to RightOut Mixer Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_BYPASS2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">out_mix_tlv</span><span class="p">),</span>

<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;IN2L Boost Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INBOOSTMIX1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">in_boost_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;IN3L Boost Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INBOOSTMIX1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">in_boost_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;IN2R Boost Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INBOOSTMIX2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">in_boost_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;IN3R Boost Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INBOOSTMIX2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">in_boost_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left AUX Boost Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_AUXBOOST</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">in_boost_tlv</span><span class="p">),</span>
<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right AUX Boost Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_AUXBOOST</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	       <span class="n">in_boost_tlv</span><span class="p">),</span>

<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;LINEOUT1 Volume&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LOUT1CTL</span><span class="p">,</span> <span class="n">WM8900_REG_ROUT1CTL</span><span class="p">,</span>
	       <span class="mi">0</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">out_pga_tlv</span><span class="p">),</span>
<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;LINEOUT1 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LOUT1CTL</span><span class="p">,</span> <span class="n">WM8900_REG_ROUT1CTL</span><span class="p">,</span>
	     <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;LINEOUT1 ZC Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LOUT1CTL</span><span class="p">,</span> <span class="n">WM8900_REG_ROUT1CTL</span><span class="p">,</span>
	     <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;LINEOUT2 Volume&quot;</span><span class="p">,</span>
		 <span class="n">WM8900_REG_LOUT2CTL</span><span class="p">,</span> <span class="n">WM8900_REG_ROUT2CTL</span><span class="p">,</span>
		 <span class="mi">0</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">out_pga_tlv</span><span class="p">),</span>
<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;LINEOUT2 Switch&quot;</span><span class="p">,</span>
	     <span class="n">WM8900_REG_LOUT2CTL</span><span class="p">,</span> <span class="n">WM8900_REG_ROUT2CTL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;LINEOUT2 ZC Switch&quot;</span><span class="p">,</span>
	     <span class="n">WM8900_REG_LOUT2CTL</span><span class="p">,</span> <span class="n">WM8900_REG_ROUT2CTL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;LINEOUT2 LP -12dB&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LOUTMIXCTL1</span><span class="p">,</span>
	   <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>

<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_dapm_loutput2_control</span> <span class="o">=</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;LINEOUT2L Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_dapm_routput2_control</span> <span class="o">=</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;LINEOUT2R Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_loutmix_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;LINPUT3 Bypass Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LOUTMIXCTL1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;AUX Bypass Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_AUXOUT_CTL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Left Input Mixer Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_BYPASS1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Right Input Mixer Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_BYPASS2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACL Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_LOUTMIXCTL1</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_routmix_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;RINPUT3 Bypass Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_ROUTMIXCTL1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;AUX Bypass Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_AUXOUT_CTL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Left Input Mixer Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_BYPASS1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Right Input Mixer Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_BYPASS2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACR Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_ROUTMIXCTL1</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_linmix_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;LINPUT2 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INBOOSTMIX1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;LINPUT3 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INBOOSTMIX1</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;AUX Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_AUXBOOST</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Input PGA Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_ADCPATH</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_rinmix_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;RINPUT2 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INBOOSTMIX2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;RINPUT3 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INBOOSTMIX2</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;AUX Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_AUXBOOST</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Input PGA Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_ADCPATH</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_linpga_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;LINPUT1 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INCTL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;LINPUT2 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INCTL</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;LINPUT3 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INCTL</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_rinpga_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;RINPUT1 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INCTL</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;RINPUT2 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INCTL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;RINPUT3 Switch&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_INCTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">wm9700_lp_mux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;Disabled&quot;</span><span class="p">,</span> <span class="s">&quot;Enabled&quot;</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">wm8900_lineout2_lp_mux</span> <span class="o">=</span>
<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">WM8900_REG_LOUTMIXCTL1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">wm9700_lp_mux</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">wm8900_lineout2_lp</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">wm8900_lineout2_lp_mux</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dapm_widget</span> <span class="n">wm8900_dapm_widgets</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

<span class="cm">/* Externally visible pins */</span>
<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;LINEOUT1L&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;LINEOUT1R&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;LINEOUT2L&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;LINEOUT2R&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;HP_L&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;HP_R&quot;</span><span class="p">),</span>

<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;RINPUT1&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;LINPUT1&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;RINPUT2&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;LINPUT2&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;RINPUT3&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;LINPUT3&quot;</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;AUX&quot;</span><span class="p">),</span>

<span class="n">SND_SOC_DAPM_VMID</span><span class="p">(</span><span class="s">&quot;VMID&quot;</span><span class="p">),</span>

<span class="cm">/* Input */</span>
<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Left Input PGA&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		   <span class="n">wm8900_linpga_controls</span><span class="p">,</span>
		   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_linpga_controls</span><span class="p">)),</span>
<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Right Input PGA&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		   <span class="n">wm8900_rinpga_controls</span><span class="p">,</span>
		   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_rinpga_controls</span><span class="p">)),</span>

<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Left Input Mixer&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		   <span class="n">wm8900_linmix_controls</span><span class="p">,</span>
		   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_linmix_controls</span><span class="p">)),</span>
<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Right Input Mixer&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		   <span class="n">wm8900_rinmix_controls</span><span class="p">,</span>
		   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_rinmix_controls</span><span class="p">)),</span>

<span class="n">SND_SOC_DAPM_SUPPLY</span><span class="p">(</span><span class="s">&quot;Mic Bias&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="n">SND_SOC_DAPM_ADC</span><span class="p">(</span><span class="s">&quot;ADCL&quot;</span><span class="p">,</span> <span class="s">&quot;Left HiFi Capture&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_ADC</span><span class="p">(</span><span class="s">&quot;ADCR&quot;</span><span class="p">,</span> <span class="s">&quot;Right HiFi Capture&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="cm">/* Output */</span>
<span class="n">SND_SOC_DAPM_DAC</span><span class="p">(</span><span class="s">&quot;DACL&quot;</span><span class="p">,</span> <span class="s">&quot;Left HiFi Playback&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_DAC</span><span class="p">(</span><span class="s">&quot;DACR&quot;</span><span class="p">,</span> <span class="s">&quot;Right HiFi Playback&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="n">SND_SOC_DAPM_PGA_E</span><span class="p">(</span><span class="s">&quot;Headphone Amplifier&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		   <span class="n">wm8900_hp_event</span><span class="p">,</span>
		   <span class="n">SND_SOC_DAPM_PRE_PMU</span> <span class="o">|</span> <span class="n">SND_SOC_DAPM_POST_PMU</span> <span class="o">|</span>
		   <span class="n">SND_SOC_DAPM_PRE_PMD</span> <span class="o">|</span> <span class="n">SND_SOC_DAPM_POST_PMD</span><span class="p">),</span>

<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;LINEOUT1L PGA&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;LINEOUT1R PGA&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;LINEOUT2 LP&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wm8900_lineout2_lp</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;LINEOUT2L PGA&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;LINEOUT2R PGA&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Left Output Mixer&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		   <span class="n">wm8900_loutmix_controls</span><span class="p">,</span>
		   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_loutmix_controls</span><span class="p">)),</span>
<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Right Output Mixer&quot;</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		   <span class="n">wm8900_routmix_controls</span><span class="p">,</span>
		   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_routmix_controls</span><span class="p">)),</span>
<span class="p">};</span>

<span class="cm">/* Target, Path, Source */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dapm_route</span> <span class="n">wm8900_dapm_routes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cm">/* Inputs */</span>
<span class="p">{</span><span class="s">&quot;Left Input PGA&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT1&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Left Input PGA&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT2 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT2&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Left Input PGA&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT3 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT3&quot;</span><span class="p">},</span>

<span class="p">{</span><span class="s">&quot;Right Input PGA&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT1&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Right Input PGA&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT2 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT2&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Right Input PGA&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT3 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT3&quot;</span><span class="p">},</span>

<span class="p">{</span><span class="s">&quot;Left Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT2 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT2&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Left Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT3 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT3&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Left Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;AUX Switch&quot;</span><span class="p">,</span> <span class="s">&quot;AUX&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Left Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Input PGA Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Input PGA&quot;</span><span class="p">},</span>

<span class="p">{</span><span class="s">&quot;Right Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT2 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT2&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Right Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT3 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT3&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Right Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;AUX Switch&quot;</span><span class="p">,</span> <span class="s">&quot;AUX&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Right Input Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Input PGA Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Input PGA&quot;</span><span class="p">},</span>

<span class="p">{</span><span class="s">&quot;ADCL&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left Input Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;ADCR&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right Input Mixer&quot;</span><span class="p">},</span>

<span class="cm">/* Outputs */</span>
<span class="p">{</span><span class="s">&quot;LINEOUT1L&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LINEOUT1L PGA&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;LINEOUT1L PGA&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left Output Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;LINEOUT1R&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LINEOUT1R PGA&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;LINEOUT1R PGA&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right Output Mixer&quot;</span><span class="p">},</span>

<span class="p">{</span><span class="s">&quot;LINEOUT2L PGA&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left Output Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;LINEOUT2 LP&quot;</span><span class="p">,</span> <span class="s">&quot;Disabled&quot;</span><span class="p">,</span> <span class="s">&quot;LINEOUT2L PGA&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;LINEOUT2 LP&quot;</span><span class="p">,</span> <span class="s">&quot;Enabled&quot;</span><span class="p">,</span> <span class="s">&quot;Left Output Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;LINEOUT2L&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LINEOUT2 LP&quot;</span><span class="p">},</span>

<span class="p">{</span><span class="s">&quot;LINEOUT2R PGA&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right Output Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;LINEOUT2 LP&quot;</span><span class="p">,</span> <span class="s">&quot;Disabled&quot;</span><span class="p">,</span> <span class="s">&quot;LINEOUT2R PGA&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;LINEOUT2 LP&quot;</span><span class="p">,</span> <span class="s">&quot;Enabled&quot;</span><span class="p">,</span> <span class="s">&quot;Right Output Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;LINEOUT2R&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LINEOUT2 LP&quot;</span><span class="p">},</span>

<span class="p">{</span><span class="s">&quot;Left Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT3 Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;LINPUT3&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Left Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;AUX Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;AUX&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Left Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Left Input Mixer Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Input Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Left Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Right Input Mixer Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Input Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Left Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACL Switch&quot;</span><span class="p">,</span> <span class="s">&quot;DACL&quot;</span><span class="p">},</span>

<span class="p">{</span><span class="s">&quot;Right Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT3 Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;RINPUT3&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Right Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;AUX Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;AUX&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Right Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Left Input Mixer Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Input Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Right Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Right Input Mixer Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Input Mixer&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Right Output Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACR Switch&quot;</span><span class="p">,</span> <span class="s">&quot;DACR&quot;</span><span class="p">},</span>

<span class="cm">/* Note that the headphone output stage needs to be connected</span>
<span class="cm"> * externally to LINEOUT2 via DC blocking capacitors.  Other</span>
<span class="cm"> * configurations are not supported.</span>
<span class="cm"> *</span>
<span class="cm"> * Note also that left and right headphone paths are treated as a</span>
<span class="cm"> * mono path.</span>
<span class="cm"> */</span>
<span class="p">{</span><span class="s">&quot;Headphone Amplifier&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LINEOUT2 LP&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;Headphone Amplifier&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;LINEOUT2 LP&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;HP_L&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Headphone Amplifier&quot;</span><span class="p">},</span>
<span class="p">{</span><span class="s">&quot;HP_R&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Headphone Amplifier&quot;</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_hw_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">snd_pcm_hw_params</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x60</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">params_format</span><span class="p">(</span><span class="n">params</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S16_LE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S20_3LE</span>:
		<span class="n">reg</span> <span class="o">|=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S24_LE</span>:
		<span class="n">reg</span> <span class="o">|=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S32_LE</span>:
		<span class="n">reg</span> <span class="o">|=</span> <span class="mh">0x60</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">substream</span><span class="o">-&gt;</span><span class="n">stream</span> <span class="o">==</span> <span class="n">SNDRV_PCM_STREAM_PLAYBACK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_DACCTRL</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="mi">24000</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">WM8900_REG_DACCTRL_DAC_SB_FILT</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_DACCTRL_DAC_SB_FILT</span><span class="p">;</span>

		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_DACCTRL</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* FLL divisors */</span>
<span class="k">struct</span> <span class="n">_fll_div</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">fll_ratio</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">fllclk_div</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">fll_slow_lock_ref</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">n</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">k</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* The size in bits of the FLL divide multiplied by 10</span>
<span class="cm"> * to allow rounding later */</span>
<span class="cp">#define FIXED_FLL_SIZE ((1 &lt;&lt; 16) * 10)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fll_factors</span><span class="p">(</span><span class="k">struct</span> <span class="n">_fll_div</span> <span class="o">*</span><span class="n">fll_div</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">Fref</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">Fout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">Kpart</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">K</span><span class="p">,</span> <span class="n">Ndiv</span><span class="p">,</span> <span class="n">Nmod</span><span class="p">,</span> <span class="n">target</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">Fout</span><span class="p">);</span>

	<span class="cm">/* The FLL must run at 90-100MHz which is then scaled down to</span>
<span class="cm">	 * the output value by FLLCLK_DIV. */</span>
	<span class="n">target</span> <span class="o">=</span> <span class="n">Fout</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">target</span> <span class="o">&lt;</span> <span class="mi">90000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">div</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">target</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">target</span> <span class="o">&gt;</span> <span class="mi">100000000</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;wm8900: FLL rate %u out of range, Fref=%u&quot;</span>
		       <span class="s">&quot; Fout=%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">target</span><span class="p">,</span> <span class="n">Fref</span><span class="p">,</span> <span class="n">Fout</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;wm8900: Invalid FLL division rate %u, &quot;</span>
		       <span class="s">&quot;Fref=%u, Fout=%u, target=%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">div</span><span class="p">,</span> <span class="n">Fref</span><span class="p">,</span> <span class="n">Fout</span><span class="p">,</span> <span class="n">target</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">fllclk_div</span> <span class="o">=</span> <span class="n">div</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">Fref</span> <span class="o">&lt;</span> <span class="mi">48000</span><span class="p">)</span>
		<span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">fll_slow_lock_ref</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">fll_slow_lock_ref</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">Ndiv</span> <span class="o">=</span> <span class="n">target</span> <span class="o">/</span> <span class="n">Fref</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">Fref</span> <span class="o">&lt;</span> <span class="mi">1000000</span><span class="p">)</span>
		<span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">fll_ratio</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">fll_ratio</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">n</span> <span class="o">=</span> <span class="n">Ndiv</span> <span class="o">/</span> <span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">fll_ratio</span><span class="p">;</span>
	<span class="n">Nmod</span> <span class="o">=</span> <span class="p">(</span><span class="n">target</span> <span class="o">/</span> <span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">fll_ratio</span><span class="p">)</span> <span class="o">%</span> <span class="n">Fref</span><span class="p">;</span>

	<span class="cm">/* Calculate fractional part - scale up so we can round. */</span>
	<span class="n">Kpart</span> <span class="o">=</span> <span class="n">FIXED_FLL_SIZE</span> <span class="o">*</span> <span class="p">(</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">Nmod</span><span class="p">;</span>

	<span class="n">do_div</span><span class="p">(</span><span class="n">Kpart</span><span class="p">,</span> <span class="n">Fref</span><span class="p">);</span>

	<span class="n">K</span> <span class="o">=</span> <span class="n">Kpart</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">K</span> <span class="o">%</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">5</span><span class="p">)</span>
		<span class="n">K</span> <span class="o">+=</span> <span class="mi">5</span><span class="p">;</span>

	<span class="cm">/* Move down to proper range now rounding is done */</span>
	<span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">k</span> <span class="o">=</span> <span class="n">K</span> <span class="o">/</span> <span class="mi">10</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">target</span> <span class="o">!=</span> <span class="n">Fout</span> <span class="o">*</span> <span class="p">(</span><span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">fllclk_div</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">K</span> <span class="o">&amp;&amp;</span> <span class="n">target</span> <span class="o">!=</span> <span class="n">Fref</span> <span class="o">*</span> <span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">fll_ratio</span> <span class="o">*</span> <span class="n">fll_div</span><span class="o">-&gt;</span><span class="n">n</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_set_fll</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">fll_id</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq_in</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq_out</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8900_priv</span> <span class="o">*</span><span class="n">wm8900</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">_fll_div</span> <span class="n">fll_div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_in</span> <span class="o">==</span> <span class="n">freq_in</span> <span class="o">&amp;&amp;</span> <span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_out</span> <span class="o">==</span> <span class="n">freq_out</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* The digital side should be disabled during any change. */</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span>
			    <span class="n">WM8900_REG_POWER1_FLL_ENA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disable the FLL? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">freq_in</span> <span class="o">||</span> <span class="o">!</span><span class="n">freq_out</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_CLOCKING1</span><span class="p">,</span>
				    <span class="n">WM8900_REG_CLOCKING1_MCLK_SRC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_FLLCTL1</span><span class="p">,</span>
				    <span class="n">WM8900_REG_FLLCTL1_OSC_ENA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_in</span> <span class="o">=</span> <span class="n">freq_in</span><span class="p">;</span>
		<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_out</span> <span class="o">=</span> <span class="n">freq_out</span><span class="p">;</span>

		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fll_factors</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fll_div</span><span class="p">,</span> <span class="n">freq_in</span><span class="p">,</span> <span class="n">freq_out</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">reenable</span><span class="p">;</span>

	<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_in</span> <span class="o">=</span> <span class="n">freq_in</span><span class="p">;</span>
	<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_out</span> <span class="o">=</span> <span class="n">freq_out</span><span class="p">;</span>

	<span class="cm">/* The osclilator *MUST* be enabled before we enable the</span>
<span class="cm">	 * digital circuit. */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_FLLCTL1</span><span class="p">,</span>
		     <span class="n">fll_div</span><span class="p">.</span><span class="n">fll_ratio</span> <span class="o">|</span> <span class="n">WM8900_REG_FLLCTL1_OSC_ENA</span><span class="p">);</span>

	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_FLLCTL4</span><span class="p">,</span> <span class="n">fll_div</span><span class="p">.</span><span class="n">n</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_FLLCTL5</span><span class="p">,</span>
		     <span class="p">(</span><span class="n">fll_div</span><span class="p">.</span><span class="n">fllclk_div</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">fll_div</span><span class="p">.</span><span class="n">n</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fll_div</span><span class="p">.</span><span class="n">k</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_FLLCTL2</span><span class="p">,</span>
			     <span class="p">(</span><span class="n">fll_div</span><span class="p">.</span><span class="n">k</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x100</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_FLLCTL3</span><span class="p">,</span> <span class="n">fll_div</span><span class="p">.</span><span class="n">k</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_FLLCTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fll_div</span><span class="p">.</span><span class="n">fll_slow_lock_ref</span><span class="p">)</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_FLLCTL6</span><span class="p">,</span>
			     <span class="n">WM8900_REG_FLLCTL6_FLL_SLOW_LOCK_REF</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_FLLCTL6</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span>
			    <span class="n">WM8900_REG_POWER1_FLL_ENA</span><span class="p">,</span>
			    <span class="n">WM8900_REG_POWER1_FLL_ENA</span><span class="p">);</span>

<span class="nl">reenable:</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_CLOCKING1</span><span class="p">,</span>
			    <span class="n">WM8900_REG_CLOCKING1_MCLK_SRC</span><span class="p">,</span>
			    <span class="n">WM8900_REG_CLOCKING1_MCLK_SRC</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_set_dai_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">codec_dai</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pll_id</span><span class="p">,</span>
		<span class="kt">int</span> <span class="n">source</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq_in</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq_out</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">wm8900_set_fll</span><span class="p">(</span><span class="n">codec_dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">,</span> <span class="n">pll_id</span><span class="p">,</span> <span class="n">freq_in</span><span class="p">,</span> <span class="n">freq_out</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_set_dai_clkdiv</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">codec_dai</span><span class="p">,</span>
				 <span class="kt">int</span> <span class="n">div_id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">div</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">codec_dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">div_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WM8900_BCLK_DIV</span>:
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_CLOCKING1</span><span class="p">,</span>
				    <span class="n">WM8900_REG_CLOCKING1_BCLK_MASK</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WM8900_OPCLK_DIV</span>:
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_CLOCKING1</span><span class="p">,</span>
				    <span class="n">WM8900_REG_CLOCKING1_OPCLK_MASK</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WM8900_DAC_LRCLK</span>:
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO4</span><span class="p">,</span>
				    <span class="n">WM8900_LRC_MASK</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WM8900_ADC_LRCLK</span>:
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO3</span><span class="p">,</span>
				    <span class="n">WM8900_LRC_MASK</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WM8900_DAC_CLKDIV</span>:
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_CLOCKING2</span><span class="p">,</span>
				    <span class="n">WM8900_REG_CLOCKING2_DAC_CLKDIV</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WM8900_ADC_CLKDIV</span>:
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_CLOCKING2</span><span class="p">,</span>
				    <span class="n">WM8900_REG_CLOCKING2_ADC_CLKDIV</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WM8900_LRCLK_MODE</span>:
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_DACCTRL</span><span class="p">,</span>
				    <span class="n">WM8900_REG_DACCTRL_AIF_LRCLKRATE</span><span class="p">,</span> <span class="n">div</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_set_dai_fmt</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">codec_dai</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fmt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">codec_dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clocking1</span><span class="p">,</span> <span class="n">aif1</span><span class="p">,</span> <span class="n">aif3</span><span class="p">,</span> <span class="n">aif4</span><span class="p">;</span>

	<span class="n">clocking1</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_CLOCKING1</span><span class="p">);</span>
	<span class="n">aif1</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO1</span><span class="p">);</span>
	<span class="n">aif3</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO3</span><span class="p">);</span>
	<span class="n">aif4</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO4</span><span class="p">);</span>

	<span class="cm">/* set master/slave audio interface */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_MASTER_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBS_CFS</span>:
		<span class="n">clocking1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_CLOCKING1_BCLK_DIR</span><span class="p">;</span>
		<span class="n">aif3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO3_ADCLRC_DIR</span><span class="p">;</span>
		<span class="n">aif4</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO4_DACLRC_DIR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBS_CFM</span>:
		<span class="n">clocking1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_CLOCKING1_BCLK_DIR</span><span class="p">;</span>
		<span class="n">aif3</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO3_ADCLRC_DIR</span><span class="p">;</span>
		<span class="n">aif4</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO4_DACLRC_DIR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBM_CFM</span>:
		<span class="n">clocking1</span> <span class="o">|=</span> <span class="n">WM8900_REG_CLOCKING1_BCLK_DIR</span><span class="p">;</span>
		<span class="n">aif3</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO3_ADCLRC_DIR</span><span class="p">;</span>
		<span class="n">aif4</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO4_DACLRC_DIR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBM_CFS</span>:
		<span class="n">clocking1</span> <span class="o">|=</span> <span class="n">WM8900_REG_CLOCKING1_BCLK_DIR</span><span class="p">;</span>
		<span class="n">aif3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO3_ADCLRC_DIR</span><span class="p">;</span>
		<span class="n">aif4</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO4_DACLRC_DIR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_FORMAT_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_DSP_A</span>:
		<span class="n">aif1</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO1_AIF_FMT_MASK</span><span class="p">;</span>
		<span class="n">aif1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO1_LRCLK_INV</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_DSP_B</span>:
		<span class="n">aif1</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO1_AIF_FMT_MASK</span><span class="p">;</span>
		<span class="n">aif1</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO1_LRCLK_INV</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_I2S</span>:
		<span class="n">aif1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO1_AIF_FMT_MASK</span><span class="p">;</span>
		<span class="n">aif1</span> <span class="o">|=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_RIGHT_J</span>:
		<span class="n">aif1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO1_AIF_FMT_MASK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_LEFT_J</span>:
		<span class="n">aif1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO1_AIF_FMT_MASK</span><span class="p">;</span>
		<span class="n">aif1</span> <span class="o">|=</span> <span class="mh">0x8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Clock inversion */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_FORMAT_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_DSP_A</span>:
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_DSP_B</span>:
		<span class="cm">/* frame inversion not valid for DSP modes */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_INV_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_NB_NF</span>:
			<span class="n">aif1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO1_BCLK_INV</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_IB_NF</span>:
			<span class="n">aif1</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO1_BCLK_INV</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_I2S</span>:
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_RIGHT_J</span>:
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_LEFT_J</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_INV_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_NB_NF</span>:
			<span class="n">aif1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO1_BCLK_INV</span><span class="p">;</span>
			<span class="n">aif1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO1_LRCLK_INV</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_IB_IF</span>:
			<span class="n">aif1</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO1_BCLK_INV</span><span class="p">;</span>
			<span class="n">aif1</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO1_LRCLK_INV</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_IB_NF</span>:
			<span class="n">aif1</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO1_BCLK_INV</span><span class="p">;</span>
			<span class="n">aif1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO1_LRCLK_INV</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_NB_IF</span>:
			<span class="n">aif1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_AUDIO1_BCLK_INV</span><span class="p">;</span>
			<span class="n">aif1</span> <span class="o">|=</span> <span class="n">WM8900_REG_AUDIO1_LRCLK_INV</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_CLOCKING1</span><span class="p">,</span> <span class="n">clocking1</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO1</span><span class="p">,</span> <span class="n">aif1</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO3</span><span class="p">,</span> <span class="n">aif3</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_AUDIO4</span><span class="p">,</span> <span class="n">aif4</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_digital_mute</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">codec_dai</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mute</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">codec_dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_DACCTRL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mute</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">WM8900_REG_DACCTRL_MUTE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">WM8900_REG_DACCTRL_MUTE</span><span class="p">;</span>

	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_DACCTRL</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define WM8900_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 |\</span>
<span class="cp">		      SNDRV_PCM_RATE_16000 | SNDRV_PCM_RATE_22050 |\</span>
<span class="cp">		      SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000)</span>

<span class="cp">#define WM8900_PCM_FORMATS \</span>
<span class="cp">	(SNDRV_PCM_FORMAT_S16_LE | SNDRV_PCM_FORMAT_S20_3LE | \</span>
<span class="cp">	 SNDRV_PCM_FORMAT_S24_LE)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dai_ops</span> <span class="n">wm8900_dai_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">hw_params</span>	<span class="o">=</span> <span class="n">wm8900_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_clkdiv</span>	<span class="o">=</span> <span class="n">wm8900_set_dai_clkdiv</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pll</span>	<span class="o">=</span> <span class="n">wm8900_set_dai_pll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_fmt</span>	<span class="o">=</span> <span class="n">wm8900_set_dai_fmt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">digital_mute</span>	<span class="o">=</span> <span class="n">wm8900_digital_mute</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_soc_dai_driver</span> <span class="n">wm8900_dai</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;wm8900-hifi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">playback</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">stream_name</span> <span class="o">=</span> <span class="s">&quot;HiFi Playback&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">WM8900_RATES</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span> <span class="o">=</span> <span class="n">WM8900_PCM_FORMATS</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">capture</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">stream_name</span> <span class="o">=</span> <span class="s">&quot;HiFi Capture&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">WM8900_RATES</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span> <span class="o">=</span> <span class="n">WM8900_PCM_FORMATS</span><span class="p">,</span>
	 <span class="p">},</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">wm8900_dai_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_set_bias_level</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span>
				 <span class="k">enum</span> <span class="n">snd_soc_bias_level</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">level</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_BIAS_ON</span>:
		<span class="cm">/* Enable thermal shutdown */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_GPIO</span><span class="p">,</span>
				    <span class="n">WM8900_REG_GPIO_TEMP_ENA</span><span class="p">,</span>
				    <span class="n">WM8900_REG_GPIO_TEMP_ENA</span><span class="p">);</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_ADDCTL</span><span class="p">,</span>
				    <span class="n">WM8900_REG_ADDCTL_TEMP_SD</span><span class="p">,</span>
				    <span class="n">WM8900_REG_ADDCTL_TEMP_SD</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SND_SOC_BIAS_PREPARE</span>:
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SND_SOC_BIAS_STANDBY</span>:
		<span class="cm">/* Charge capacitors if initial power up */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">.</span><span class="n">bias_level</span> <span class="o">==</span> <span class="n">SND_SOC_BIAS_OFF</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* STARTUP_BIAS_ENA on */</span>
			<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span>
				     <span class="n">WM8900_REG_POWER1_STARTUP_BIAS_ENA</span><span class="p">);</span>

			<span class="cm">/* Startup bias mode */</span>
			<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_ADDCTL</span><span class="p">,</span>
				     <span class="n">WM8900_REG_ADDCTL_BIAS_SRC</span> <span class="o">|</span>
				     <span class="n">WM8900_REG_ADDCTL_VMID_SOFTST</span><span class="p">);</span>

			<span class="cm">/* VMID 2x50k */</span>
			<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span>
				     <span class="n">WM8900_REG_POWER1_STARTUP_BIAS_ENA</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">);</span>

			<span class="cm">/* Allow capacitors to charge */</span>
			<span class="n">schedule_timeout_interruptible</span><span class="p">(</span><span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">400</span><span class="p">));</span>

			<span class="cm">/* Enable bias */</span>
			<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span>
				     <span class="n">WM8900_REG_POWER1_STARTUP_BIAS_ENA</span> <span class="o">|</span>
				     <span class="n">WM8900_REG_POWER1_BIAS_ENA</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">);</span>

			<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_ADDCTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

			<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span>
				     <span class="n">WM8900_REG_POWER1_BIAS_ENA</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span>
			     <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">WM8900_REG_POWER1_FLL_ENA</span><span class="p">)</span> <span class="o">|</span>
			     <span class="n">WM8900_REG_POWER1_BIAS_ENA</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span>
			     <span class="n">WM8900_REG_POWER2_SYSCLK_ENA</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SND_SOC_BIAS_OFF</span>:
		<span class="cm">/* Startup bias enable */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span>
			     <span class="n">reg</span> <span class="o">&amp;</span> <span class="n">WM8900_REG_POWER1_STARTUP_BIAS_ENA</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_ADDCTL</span><span class="p">,</span>
			     <span class="n">WM8900_REG_ADDCTL_BIAS_SRC</span> <span class="o">|</span>
			     <span class="n">WM8900_REG_ADDCTL_VMID_SOFTST</span><span class="p">);</span>

		<span class="cm">/* Discharge caps */</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span>
			     <span class="n">WM8900_REG_POWER1_STARTUP_BIAS_ENA</span><span class="p">);</span>
		<span class="n">schedule_timeout_interruptible</span><span class="p">(</span><span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">500</span><span class="p">));</span>

		<span class="cm">/* Remove clamp */</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_HPCTL1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* Power down */</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_ADDCTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* Need to let things settle before stopping the clock</span>
<span class="cm">		 * to ensure that restart works, see &quot;Stopping the</span>
<span class="cm">		 * master clock&quot; in the datasheet. */</span>
		<span class="n">schedule_timeout_interruptible</span><span class="p">(</span><span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_POWER2</span><span class="p">,</span>
			     <span class="n">WM8900_REG_POWER2_SYSCLK_ENA</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">.</span><span class="n">bias_level</span> <span class="o">=</span> <span class="n">level</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8900_priv</span> <span class="o">*</span><span class="n">wm8900</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">fll_out</span> <span class="o">=</span> <span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_out</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fll_in</span>  <span class="o">=</span> <span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_in</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Stop the FLL in an orderly fashion */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">wm8900_set_fll</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to stop FLL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_out</span> <span class="o">=</span> <span class="n">fll_out</span><span class="p">;</span>
	<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_in</span> <span class="o">=</span> <span class="n">fll_in</span><span class="p">;</span>

	<span class="n">wm8900_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_OFF</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8900_priv</span> <span class="o">*</span><span class="n">wm8900</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">cache</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">cache</span> <span class="o">=</span> <span class="n">kmemdup</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">reg_cache</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">wm8900_reg_defaults</span><span class="p">),</span>
			<span class="n">GFP_KERNEL</span><span class="p">);</span>

	<span class="n">wm8900_reset</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="n">wm8900_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_STANDBY</span><span class="p">);</span>

	<span class="cm">/* Restart the FLL? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_out</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">fll_out</span> <span class="o">=</span> <span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_out</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">fll_in</span>  <span class="o">=</span> <span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_in</span><span class="p">;</span>

		<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_in</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">fll_out</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">wm8900_set_fll</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">fll_in</span><span class="p">,</span> <span class="n">fll_out</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to restart FLL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">cache</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cache</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">WM8900_MAXREG</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">cache</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">cache</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to allocate register cache</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8900_priv</span> <span class="o">*</span><span class="n">wm8900</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">snd_soc_codec_set_cache_io</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">control_type</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to set cache I/O: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_ID</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">!=</span> <span class="mh">0x8900</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Device is not a WM8900 - ID %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">wm8900_reset</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>

	<span class="cm">/* Turn the chip on */</span>
	<span class="n">wm8900_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_STANDBY</span><span class="p">);</span>

	<span class="cm">/* Latch the volume update bits */</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_LINVOL</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_RINVOL</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_LOUT1CTL</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_ROUT1CTL</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_LOUT2CTL</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_ROUT2CTL</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_LDAC_DV</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_RDAC_DV</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_LADC_DV</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_RADC_DV</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>

	<span class="cm">/* Set the DAC and mixer output bias */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">WM8900_REG_OUTBIASCTL</span><span class="p">,</span> <span class="mh">0x81</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* power down chip */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm8900_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wm8900_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_OFF</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_soc_codec_driver</span> <span class="n">soc_codec_dev_wm8900</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span>	<span class="n">wm8900_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span>	<span class="n">wm8900_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span>	<span class="n">wm8900_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span>	<span class="n">wm8900_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_bias_level</span> <span class="o">=</span> <span class="n">wm8900_set_bias_level</span><span class="p">,</span>
	<span class="p">.</span><span class="n">volatile_register</span> <span class="o">=</span> <span class="n">wm8900_volatile_register</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_cache_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_reg_defaults</span><span class="p">),</span>
	<span class="p">.</span><span class="n">reg_word_size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">),</span>
	<span class="p">.</span><span class="n">reg_cache_default</span> <span class="o">=</span> <span class="n">wm8900_reg_defaults</span><span class="p">,</span>

	<span class="p">.</span><span class="n">controls</span> <span class="o">=</span> <span class="n">wm8900_snd_controls</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_controls</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_snd_controls</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dapm_widgets</span> <span class="o">=</span> <span class="n">wm8900_dapm_widgets</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_dapm_widgets</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_dapm_widgets</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dapm_routes</span> <span class="o">=</span> <span class="n">wm8900_dapm_routes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_dapm_routes</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm8900_dapm_routes</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#if defined(CONFIG_SPI_MASTER)</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">wm8900_spi_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8900_priv</span> <span class="o">*</span><span class="n">wm8900</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">wm8900</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">wm8900_priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wm8900</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">control_type</span> <span class="o">=</span> <span class="n">SND_SOC_SPI</span><span class="p">;</span>
	<span class="n">spi_set_drvdata</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">wm8900</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">snd_soc_register_codec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">soc_codec_dev_wm8900</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wm8900_dai</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">wm8900</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">wm8900_spi_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">snd_soc_unregister_codec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">spi_get_drvdata</span><span class="p">(</span><span class="n">spi</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spi_driver</span> <span class="n">wm8900_spi_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;wm8900&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">wm8900_spi_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">wm8900_spi_remove</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SPI_MASTER */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)</span>
<span class="k">static</span> <span class="n">__devinit</span> <span class="kt">int</span> <span class="nf">wm8900_i2c_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span>
				      <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm8900_priv</span> <span class="o">*</span><span class="n">wm8900</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">wm8900</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">wm8900_priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wm8900</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">i2c_set_clientdata</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">wm8900</span><span class="p">);</span>
	<span class="n">wm8900</span><span class="o">-&gt;</span><span class="n">control_type</span> <span class="o">=</span> <span class="n">SND_SOC_I2C</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span>  <span class="n">snd_soc_register_codec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">soc_codec_dev_wm8900</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wm8900_dai</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">wm8900</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__devexit</span> <span class="kt">int</span> <span class="nf">wm8900_i2c_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">client</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">snd_soc_unregister_codec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">client</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">i2c_get_clientdata</span><span class="p">(</span><span class="n">client</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_device_id</span> <span class="n">wm8900_i2c_id</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="s">&quot;wm8900&quot;</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">wm8900_i2c_id</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">i2c_driver</span> <span class="n">wm8900_i2c_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;wm8900&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span>    <span class="n">wm8900_i2c_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span>   <span class="n">__devexit_p</span><span class="p">(</span><span class="n">wm8900_i2c_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">wm8900_i2c_id</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">wm8900_modinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_add_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm8900_i2c_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register wm8900 I2C driver: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">ret</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_SPI_MASTER)</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm8900_spi_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register wm8900 SPI driver: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">ret</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">module_init</span><span class="p">(</span><span class="n">wm8900_modinit</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">wm8900_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)</span>
	<span class="n">i2c_del_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm8900_i2c_driver</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_SPI_MASTER)</span>
	<span class="n">spi_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm8900_spi_driver</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">wm8900_exit</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;ASoC WM8900 driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Mark Brown &lt;broonie@opensource.wolfonmicro.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
