#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 28 18:59:00 2018
# Process ID: 18748
# Current directory: C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14864 C:\Users\MikeL\Desktop\Wei Cheng_lab4\lab4\lab4.xpr
# Log file: C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/vivado.log
# Journal file: C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Nov 28 19:03:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/Datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol MEM_W, assumed default net type wire [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port meout [C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:59]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/EXE_MEM.v" Line 1. Module EXE_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/Datamem.v" Line 1. Module Datamem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sources_1/new/MEM_WB.v" Line 2. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Datamem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 822.238 ; gain = 22.070
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov 28 19:06:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1223.977 ; gain = 392.145
launch_runs impl_1 -jobs 4
[Wed Nov 28 19:14:25 2018] Launched impl_1...
Run output will be captured here: C:/Users/MikeL/Desktop/Wei Cheng_lab4/lab4/lab4.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1679.738 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1679.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 19:28:19 2018...
