# compile vhdl design source files
vhdl xil_defaultlib  "../../../or_gate.srcs/sources_1/new/OR_GATE.vhd"
vhdl xil_defaultlib  "../../../or_gate.srcs/sim_1/new/or_gate_flow.vhd"

# Do not sort compile order
nosort
