{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508111582376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508111582378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 17:53:02 2017 " "Processing started: Sun Oct 15 17:53:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508111582378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111582378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111582378 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1508111582741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBanc.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBanc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBanc " "Found entity 1: RegisterBanc" {  } { { "RegisterBanc.v" "" { Text "/home/ferllini13/Desktop/proce/RegisterBanc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Opcode OPCODE ID_Ex.v(5) " "Verilog HDL Declaration information at ID_Ex.v(5): object \"Opcode\" differs only in case from object \"OPCODE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memWD MEMWD ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"memWD\" differs only in case from object \"MEMWD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRD MEMRD ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"MemRD\" differs only in case from object \"MEMRD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BSelector BSELECTOR ID_Ex.v(6) " "Verilog HDL Declaration information at ID_Ex.v(6): object \"BSelector\" differs only in case from object \"BSELECTOR\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD ID_Ex.v(7) " "Verilog HDL Declaration information at ID_Ex.v(7): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RValue1 RVALUE1 ID_Ex.v(8) " "Verilog HDL Declaration information at ID_Ex.v(8): object \"RValue1\" differs only in case from object \"RVALUE1\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RValue2 RVALUE2 ID_Ex.v(8) " "Verilog HDL Declaration information at ID_Ex.v(8): object \"RValue2\" differs only in case from object \"RVALUE2\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmValue IMMVALUE ID_Ex.v(9) " "Verilog HDL Declaration information at ID_Ex.v(9): object \"ImmValue\" differs only in case from object \"IMMVALUE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_Ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ID_Ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Found entity 1: ID_Ex" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/proce/ID_Ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/proce/DataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE MEM_WB.v(5) " "Verilog HDL Declaration information at MEM_WB.v(5): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/proce/MEM_WB.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteAddress WRITEADDRESS MEM_WB.v(6) " "Verilog HDL Declaration information at MEM_WB.v(6): object \"WriteAddress\" differs only in case from object \"WRITEADDRESS\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/proce/MEM_WB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteData WRITEDATA MEM_WB.v(7) " "Verilog HDL Declaration information at MEM_WB.v(7): object \"WriteData\" differs only in case from object \"WRITEDATA\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/proce/MEM_WB.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/proce/MEM_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSeg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenSeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.v" "" { Text "/home/ferllini13/Desktop/proce/sevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/proce/Processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxData.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxData.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxData " "Found entity 1: MuxData" {  } { { "MuxData.v" "" { Text "/home/ferllini13/Desktop/proce/MuxData.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxReg.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxReg " "Found entity 1: MuxReg" {  } { { "MuxReg.v" "" { Text "/home/ferllini13/Desktop/proce/MuxReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemoryAddress MEMORYADDRESS EX_MEM.v(9) " "Verilog HDL Declaration information at EX_MEM.v(9): object \"MemoryAddress\" differs only in case from object \"MEMORYADDRESS\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/proce/EX_MEM.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteAddress WRITEADDRESS EX_MEM.v(6) " "Verilog HDL Declaration information at EX_MEM.v(6): object \"WriteAddress\" differs only in case from object \"WRITEADDRESS\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/proce/EX_MEM.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataIn DATAIN EX_MEM.v(8) " "Verilog HDL Declaration information at EX_MEM.v(8): object \"DataIn\" differs only in case from object \"DATAIN\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/proce/EX_MEM.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE EX_MEM.v(10) " "Verilog HDL Declaration information at EX_MEM.v(10): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/proce/EX_MEM.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWD MEMWD EX_MEM.v(7) " "Verilog HDL Declaration information at EX_MEM.v(7): object \"MemWD\" differs only in case from object \"MEMWD\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/proce/EX_MEM.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRD MEMRD EX_MEM.v(7) " "Verilog HDL Declaration information at EX_MEM.v(7): object \"MemRD\" differs only in case from object \"MEMRD\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/proce/EX_MEM.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/proce/EX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/ferllini13/Desktop/proce/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/ferllini13/Desktop/proce/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SignExt.v(9) " "Verilog HDL information at SignExt.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "SignExt.v" "" { Text "/home/ferllini13/Desktop/proce/SignExt.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508111600290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExt.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Found entity 1: SignExt" {  } { { "SignExt.v" "" { Text "/home/ferllini13/Desktop/proce/SignExt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/proce/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rs RS IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rs\" differs only in case from object \"RS\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/proce/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rt RT IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rt\" differs only in case from object \"RT\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/proce/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Opcode OPCODE IF_ID.v(6) " "Verilog HDL Declaration information at IF_ID.v(6): object \"Opcode\" differs only in case from object \"OPCODE\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/proce/IF_ID.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Pc PC IF_ID.v(9) " "Verilog HDL Declaration information at IF_ID.v(9): object \"Pc\" differs only in case from object \"PC\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/proce/IF_ID.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Jaddr JADDR IF_ID.v(7) " "Verilog HDL Declaration information at IF_ID.v(7): object \"Jaddr\" differs only in case from object \"JADDR\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/proce/IF_ID.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Imm IMM IF_ID.v(8) " "Verilog HDL Declaration information at IF_ID.v(8): object \"Imm\" differs only in case from object \"IMM\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/proce/IF_ID.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508111600291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/proce/IF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimpleReg.v 1 1 " "Found 1 design units, including 1 entities, in source file SimpleReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleReg " "Found entity 1: SimpleReg" {  } { { "SimpleReg.v" "" { Text "/home/ferllini13/Desktop/proce/SimpleReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insmemrom.v 1 1 " "Found 1 design units, including 1 entities, in source file insmemrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 insmemrom " "Found entity 1: insmemrom" {  } { { "insmemrom.v" "" { Text "/home/ferllini13/Desktop/proce/insmemrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600293 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r Processor.v(163) " "Verilog HDL Implicit Net warning at Processor.v(163): created implicit net for \"r\"" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/proce/Processor.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111600293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508111600360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxData MuxData:pcselectmux " "Elaborating entity \"MuxData\" for hierarchy \"MuxData:pcselectmux\"" {  } { { "Processor.v" "pcselectmux" { Text "/home/ferllini13/Desktop/proce/Processor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111600394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleReg SimpleReg:pcreg " "Elaborating entity \"SimpleReg\" for hierarchy \"SimpleReg:pcreg\"" {  } { { "Processor.v" "pcreg" { Text "/home/ferllini13/Desktop/proce/Processor.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111600399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insmemrom insmemrom:rom " "Elaborating entity \"insmemrom\" for hierarchy \"insmemrom:rom\"" {  } { { "Processor.v" "rom" { Text "/home/ferllini13/Desktop/proce/Processor.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111600416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram insmemrom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"insmemrom:rom\|altsyncram:altsyncram_component\"" {  } { { "insmemrom.v" "altsyncram_component" { Text "/home/ferllini13/Desktop/proce/insmemrom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111600499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "insmemrom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"insmemrom:rom\|altsyncram:altsyncram_component\"" {  } { { "insmemrom.v" "" { Text "/home/ferllini13/Desktop/proce/insmemrom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111600512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insmemrom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"insmemrom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Pruebas mif/test.mif " "Parameter \"init_file\" = \"./Pruebas mif/test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1mrc " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1mrc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111600512 ""}  } { { "insmemrom.v" "" { Text "/home/ferllini13/Desktop/proce/insmemrom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508111600512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfi1 " "Found entity 1: altsyncram_hfi1" {  } { { "db/altsyncram_hfi1.tdf" "" { Text "/home/ferllini13/Desktop/proce/db/altsyncram_hfi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hfi1 insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated " "Elaborating entity \"altsyncram_hfi1\" for hierarchy \"insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111600568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvj2 " "Found entity 1: altsyncram_kvj2" {  } { { "db/altsyncram_kvj2.tdf" "" { Text "/home/ferllini13/Desktop/proce/db/altsyncram_kvj2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111600644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111600644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvj2 insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|altsyncram_kvj2:altsyncram1 " "Elaborating entity \"altsyncram_kvj2\" for hierarchy \"insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|altsyncram_kvj2:altsyncram1\"" {  } { { "db/altsyncram_hfi1.tdf" "altsyncram1" { Text "/home/ferllini13/Desktop/proce/db/altsyncram_hfi1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111600644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hfi1.tdf" "mgl_prim2" { Text "/home/ferllini13/Desktop/proce/db/altsyncram_hfi1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111601444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hfi1.tdf" "" { Text "/home/ferllini13/Desktop/proce/db/altsyncram_hfi1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111601465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111601465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111601465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111601465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 829256291 " "Parameter \"NODE_NAME\" = \"829256291\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111601465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111601465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111601465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111601465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508111601465 ""}  } { { "db/altsyncram_hfi1.tdf" "" { Text "/home/ferllini13/Desktop/proce/db/altsyncram_hfi1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508111601465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111601622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111601778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"insmemrom:rom\|altsyncram:altsyncram_component\|altsyncram_hfi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111601919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:insmem " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:insmem\"" {  } { { "Processor.v" "insmem" { Text "/home/ferllini13/Desktop/proce/Processor.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111601975 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UsableInstruc InstructionMem.v(53) " "Verilog HDL Always Construct warning at InstructionMem.v(53): inferring latch(es) for variable \"UsableInstruc\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508111601976 "|Processor|InstructionMem:insmem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ended InstructionMem.v(53) " "Verilog HDL Always Construct warning at InstructionMem.v(53): inferring latch(es) for variable \"ended\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508111601976 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ended\[0\] InstructionMem.v(55) " "Inferred latch for \"ended\[0\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601978 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[0\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[0\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601978 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[1\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[1\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601978 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[2\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[2\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601978 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[3\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[3\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601978 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[4\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[4\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601978 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[5\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[5\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[6\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[6\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[7\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[7\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[8\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[8\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[9\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[9\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[10\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[10\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[11\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[11\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[12\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[12\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[13\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[13\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[14\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[14\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[15\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[15\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[16\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[16\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601979 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[17\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[17\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[18\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[18\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[19\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[19\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[20\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[20\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[21\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[21\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[22\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[22\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[23\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[23\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[24\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[24\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[25\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[25\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[26\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[26\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[27\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[27\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601980 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[28\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[28\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601981 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[29\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[29\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601981 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[30\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[30\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601981 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[31\] InstructionMem.v(55) " "Inferred latch for \"UsableInstruc\[31\]\" at InstructionMem.v(55)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/proce/InstructionMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111601981 "|Processor|InstructionMem:insmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:ifid " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:ifid\"" {  } { { "Processor.v" "ifid" { Text "/home/ferllini13/Desktop/proce/Processor.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111601986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExt SignExt:signext " "Elaborating entity \"SignExt\" for hierarchy \"SignExt:signext\"" {  } { { "Processor.v" "signext" { Text "/home/ferllini13/Desktop/proce/Processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111602002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ctrlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ctrlunit\"" {  } { { "Processor.v" "ctrlunit" { Text "/home/ferllini13/Desktop/proce/Processor.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111602005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxReg MuxReg:reg1 " "Elaborating entity \"MuxReg\" for hierarchy \"MuxReg:reg1\"" {  } { { "Processor.v" "reg1" { Text "/home/ferllini13/Desktop/proce/Processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111602012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBanc RegisterBanc:regbank " "Elaborating entity \"RegisterBanc\" for hierarchy \"RegisterBanc:regbank\"" {  } { { "Processor.v" "regbank" { Text "/home/ferllini13/Desktop/proce/Processor.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111602016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Ex ID_Ex:idex " "Elaborating entity \"ID_Ex\" for hierarchy \"ID_Ex:idex\"" {  } { { "Processor.v" "idex" { Text "/home/ferllini13/Desktop/proce/Processor.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111602150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processor.v" "alu" { Text "/home/ferllini13/Desktop/proce/Processor.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111602169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:exmen " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:exmen\"" {  } { { "Processor.v" "exmen" { Text "/home/ferllini13/Desktop/proce/Processor.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111602185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:datamen " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:datamen\"" {  } { { "Processor.v" "datamen" { Text "/home/ferllini13/Desktop/proce/Processor.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111602197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:menwb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:menwb\"" {  } { { "Processor.v" "menwb" { Text "/home/ferllini13/Desktop/proce/Processor.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111602202 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1508111602619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.15.17:53:30 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl " "2017.10.15.17:53:30 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111610608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111614123 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111614438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111616003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111616232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111616417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111616693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111616698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111616702 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1508111617415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd144d38a/alt_sld_fab.v" "" { Text "/home/ferllini13/Desktop/proce/db/ip/sldd144d38a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111617782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111617782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ferllini13/Desktop/proce/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111617889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111617889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ferllini13/Desktop/proce/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111617890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111617890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ferllini13/Desktop/proce/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111617974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111617974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ferllini13/Desktop/proce/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111618089 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ferllini13/Desktop/proce/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111618089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111618089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ferllini13/Desktop/proce/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508111618180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111618180 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1508111619788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111620043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "130 " "130 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508111620263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ferllini13/Desktop/proce/output_files/proc.map.smsg " "Generated suppressed messages file /home/ferllini13/Desktop/proce/output_files/proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111620598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508111621519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508111621519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "379 " "Implemented 379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508111621661 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508111621661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508111621661 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1508111621661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508111621661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508111621679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 17:53:41 2017 " "Processing ended: Sun Oct 15 17:53:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508111621679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508111621679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508111621679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508111621679 ""}
