{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@270:280@HdlIdDef", "  wire                                          up_clk;\n  wire                                          up_drp_rst;\n\n  // internal signals\n\n  wire    [  8:0]                               up_status_extn_s;\n  wire    [  8:0]                               rx_rst_done_extn_s;\n  wire    [  8:0]                               rx_pll_locked_extn_s;\n  wire    [  8:0]                               tx_rst_done_extn_s;\n  wire    [  8:0]                               tx_pll_locked_extn_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@272:282", "\n  // internal signals\n\n  wire    [  8:0]                               up_status_extn_s;\n  wire    [  8:0]                               rx_rst_done_extn_s;\n  wire    [  8:0]                               rx_pll_locked_extn_s;\n  wire    [  8:0]                               tx_rst_done_extn_s;\n  wire    [  8:0]                               tx_pll_locked_extn_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;\n  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;\n  wire    [ 15:0]                               up_drp_rdata_gt_s[15:0];\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@273:283", "  // internal signals\n\n  wire    [  8:0]                               up_status_extn_s;\n  wire    [  8:0]                               rx_rst_done_extn_s;\n  wire    [  8:0]                               rx_pll_locked_extn_s;\n  wire    [  8:0]                               tx_rst_done_extn_s;\n  wire    [  8:0]                               tx_pll_locked_extn_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;\n  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;\n  wire    [ 15:0]                               up_drp_rdata_gt_s[15:0];\n  wire                                          up_drp_ready_gt_s[15:0];\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@271:281", "  wire                                          up_drp_rst;\n\n  // internal signals\n\n  wire    [  8:0]                               up_status_extn_s;\n  wire    [  8:0]                               rx_rst_done_extn_s;\n  wire    [  8:0]                               rx_pll_locked_extn_s;\n  wire    [  8:0]                               tx_rst_done_extn_s;\n  wire    [  8:0]                               tx_pll_locked_extn_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_mon_trigger_s;\n  wire    [((PCORE_NUM_OF_LANES*50)-1):0]       rx_mon_data_s;\n"]], "Diff Content": {"Delete": [[275, "  wire    [  8:0]                               up_status_extn_s;\n"]], "Add": []}}