INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass2/ass2.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass2/ass2.srcs/sim_1/new/register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_tb
