#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5e0a9fbf01d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e0a9fbf0360 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5e0a9fc017d0 .functor NOT 1, L_0x5e0a9fc26a00, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc26760 .functor XOR 1, L_0x5e0a9fc26600, L_0x5e0a9fc266c0, C4<0>, C4<0>;
L_0x5e0a9fc268f0 .functor XOR 1, L_0x5e0a9fc26760, L_0x5e0a9fc26820, C4<0>, C4<0>;
v0x5e0a9fc23770_0 .net *"_ivl_10", 0 0, L_0x5e0a9fc26820;  1 drivers
v0x5e0a9fc23870_0 .net *"_ivl_12", 0 0, L_0x5e0a9fc268f0;  1 drivers
v0x5e0a9fc23950_0 .net *"_ivl_2", 0 0, L_0x5e0a9fc25590;  1 drivers
v0x5e0a9fc23a10_0 .net *"_ivl_4", 0 0, L_0x5e0a9fc26600;  1 drivers
v0x5e0a9fc23af0_0 .net *"_ivl_6", 0 0, L_0x5e0a9fc266c0;  1 drivers
v0x5e0a9fc23c20_0 .net *"_ivl_8", 0 0, L_0x5e0a9fc26760;  1 drivers
v0x5e0a9fc23d00_0 .net "a", 0 0, v0x5e0a9fc20e40_0;  1 drivers
v0x5e0a9fc23da0_0 .net "b", 0 0, v0x5e0a9fc20ee0_0;  1 drivers
v0x5e0a9fc23e40_0 .net "c", 0 0, v0x5e0a9fc20f80_0;  1 drivers
v0x5e0a9fc23ee0_0 .var "clk", 0 0;
v0x5e0a9fc23f80_0 .net "d", 0 0, v0x5e0a9fc210c0_0;  1 drivers
v0x5e0a9fc24020_0 .net "q_dut", 0 0, L_0x5e0a9fc264a0;  1 drivers
v0x5e0a9fc240c0_0 .net "q_ref", 0 0, L_0x5e0a9fbdfb60;  1 drivers
v0x5e0a9fc24160_0 .var/2u "stats1", 159 0;
v0x5e0a9fc24200_0 .var/2u "strobe", 0 0;
v0x5e0a9fc242a0_0 .net "tb_match", 0 0, L_0x5e0a9fc26a00;  1 drivers
v0x5e0a9fc24360_0 .net "tb_mismatch", 0 0, L_0x5e0a9fc017d0;  1 drivers
v0x5e0a9fc24420_0 .net "wavedrom_enable", 0 0, v0x5e0a9fc211b0_0;  1 drivers
v0x5e0a9fc244c0_0 .net "wavedrom_title", 511 0, v0x5e0a9fc21250_0;  1 drivers
L_0x5e0a9fc25590 .concat [ 1 0 0 0], L_0x5e0a9fbdfb60;
L_0x5e0a9fc26600 .concat [ 1 0 0 0], L_0x5e0a9fbdfb60;
L_0x5e0a9fc266c0 .concat [ 1 0 0 0], L_0x5e0a9fc264a0;
L_0x5e0a9fc26820 .concat [ 1 0 0 0], L_0x5e0a9fbdfb60;
L_0x5e0a9fc26a00 .cmp/eeq 1, L_0x5e0a9fc25590, L_0x5e0a9fc268f0;
S_0x5e0a9fbf4c90 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5e0a9fbf0360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5e0a9fbdfb60 .functor OR 1, v0x5e0a9fc20f80_0, v0x5e0a9fc20ee0_0, C4<0>, C4<0>;
v0x5e0a9fc01970_0 .net "a", 0 0, v0x5e0a9fc20e40_0;  alias, 1 drivers
v0x5e0a9fc01a10_0 .net "b", 0 0, v0x5e0a9fc20ee0_0;  alias, 1 drivers
v0x5e0a9fbdfcc0_0 .net "c", 0 0, v0x5e0a9fc20f80_0;  alias, 1 drivers
v0x5e0a9fbdfd60_0 .net "d", 0 0, v0x5e0a9fc210c0_0;  alias, 1 drivers
v0x5e0a9fc20480_0 .net "q", 0 0, L_0x5e0a9fbdfb60;  alias, 1 drivers
S_0x5e0a9fc20630 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5e0a9fbf0360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5e0a9fc20e40_0 .var "a", 0 0;
v0x5e0a9fc20ee0_0 .var "b", 0 0;
v0x5e0a9fc20f80_0 .var "c", 0 0;
v0x5e0a9fc21020_0 .net "clk", 0 0, v0x5e0a9fc23ee0_0;  1 drivers
v0x5e0a9fc210c0_0 .var "d", 0 0;
v0x5e0a9fc211b0_0 .var "wavedrom_enable", 0 0;
v0x5e0a9fc21250_0 .var "wavedrom_title", 511 0;
E_0x5e0a9fbefc80/0 .event negedge, v0x5e0a9fc21020_0;
E_0x5e0a9fbefc80/1 .event posedge, v0x5e0a9fc21020_0;
E_0x5e0a9fbefc80 .event/or E_0x5e0a9fbefc80/0, E_0x5e0a9fbefc80/1;
E_0x5e0a9fbefed0 .event posedge, v0x5e0a9fc21020_0;
E_0x5e0a9fbd8820 .event negedge, v0x5e0a9fc21020_0;
S_0x5e0a9fc20940 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5e0a9fc20630;
 .timescale -12 -12;
v0x5e0a9fc20b40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5e0a9fc20c40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5e0a9fc20630;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5e0a9fc213b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5e0a9fbf0360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5e0a9fbf56c0 .functor NOT 1, v0x5e0a9fc20e40_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc24720 .functor NOT 1, v0x5e0a9fc20ee0_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc247e0 .functor AND 1, L_0x5e0a9fbf56c0, L_0x5e0a9fc24720, C4<1>, C4<1>;
L_0x5e0a9fc24880 .functor NOT 1, v0x5e0a9fc20f80_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc24920 .functor AND 1, L_0x5e0a9fc247e0, L_0x5e0a9fc24880, C4<1>, C4<1>;
L_0x5e0a9fc249e0 .functor AND 1, L_0x5e0a9fc24920, v0x5e0a9fc210c0_0, C4<1>, C4<1>;
L_0x5e0a9fc24b70 .functor NOT 1, v0x5e0a9fc20e40_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc24be0 .functor NOT 1, v0x5e0a9fc20ee0_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc24ca0 .functor AND 1, L_0x5e0a9fc24b70, L_0x5e0a9fc24be0, C4<1>, C4<1>;
L_0x5e0a9fc24d60 .functor AND 1, L_0x5e0a9fc24ca0, v0x5e0a9fc20f80_0, C4<1>, C4<1>;
L_0x5e0a9fc24e80 .functor NOT 1, v0x5e0a9fc210c0_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc24ef0 .functor AND 1, L_0x5e0a9fc24d60, L_0x5e0a9fc24e80, C4<1>, C4<1>;
L_0x5e0a9fc25020 .functor OR 1, L_0x5e0a9fc249e0, L_0x5e0a9fc24ef0, C4<0>, C4<0>;
L_0x5e0a9fc25130 .functor NOT 1, v0x5e0a9fc20e40_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc24fb0 .functor AND 1, L_0x5e0a9fc25130, v0x5e0a9fc20ee0_0, C4<1>, C4<1>;
L_0x5e0a9fc25270 .functor NOT 1, v0x5e0a9fc20f80_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc25370 .functor AND 1, L_0x5e0a9fc24fb0, L_0x5e0a9fc25270, C4<1>, C4<1>;
L_0x5e0a9fc25480 .functor OR 1, L_0x5e0a9fc25020, L_0x5e0a9fc25370, C4<0>, C4<0>;
L_0x5e0a9fc25630 .functor NOT 1, v0x5e0a9fc20e40_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc256a0 .functor AND 1, L_0x5e0a9fc25630, v0x5e0a9fc20ee0_0, C4<1>, C4<1>;
L_0x5e0a9fc25920 .functor AND 1, L_0x5e0a9fc256a0, v0x5e0a9fc20f80_0, C4<1>, C4<1>;
L_0x5e0a9fc25af0 .functor OR 1, L_0x5e0a9fc25480, L_0x5e0a9fc25920, C4<0>, C4<0>;
L_0x5e0a9fc25cc0 .functor AND 1, v0x5e0a9fc20e40_0, v0x5e0a9fc20ee0_0, C4<1>, C4<1>;
L_0x5e0a9fc25e40 .functor NOT 1, v0x5e0a9fc20f80_0, C4<0>, C4<0>, C4<0>;
L_0x5e0a9fc25f80 .functor AND 1, L_0x5e0a9fc25cc0, L_0x5e0a9fc25e40, C4<1>, C4<1>;
L_0x5e0a9fc26090 .functor OR 1, L_0x5e0a9fc25af0, L_0x5e0a9fc25f80, C4<0>, C4<0>;
L_0x5e0a9fc26280 .functor AND 1, v0x5e0a9fc20e40_0, v0x5e0a9fc20ee0_0, C4<1>, C4<1>;
L_0x5e0a9fc262f0 .functor AND 1, L_0x5e0a9fc26280, v0x5e0a9fc20f80_0, C4<1>, C4<1>;
L_0x5e0a9fc264a0 .functor OR 1, L_0x5e0a9fc26090, L_0x5e0a9fc262f0, C4<0>, C4<0>;
v0x5e0a9fc21590_0 .net *"_ivl_0", 0 0, L_0x5e0a9fbf56c0;  1 drivers
v0x5e0a9fc21670_0 .net *"_ivl_10", 0 0, L_0x5e0a9fc249e0;  1 drivers
v0x5e0a9fc21750_0 .net *"_ivl_12", 0 0, L_0x5e0a9fc24b70;  1 drivers
v0x5e0a9fc21840_0 .net *"_ivl_14", 0 0, L_0x5e0a9fc24be0;  1 drivers
v0x5e0a9fc21920_0 .net *"_ivl_16", 0 0, L_0x5e0a9fc24ca0;  1 drivers
v0x5e0a9fc21a50_0 .net *"_ivl_18", 0 0, L_0x5e0a9fc24d60;  1 drivers
v0x5e0a9fc21b30_0 .net *"_ivl_2", 0 0, L_0x5e0a9fc24720;  1 drivers
v0x5e0a9fc21c10_0 .net *"_ivl_20", 0 0, L_0x5e0a9fc24e80;  1 drivers
v0x5e0a9fc21cf0_0 .net *"_ivl_22", 0 0, L_0x5e0a9fc24ef0;  1 drivers
v0x5e0a9fc21dd0_0 .net *"_ivl_24", 0 0, L_0x5e0a9fc25020;  1 drivers
v0x5e0a9fc21eb0_0 .net *"_ivl_26", 0 0, L_0x5e0a9fc25130;  1 drivers
v0x5e0a9fc21f90_0 .net *"_ivl_28", 0 0, L_0x5e0a9fc24fb0;  1 drivers
v0x5e0a9fc22070_0 .net *"_ivl_30", 0 0, L_0x5e0a9fc25270;  1 drivers
v0x5e0a9fc22150_0 .net *"_ivl_32", 0 0, L_0x5e0a9fc25370;  1 drivers
v0x5e0a9fc22230_0 .net *"_ivl_34", 0 0, L_0x5e0a9fc25480;  1 drivers
v0x5e0a9fc22310_0 .net *"_ivl_36", 0 0, L_0x5e0a9fc25630;  1 drivers
v0x5e0a9fc223f0_0 .net *"_ivl_38", 0 0, L_0x5e0a9fc256a0;  1 drivers
v0x5e0a9fc224d0_0 .net *"_ivl_4", 0 0, L_0x5e0a9fc247e0;  1 drivers
v0x5e0a9fc225b0_0 .net *"_ivl_40", 0 0, L_0x5e0a9fc25920;  1 drivers
v0x5e0a9fc22690_0 .net *"_ivl_42", 0 0, L_0x5e0a9fc25af0;  1 drivers
v0x5e0a9fc22770_0 .net *"_ivl_44", 0 0, L_0x5e0a9fc25cc0;  1 drivers
v0x5e0a9fc22850_0 .net *"_ivl_46", 0 0, L_0x5e0a9fc25e40;  1 drivers
v0x5e0a9fc22930_0 .net *"_ivl_48", 0 0, L_0x5e0a9fc25f80;  1 drivers
v0x5e0a9fc22a10_0 .net *"_ivl_50", 0 0, L_0x5e0a9fc26090;  1 drivers
v0x5e0a9fc22af0_0 .net *"_ivl_52", 0 0, L_0x5e0a9fc26280;  1 drivers
v0x5e0a9fc22bd0_0 .net *"_ivl_54", 0 0, L_0x5e0a9fc262f0;  1 drivers
v0x5e0a9fc22cb0_0 .net *"_ivl_6", 0 0, L_0x5e0a9fc24880;  1 drivers
v0x5e0a9fc22d90_0 .net *"_ivl_8", 0 0, L_0x5e0a9fc24920;  1 drivers
v0x5e0a9fc22e70_0 .net "a", 0 0, v0x5e0a9fc20e40_0;  alias, 1 drivers
v0x5e0a9fc22f10_0 .net "b", 0 0, v0x5e0a9fc20ee0_0;  alias, 1 drivers
v0x5e0a9fc23000_0 .net "c", 0 0, v0x5e0a9fc20f80_0;  alias, 1 drivers
v0x5e0a9fc230f0_0 .net "d", 0 0, v0x5e0a9fc210c0_0;  alias, 1 drivers
v0x5e0a9fc231e0_0 .net "q", 0 0, L_0x5e0a9fc264a0;  alias, 1 drivers
S_0x5e0a9fc23550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5e0a9fbf0360;
 .timescale -12 -12;
E_0x5e0a9fbefa20 .event anyedge, v0x5e0a9fc24200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5e0a9fc24200_0;
    %nor/r;
    %assign/vec4 v0x5e0a9fc24200_0, 0;
    %wait E_0x5e0a9fbefa20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5e0a9fc20630;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc210c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc20f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc20ee0_0, 0;
    %assign/vec4 v0x5e0a9fc20e40_0, 0;
    %wait E_0x5e0a9fbd8820;
    %wait E_0x5e0a9fbefed0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc210c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc20f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc20ee0_0, 0;
    %assign/vec4 v0x5e0a9fc20e40_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e0a9fbefc80;
    %load/vec4 v0x5e0a9fc20e40_0;
    %load/vec4 v0x5e0a9fc20ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e0a9fc20f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e0a9fc210c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc210c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc20f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc20ee0_0, 0;
    %assign/vec4 v0x5e0a9fc20e40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5e0a9fc20c40;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e0a9fbefc80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc210c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc20f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e0a9fc20ee0_0, 0;
    %assign/vec4 v0x5e0a9fc20e40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5e0a9fbf0360;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0a9fc23ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e0a9fc24200_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5e0a9fbf0360;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5e0a9fc23ee0_0;
    %inv;
    %store/vec4 v0x5e0a9fc23ee0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5e0a9fbf0360;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5e0a9fc21020_0, v0x5e0a9fc24360_0, v0x5e0a9fc23d00_0, v0x5e0a9fc23da0_0, v0x5e0a9fc23e40_0, v0x5e0a9fc23f80_0, v0x5e0a9fc240c0_0, v0x5e0a9fc24020_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5e0a9fbf0360;
T_7 ;
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5e0a9fbf0360;
T_8 ;
    %wait E_0x5e0a9fbefc80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e0a9fc24160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0a9fc24160_0, 4, 32;
    %load/vec4 v0x5e0a9fc242a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0a9fc24160_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e0a9fc24160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0a9fc24160_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5e0a9fc240c0_0;
    %load/vec4 v0x5e0a9fc240c0_0;
    %load/vec4 v0x5e0a9fc24020_0;
    %xor;
    %load/vec4 v0x5e0a9fc240c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0a9fc24160_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5e0a9fc24160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e0a9fc24160_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth1/circuit4/iter1/response3/top_module.sv";
