#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_lp_in0_146_merged639_271_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 264
	// # of read delays: 260
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_lp_in0_146_merged639_273_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 264
	// # of read delays: 260
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_lp_in0_146_merged639_275_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 264
	// # of read delays: 260
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_lp_in0_146_merged639_277_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 262
	// # of read delays: 262
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261
	fifo<hw_uint<32> , 262> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(261 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 262
	// # of read delays: 262
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261
	fifo<hw_uint<32> , 262> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(261 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged626_403_merged_banks_3_cache {
	// RAM Box: {[3, 1039], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6_cache {
	// RAM Box: {[2, 1038], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_gp_in0_110_merged626_405_merged_banks_3_cache {
	// RAM Box: {[1, 1037], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6_cache {
	// RAM Box: {[0, 1040], [0, 1026]}
	// Capacity: 526
	// # of read delays: 6
  // 0, 1, 262, 263, 524, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 260> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 260> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_261() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_262() {
		return f4;
	}

	inline hw_uint<32>  peek_263() {
		return f6;
	}

	inline hw_uint<32>  peek_523() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_524() {
		return f8;
	}

	inline hw_uint<32>  peek_525() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 260
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 260 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 260
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 260 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_cache {
  // Reader addrs...
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[3 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[3 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[3 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[1 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[1 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[1 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8[6 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8[5 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8[4 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8[3 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[6 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[6 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[5 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[5 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[4 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[4 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[3 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[3 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // # of banks: 16
  gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_lp_in0_146_merged639_271_cache gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_lp_in0_146_merged639_271;
  gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_lp_in0_146_merged639_273_cache gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_lp_in0_146_merged639_273;
  gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_lp_in0_146_merged639_275_cache gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_lp_in0_146_merged639_275;
  gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_lp_in0_146_merged639_277_cache gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_lp_in0_146_merged639_277;
  gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76_cache gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76;
  gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77_cache gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77;
  gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78_cache gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78;
  gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79_cache gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79;
  gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80_cache gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80;
  gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81_cache gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81;
  gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82_cache gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82;
  gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83_cache gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83;
  gp_in0_1_buf8_gp_in0_110_merged626_403_merged_banks_3_cache gp_in0_1_buf8_gp_in0_110_merged626_403_merged_banks_3;
  gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6_cache gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6;
  gp_in0_1_buf8_gp_in0_110_merged626_405_merged_banks_3_cache gp_in0_1_buf8_gp_in0_110_merged626_405_merged_banks_3;
  gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6_cache gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6;
};



inline void gp_in0_1_buf8_gp_in0_110_merged626_403_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged626_403, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_lp_in0_146_merged639_277.push(gp_in0_1_buf8_gp_in0_110_merged626_403);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82.push(gp_in0_1_buf8_gp_in0_110_merged626_403);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83.push(gp_in0_1_buf8_gp_in0_110_merged626_403);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_merged_banks_3.push(gp_in0_1_buf8_gp_in0_110_merged626_403);
}

inline void gp_in0_1_buf8_gp_in0_110_merged626_404_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged626_404, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_lp_in0_146_merged639_271.push(gp_in0_1_buf8_gp_in0_110_merged626_404);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76.push(gp_in0_1_buf8_gp_in0_110_merged626_404);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77.push(gp_in0_1_buf8_gp_in0_110_merged626_404);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6.push(gp_in0_1_buf8_gp_in0_110_merged626_404);
}

inline void gp_in0_1_buf8_gp_in0_110_merged626_405_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged626_405, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_lp_in0_146_merged639_273.push(gp_in0_1_buf8_gp_in0_110_merged626_405);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78.push(gp_in0_1_buf8_gp_in0_110_merged626_405);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79.push(gp_in0_1_buf8_gp_in0_110_merged626_405);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_merged_banks_3.push(gp_in0_1_buf8_gp_in0_110_merged626_405);
}

inline void gp_in0_1_buf8_gp_in0_110_merged626_406_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged626_406, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_lp_in0_146_merged639_275.push(gp_in0_1_buf8_gp_in0_110_merged626_406);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80.push(gp_in0_1_buf8_gp_in0_110_merged626_406);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81.push(gp_in0_1_buf8_gp_in0_110_merged626_406);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6.push(gp_in0_1_buf8_gp_in0_110_merged626_406);
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_385_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_385 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_404 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_404;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_386_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_386 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[3 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_403 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_merged_banks_3.peek_1();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_403;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_387_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_387 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_406 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6.peek_0();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_406;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_388_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_388 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_404 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6.peek_263();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_404;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_389_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_389 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[3 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_403 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_merged_banks_3.peek_263();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_403;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_390_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_390 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_406 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6.peek_262();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_406;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_391_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_391 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_404 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6.peek_525();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_404;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_392_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_392 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[3 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_403 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_merged_banks_3.peek_525();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_403;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_393_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_393 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_406 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6.peek_524();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_406;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_394_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_394 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_406 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_406;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_395_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_395 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[1 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_405 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_merged_banks_3.peek_1();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_405;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_396_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_396 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_404 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_404;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_397_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_397 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_406 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6.peek_263();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_406;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_398_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_398 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[1 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_405 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_merged_banks_3.peek_263();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_405;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_399_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_399 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_404 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6.peek_263();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_404;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_400_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_400 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_406 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_merged_banks_6.peek_525();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_406;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_401_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_401 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[1 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_405 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_merged_banks_3.peek_525();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_405;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_402_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_218_merged629_402 read pattern: { gp_in0_218_merged629[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8[2 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_404 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_merged_banks_6.peek_525();
  return value_gp_in0_1_buf8_gp_in0_110_merged626_404;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_lp_in0_146_merged639_271_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_lp_in0_146_merged639_271 read pattern: { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8[6 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_404 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_lp_in0_146_merged639_271.peek(/* one reader or all rams */ (1022 - lp_in0_145 >= 0) ? (263) : (-1023 + lp_in0_145 == 0) ? ((260 - lp_in0_146)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_404;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_lp_in0_146_merged639_273_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_lp_in0_146_merged639_273 read pattern: { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8[5 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_405 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_lp_in0_146_merged639_273.peek(/* one reader or all rams */ (1022 - lp_in0_145 >= 0) ? (263) : (-1023 + lp_in0_145 == 0) ? ((260 - lp_in0_146)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_405;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_lp_in0_146_merged639_275_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_lp_in0_146_merged639_275 read pattern: { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8[4 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_406 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_lp_in0_146_merged639_275.peek(/* one reader or all rams */ (1022 - lp_in0_145 >= 0) ? (263) : (-1023 + lp_in0_145 == 0) ? ((260 - lp_in0_146)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_406;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_lp_in0_146_merged639_277_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_lp_in0_146_merged639_277 read pattern: { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8[3 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_403 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_lp_in0_146_merged639_277.peek(/* one reader or all rams */ (1022 - lp_in0_145 >= 0) ? (264) : (-1023 + lp_in0_145 == 0) ? ((261 - lp_in0_146)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_403;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76 read pattern: { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[6 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_404 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0) ? ((260 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_404;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77 read pattern: { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[6 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_404 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_404_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0) ? ((260 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_404;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78 read pattern: { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[5 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_405 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0) ? ((260 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_405;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79 read pattern: { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[5 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_405 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_405_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0) ? ((260 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_405;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80 read pattern: { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[4 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_406 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0) ? ((260 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_406;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81 read pattern: { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[4 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_406 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_406_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0) ? ((260 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_406;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82 read pattern: { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[3 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_403 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82.peek(/* one reader or all rams */ ((-us_gp_in0_1_buf849) % 2 == 0) ? (1) : ((-1 - us_gp_in0_1_buf849) % 2 == 0) ? ((261 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_403;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83 read pattern: { us_gp_in0_1_buf850_merged641[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8[3 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged626_403 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged626_403_to_gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83.peek(/* one reader or all rams */ ((-us_gp_in0_1_buf849) % 2 == 0) ? (1) : ((-1 - us_gp_in0_1_buf849) % 2 == 0) ? ((261 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged626_403;
  return 0;
}

// # of bundles = 4
// gp_in0_110_merged626_write
//	gp_in0_1_buf8_gp_in0_110_merged626_403
//	gp_in0_1_buf8_gp_in0_110_merged626_404
//	gp_in0_1_buf8_gp_in0_110_merged626_405
//	gp_in0_1_buf8_gp_in0_110_merged626_406
inline void gp_in0_1_buf8_gp_in0_110_merged626_write_bundle_write(hw_uint<128>& gp_in0_110_merged626_write, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged626_403_res = gp_in0_110_merged626_write.extract<0, 31>();
	gp_in0_1_buf8_gp_in0_110_merged626_403_write(gp_in0_1_buf8_gp_in0_110_merged626_403_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged626_404_res = gp_in0_110_merged626_write.extract<32, 63>();
	gp_in0_1_buf8_gp_in0_110_merged626_404_write(gp_in0_1_buf8_gp_in0_110_merged626_404_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged626_405_res = gp_in0_110_merged626_write.extract<64, 95>();
	gp_in0_1_buf8_gp_in0_110_merged626_405_write(gp_in0_1_buf8_gp_in0_110_merged626_405_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged626_406_res = gp_in0_110_merged626_write.extract<96, 127>();
	gp_in0_1_buf8_gp_in0_110_merged626_406_write(gp_in0_1_buf8_gp_in0_110_merged626_406_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
}

// gp_in0_218_merged629_read
//	gp_in0_1_buf8_gp_in0_218_merged629_385
//	gp_in0_1_buf8_gp_in0_218_merged629_386
//	gp_in0_1_buf8_gp_in0_218_merged629_387
//	gp_in0_1_buf8_gp_in0_218_merged629_388
//	gp_in0_1_buf8_gp_in0_218_merged629_389
//	gp_in0_1_buf8_gp_in0_218_merged629_390
//	gp_in0_1_buf8_gp_in0_218_merged629_391
//	gp_in0_1_buf8_gp_in0_218_merged629_392
//	gp_in0_1_buf8_gp_in0_218_merged629_393
//	gp_in0_1_buf8_gp_in0_218_merged629_394
//	gp_in0_1_buf8_gp_in0_218_merged629_395
//	gp_in0_1_buf8_gp_in0_218_merged629_396
//	gp_in0_1_buf8_gp_in0_218_merged629_397
//	gp_in0_1_buf8_gp_in0_218_merged629_398
//	gp_in0_1_buf8_gp_in0_218_merged629_399
//	gp_in0_1_buf8_gp_in0_218_merged629_400
//	gp_in0_1_buf8_gp_in0_218_merged629_401
//	gp_in0_1_buf8_gp_in0_218_merged629_402
inline hw_uint<576> gp_in0_1_buf8_gp_in0_218_merged629_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  // # of ports in bundle: 18
    // gp_in0_1_buf8_gp_in0_218_merged629_385
    // gp_in0_1_buf8_gp_in0_218_merged629_386
    // gp_in0_1_buf8_gp_in0_218_merged629_387
    // gp_in0_1_buf8_gp_in0_218_merged629_388
    // gp_in0_1_buf8_gp_in0_218_merged629_389
    // gp_in0_1_buf8_gp_in0_218_merged629_390
    // gp_in0_1_buf8_gp_in0_218_merged629_391
    // gp_in0_1_buf8_gp_in0_218_merged629_392
    // gp_in0_1_buf8_gp_in0_218_merged629_393
    // gp_in0_1_buf8_gp_in0_218_merged629_394
    // gp_in0_1_buf8_gp_in0_218_merged629_395
    // gp_in0_1_buf8_gp_in0_218_merged629_396
    // gp_in0_1_buf8_gp_in0_218_merged629_397
    // gp_in0_1_buf8_gp_in0_218_merged629_398
    // gp_in0_1_buf8_gp_in0_218_merged629_399
    // gp_in0_1_buf8_gp_in0_218_merged629_400
    // gp_in0_1_buf8_gp_in0_218_merged629_401
    // gp_in0_1_buf8_gp_in0_218_merged629_402

	hw_uint<576> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_385_res = gp_in0_1_buf8_gp_in0_218_merged629_385_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<0, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_385_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_386_res = gp_in0_1_buf8_gp_in0_218_merged629_386_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<32, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_386_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_387_res = gp_in0_1_buf8_gp_in0_218_merged629_387_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<64, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_387_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_388_res = gp_in0_1_buf8_gp_in0_218_merged629_388_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<96, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_388_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_389_res = gp_in0_1_buf8_gp_in0_218_merged629_389_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<128, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_389_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_390_res = gp_in0_1_buf8_gp_in0_218_merged629_390_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<160, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_390_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_391_res = gp_in0_1_buf8_gp_in0_218_merged629_391_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<192, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_391_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_392_res = gp_in0_1_buf8_gp_in0_218_merged629_392_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<224, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_392_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_393_res = gp_in0_1_buf8_gp_in0_218_merged629_393_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<256, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_393_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_394_res = gp_in0_1_buf8_gp_in0_218_merged629_394_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<288, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_394_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_395_res = gp_in0_1_buf8_gp_in0_218_merged629_395_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<320, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_395_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_396_res = gp_in0_1_buf8_gp_in0_218_merged629_396_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<352, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_396_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_397_res = gp_in0_1_buf8_gp_in0_218_merged629_397_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<384, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_397_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_398_res = gp_in0_1_buf8_gp_in0_218_merged629_398_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<416, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_398_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_399_res = gp_in0_1_buf8_gp_in0_218_merged629_399_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<448, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_399_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_400_res = gp_in0_1_buf8_gp_in0_218_merged629_400_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<480, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_400_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_401_res = gp_in0_1_buf8_gp_in0_218_merged629_401_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<512, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_401_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_218_merged629_402_res = gp_in0_1_buf8_gp_in0_218_merged629_402_select(gp_in0_1_buf8, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<544, 576>(result, gp_in0_1_buf8_gp_in0_218_merged629_402_res);
	return result;
}

// lp_in0_146_merged639_read
//	gp_in0_1_buf8_lp_in0_146_merged639_271
//	gp_in0_1_buf8_lp_in0_146_merged639_273
//	gp_in0_1_buf8_lp_in0_146_merged639_275
//	gp_in0_1_buf8_lp_in0_146_merged639_277
inline hw_uint<128> gp_in0_1_buf8_lp_in0_146_merged639_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_1_buf8_lp_in0_146_merged639_271
    // gp_in0_1_buf8_lp_in0_146_merged639_273
    // gp_in0_1_buf8_lp_in0_146_merged639_275
    // gp_in0_1_buf8_lp_in0_146_merged639_277

	hw_uint<128> result;
	hw_uint<32>  gp_in0_1_buf8_lp_in0_146_merged639_271_res = gp_in0_1_buf8_lp_in0_146_merged639_271_select(gp_in0_1_buf8, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 128>(result, gp_in0_1_buf8_lp_in0_146_merged639_271_res);
	hw_uint<32>  gp_in0_1_buf8_lp_in0_146_merged639_273_res = gp_in0_1_buf8_lp_in0_146_merged639_273_select(gp_in0_1_buf8, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<32, 128>(result, gp_in0_1_buf8_lp_in0_146_merged639_273_res);
	hw_uint<32>  gp_in0_1_buf8_lp_in0_146_merged639_275_res = gp_in0_1_buf8_lp_in0_146_merged639_275_select(gp_in0_1_buf8, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<64, 128>(result, gp_in0_1_buf8_lp_in0_146_merged639_275_res);
	hw_uint<32>  gp_in0_1_buf8_lp_in0_146_merged639_277_res = gp_in0_1_buf8_lp_in0_146_merged639_277_select(gp_in0_1_buf8, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<96, 128>(result, gp_in0_1_buf8_lp_in0_146_merged639_277_res);
	return result;
}

// us_gp_in0_1_buf850_merged641_read
//	gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76
//	gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77
//	gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78
//	gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79
//	gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80
//	gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81
//	gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82
//	gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83
inline hw_uint<256> gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76
    // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77
    // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78
    // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79
    // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80
    // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81
    // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82
    // gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83

	hw_uint<256> result;
	hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76_res = gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76_select(gp_in0_1_buf8, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<0, 256>(result, gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_76_res);
	hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77_res = gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77_select(gp_in0_1_buf8, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<32, 256>(result, gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_77_res);
	hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78_res = gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78_select(gp_in0_1_buf8, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<64, 256>(result, gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_78_res);
	hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79_res = gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79_select(gp_in0_1_buf8, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<96, 256>(result, gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_79_res);
	hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80_res = gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80_select(gp_in0_1_buf8, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<128, 256>(result, gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_80_res);
	hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81_res = gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81_select(gp_in0_1_buf8, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<160, 256>(result, gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_81_res);
	hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82_res = gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82_select(gp_in0_1_buf8, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<192, 256>(result, gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_82_res);
	hw_uint<32>  gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83_res = gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83_select(gp_in0_1_buf8, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<224, 256>(result, gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_83_res);
	return result;
}

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_287_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_289_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_291_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_293_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_295_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_297_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_299_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_301_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_cache {
  // Reader addrs...
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[7 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[6 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[5 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[4 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[3 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[2 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[1 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // # of banks: 8
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_287_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_287;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_289_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_289;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_291_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_291;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_293_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_293;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_295_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_295;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_297_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_297;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_299_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_299;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_301_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_301;
};



inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_287.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_289.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_291.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_293.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_295.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_297.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_299.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_301.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75);
}

inline hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_287_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_lp_in0_054_merged644_287 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[7 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_287.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_289_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_lp_in0_054_merged644_289 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[6 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_289.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_291_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_lp_in0_054_merged644_291 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[5 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_291.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_293_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_lp_in0_054_merged644_293 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[4 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_293.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_295_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_lp_in0_054_merged644_295 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[3 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_295.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_297_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_lp_in0_054_merged644_297 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[2 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_297.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_299_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_lp_in0_054_merged644_299 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[1 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_299.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_301_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_lp_in0_054_merged644_301 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48[8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75_to_gp_in0_1_buf8_us48_lp_in0_054_merged644_301.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75;
  return 0;
}

// # of bundles = 2
// lp_in0_054_merged644_read
//	gp_in0_1_buf8_us48_lp_in0_054_merged644_287
//	gp_in0_1_buf8_us48_lp_in0_054_merged644_289
//	gp_in0_1_buf8_us48_lp_in0_054_merged644_291
//	gp_in0_1_buf8_us48_lp_in0_054_merged644_293
//	gp_in0_1_buf8_us48_lp_in0_054_merged644_295
//	gp_in0_1_buf8_us48_lp_in0_054_merged644_297
//	gp_in0_1_buf8_us48_lp_in0_054_merged644_299
//	gp_in0_1_buf8_us48_lp_in0_054_merged644_301
inline hw_uint<256> gp_in0_1_buf8_us48_lp_in0_054_merged644_read_bundle_read(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_1_buf8_us48_lp_in0_054_merged644_287
    // gp_in0_1_buf8_us48_lp_in0_054_merged644_289
    // gp_in0_1_buf8_us48_lp_in0_054_merged644_291
    // gp_in0_1_buf8_us48_lp_in0_054_merged644_293
    // gp_in0_1_buf8_us48_lp_in0_054_merged644_295
    // gp_in0_1_buf8_us48_lp_in0_054_merged644_297
    // gp_in0_1_buf8_us48_lp_in0_054_merged644_299
    // gp_in0_1_buf8_us48_lp_in0_054_merged644_301

	hw_uint<256> result;
	hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_287_res = gp_in0_1_buf8_us48_lp_in0_054_merged644_287_select(gp_in0_1_buf8_us48, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 256>(result, gp_in0_1_buf8_us48_lp_in0_054_merged644_287_res);
	hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_289_res = gp_in0_1_buf8_us48_lp_in0_054_merged644_289_select(gp_in0_1_buf8_us48, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 256>(result, gp_in0_1_buf8_us48_lp_in0_054_merged644_289_res);
	hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_291_res = gp_in0_1_buf8_us48_lp_in0_054_merged644_291_select(gp_in0_1_buf8_us48, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<64, 256>(result, gp_in0_1_buf8_us48_lp_in0_054_merged644_291_res);
	hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_293_res = gp_in0_1_buf8_us48_lp_in0_054_merged644_293_select(gp_in0_1_buf8_us48, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<96, 256>(result, gp_in0_1_buf8_us48_lp_in0_054_merged644_293_res);
	hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_295_res = gp_in0_1_buf8_us48_lp_in0_054_merged644_295_select(gp_in0_1_buf8_us48, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<128, 256>(result, gp_in0_1_buf8_us48_lp_in0_054_merged644_295_res);
	hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_297_res = gp_in0_1_buf8_us48_lp_in0_054_merged644_297_select(gp_in0_1_buf8_us48, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<160, 256>(result, gp_in0_1_buf8_us48_lp_in0_054_merged644_297_res);
	hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_299_res = gp_in0_1_buf8_us48_lp_in0_054_merged644_299_select(gp_in0_1_buf8_us48, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<192, 256>(result, gp_in0_1_buf8_us48_lp_in0_054_merged644_299_res);
	hw_uint<32>  gp_in0_1_buf8_us48_lp_in0_054_merged644_301_res = gp_in0_1_buf8_us48_lp_in0_054_merged644_301_select(gp_in0_1_buf8_us48, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<224, 256>(result, gp_in0_1_buf8_us48_lp_in0_054_merged644_301_res);
	return result;
}

// us_gp_in0_1_buf850_merged641_write
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75
inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_write_bundle_write(hw_uint<256>& us_gp_in0_1_buf850_merged641_write, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68_res = us_gp_in0_1_buf850_merged641_write.extract<0, 31>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_68_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69_res = us_gp_in0_1_buf850_merged641_write.extract<32, 63>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_69_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70_res = us_gp_in0_1_buf850_merged641_write.extract<64, 95>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_70_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71_res = us_gp_in0_1_buf850_merged641_write.extract<96, 127>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_71_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72_res = us_gp_in0_1_buf850_merged641_write.extract<128, 159>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_72_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73_res = us_gp_in0_1_buf850_merged641_write.extract<160, 191>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_73_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74_res = us_gp_in0_1_buf850_merged641_write.extract<192, 223>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_74_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75_res = us_gp_in0_1_buf850_merged641_write.extract<224, 255>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_75_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
}

struct gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_lp_in0_238_merged634_263_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 261
	// # of read delays: 259
  // 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_lp_in0_238_merged634_265_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 262
	// # of read delays: 259
  // 0, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261
	fifo<hw_uint<32> , 262> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(261 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 259
	// # of read delays: 257
  // 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
	fifo<hw_uint<32> , 259> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(258 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 259
	// # of read delays: 257
  // 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
	fifo<hw_uint<32> , 259> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(258 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 260
	// # of read delays: 260
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259
	fifo<hw_uint<32> , 260> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(259 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 260
	// # of read delays: 260
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259
	fifo<hw_uint<32> , 260> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(259 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged629_383_merged_banks_3_cache {
	// RAM Box: {[1, 511], [0, 512]}
	// Capacity: 522
	// # of read delays: 4
  // 0, 1, 261, 521
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 259> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 259> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_261() {
		return f4;
	}

	inline hw_uint<32>  peek_520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_521() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 259
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 259 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 259
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 259 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 522
	// # of read delays: 6
  // 0, 1, 260, 261, 520, 521
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 258> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 258> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_259() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_260() {
		return f4;
	}

	inline hw_uint<32>  peek_261() {
		return f6;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_520() {
		return f8;
	}

	inline hw_uint<32>  peek_521() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 258
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 258 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 258
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 258 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_cache {
  // Reader addrs...
    // { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[1 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[1 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[1 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { lp_in0_238_merged634[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16[2 + 2lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
    // { lp_in0_238_merged634[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16[1 + 2lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
    // { us_gp_in0_2_buf1642_merged636[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16[2 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged636[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16[2 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged636[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16[1 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged636[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16[1 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // # of banks: 8
  gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_lp_in0_238_merged634_263_cache gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_lp_in0_238_merged634_263;
  gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_lp_in0_238_merged634_265_cache gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_lp_in0_238_merged634_265;
  gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64_cache gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64;
  gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65_cache gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65;
  gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66_cache gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66;
  gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67_cache gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67;
  gp_in0_2_buf16_gp_in0_218_merged629_383_merged_banks_3_cache gp_in0_2_buf16_gp_in0_218_merged629_383_merged_banks_3;
  gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6_cache gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6;
};



inline void gp_in0_2_buf16_gp_in0_218_merged629_383_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged629_383, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_lp_in0_238_merged634_265.push(gp_in0_2_buf16_gp_in0_218_merged629_383);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66.push(gp_in0_2_buf16_gp_in0_218_merged629_383);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67.push(gp_in0_2_buf16_gp_in0_218_merged629_383);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_merged_banks_3.push(gp_in0_2_buf16_gp_in0_218_merged629_383);
}

inline void gp_in0_2_buf16_gp_in0_218_merged629_384_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged629_384, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_lp_in0_238_merged634_263.push(gp_in0_2_buf16_gp_in0_218_merged629_384);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64.push(gp_in0_2_buf16_gp_in0_218_merged629_384);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65.push(gp_in0_2_buf16_gp_in0_218_merged629_384);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6.push(gp_in0_2_buf16_gp_in0_218_merged629_384);
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_374_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_374 read pattern: { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_384 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6.peek_1();
  return value_gp_in0_2_buf16_gp_in0_218_merged629_384;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_375_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_375 read pattern: { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[1 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_383 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_merged_banks_3.peek_1();
  return value_gp_in0_2_buf16_gp_in0_218_merged629_383;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_376_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_376 read pattern: { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_384 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6.peek_0();
  return value_gp_in0_2_buf16_gp_in0_218_merged629_384;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_377_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_377 read pattern: { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_384 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6.peek_261();
  return value_gp_in0_2_buf16_gp_in0_218_merged629_384;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_378_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_378 read pattern: { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[1 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_383 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_merged_banks_3.peek_261();
  return value_gp_in0_2_buf16_gp_in0_218_merged629_383;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_379_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_379 read pattern: { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_384 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6.peek_260();
  return value_gp_in0_2_buf16_gp_in0_218_merged629_384;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_380_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_380 read pattern: { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_384 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6.peek_521();
  return value_gp_in0_2_buf16_gp_in0_218_merged629_384;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_381_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_381 read pattern: { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[1 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_383 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_merged_banks_3.peek_521();
  return value_gp_in0_2_buf16_gp_in0_218_merged629_383;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_382_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_382 read pattern: { gp_in0_326_merged303_sm317_0368[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16[2 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_384 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_merged_banks_6.peek_520();
  return value_gp_in0_2_buf16_gp_in0_218_merged629_384;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_lp_in0_238_merged634_263_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_lp_in0_238_merged634_263 read pattern: { lp_in0_238_merged634[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16[2 + 2lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // Read schedule : { lp_in0_238_merged634[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 13] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_384 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_lp_in0_238_merged634_263.peek(/* one reader or all rams */ (510 - lp_in0_237 >= 0) ? (260) : (-511 + lp_in0_237 == 0) ? ((258 - lp_in0_238)) : 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged629_384;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_lp_in0_238_merged634_265_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_lp_in0_238_merged634_265 read pattern: { lp_in0_238_merged634[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16[1 + 2lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // Read schedule : { lp_in0_238_merged634[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 13] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_383 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_lp_in0_238_merged634_265.peek(/* one reader or all rams */ (510 - lp_in0_237 >= 0) ? (261) : (-511 + lp_in0_237 == 0) ? ((259 - lp_in0_238)) : 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged629_383;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64 read pattern: { us_gp_in0_2_buf1642_merged636[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16[2 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_384 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0) ? ((258 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged629_384;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65 read pattern: { us_gp_in0_2_buf1642_merged636[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16[2 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_384 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_384_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0) ? ((258 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged629_384;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66 read pattern: { us_gp_in0_2_buf1642_merged636[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16[1 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_383 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66.peek(/* one reader or all rams */ ((-us_gp_in0_2_buf1641) % 2 == 0) ? (1) : ((-1 - us_gp_in0_2_buf1641) % 2 == 0) ? ((259 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged629_383;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67 read pattern: { us_gp_in0_2_buf1642_merged636[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16[1 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged629_383 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged629_383_to_gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67.peek(/* one reader or all rams */ ((-us_gp_in0_2_buf1641) % 2 == 0) ? (1) : ((-1 - us_gp_in0_2_buf1641) % 2 == 0) ? ((259 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged629_383;
  return 0;
}

// # of bundles = 4
// gp_in0_218_merged629_write
//	gp_in0_2_buf16_gp_in0_218_merged629_383
//	gp_in0_2_buf16_gp_in0_218_merged629_384
inline void gp_in0_2_buf16_gp_in0_218_merged629_write_bundle_write(hw_uint<64>& gp_in0_218_merged629_write, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged629_383_res = gp_in0_218_merged629_write.extract<0, 31>();
	gp_in0_2_buf16_gp_in0_218_merged629_383_write(gp_in0_2_buf16_gp_in0_218_merged629_383_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged629_384_res = gp_in0_218_merged629_write.extract<32, 63>();
	gp_in0_2_buf16_gp_in0_218_merged629_384_write(gp_in0_2_buf16_gp_in0_218_merged629_384_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
}

// gp_in0_326_merged303_sm317_0368_read
//	gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_374
//	gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_375
//	gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_376
//	gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_377
//	gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_378
//	gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_379
//	gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_380
//	gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_381
//	gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_382
inline hw_uint<288> gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_374
    // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_375
    // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_376
    // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_377
    // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_378
    // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_379
    // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_380
    // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_381
    // gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_382

	hw_uint<288> result;
	hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_374_res = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_374_select(gp_in0_2_buf16, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<0, 288>(result, gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_374_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_375_res = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_375_select(gp_in0_2_buf16, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<32, 288>(result, gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_375_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_376_res = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_376_select(gp_in0_2_buf16, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<64, 288>(result, gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_376_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_377_res = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_377_select(gp_in0_2_buf16, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<96, 288>(result, gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_377_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_378_res = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_378_select(gp_in0_2_buf16, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<128, 288>(result, gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_378_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_379_res = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_379_select(gp_in0_2_buf16, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<160, 288>(result, gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_379_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_380_res = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_380_select(gp_in0_2_buf16, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<192, 288>(result, gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_380_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_381_res = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_381_select(gp_in0_2_buf16, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<224, 288>(result, gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_381_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_382_res = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_382_select(gp_in0_2_buf16, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<256, 288>(result, gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_382_res);
	return result;
}

// lp_in0_238_merged634_read
//	gp_in0_2_buf16_lp_in0_238_merged634_263
//	gp_in0_2_buf16_lp_in0_238_merged634_265
inline hw_uint<64> gp_in0_2_buf16_lp_in0_238_merged634_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_2_buf16_lp_in0_238_merged634_263
    // gp_in0_2_buf16_lp_in0_238_merged634_265

	hw_uint<64> result;
	hw_uint<32>  gp_in0_2_buf16_lp_in0_238_merged634_263_res = gp_in0_2_buf16_lp_in0_238_merged634_263_select(gp_in0_2_buf16, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 64>(result, gp_in0_2_buf16_lp_in0_238_merged634_263_res);
	hw_uint<32>  gp_in0_2_buf16_lp_in0_238_merged634_265_res = gp_in0_2_buf16_lp_in0_238_merged634_265_select(gp_in0_2_buf16, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<32, 64>(result, gp_in0_2_buf16_lp_in0_238_merged634_265_res);
	return result;
}

// us_gp_in0_2_buf1642_merged636_read
//	gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64
//	gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65
//	gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66
//	gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67
inline hw_uint<128> gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64
    // gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65
    // gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66
    // gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67

	hw_uint<128> result;
	hw_uint<32>  gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64_res = gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64_select(gp_in0_2_buf16, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<0, 128>(result, gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_64_res);
	hw_uint<32>  gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65_res = gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65_select(gp_in0_2_buf16, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<32, 128>(result, gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_65_res);
	hw_uint<32>  gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66_res = gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66_select(gp_in0_2_buf16, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<64, 128>(result, gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_66_res);
	hw_uint<32>  gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67_res = gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67_select(gp_in0_2_buf16, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<96, 128>(result, gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_67_res);
	return result;
}

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_272_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_274_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_276_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_278_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_cache {
  // Reader addrs...
    // { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40[3 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40[2 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40[1 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40[4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // # of banks: 4
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_272_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_272;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_274_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_274;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_276_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_276;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_278_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_278;
};



inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_272.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_274.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_276.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_278.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63);
}

inline hw_uint<32>  gp_in0_2_buf16_us40_lp_in0_146_merged639_272_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_lp_in0_146_merged639_272 read pattern: { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40[3 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_272.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_lp_in0_146_merged639_274_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_lp_in0_146_merged639_274 read pattern: { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40[2 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_274.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_lp_in0_146_merged639_276_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_lp_in0_146_merged639_276 read pattern: { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40[1 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_276.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_lp_in0_146_merged639_278_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_lp_in0_146_merged639_278 read pattern: { lp_in0_146_merged639[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40[4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63_to_gp_in0_2_buf16_us40_lp_in0_146_merged639_278.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63;
  return 0;
}

// # of bundles = 2
// lp_in0_146_merged639_read
//	gp_in0_2_buf16_us40_lp_in0_146_merged639_272
//	gp_in0_2_buf16_us40_lp_in0_146_merged639_274
//	gp_in0_2_buf16_us40_lp_in0_146_merged639_276
//	gp_in0_2_buf16_us40_lp_in0_146_merged639_278
inline hw_uint<128> gp_in0_2_buf16_us40_lp_in0_146_merged639_read_bundle_read(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_2_buf16_us40_lp_in0_146_merged639_272
    // gp_in0_2_buf16_us40_lp_in0_146_merged639_274
    // gp_in0_2_buf16_us40_lp_in0_146_merged639_276
    // gp_in0_2_buf16_us40_lp_in0_146_merged639_278

	hw_uint<128> result;
	hw_uint<32>  gp_in0_2_buf16_us40_lp_in0_146_merged639_272_res = gp_in0_2_buf16_us40_lp_in0_146_merged639_272_select(gp_in0_2_buf16_us40, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 128>(result, gp_in0_2_buf16_us40_lp_in0_146_merged639_272_res);
	hw_uint<32>  gp_in0_2_buf16_us40_lp_in0_146_merged639_274_res = gp_in0_2_buf16_us40_lp_in0_146_merged639_274_select(gp_in0_2_buf16_us40, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<32, 128>(result, gp_in0_2_buf16_us40_lp_in0_146_merged639_274_res);
	hw_uint<32>  gp_in0_2_buf16_us40_lp_in0_146_merged639_276_res = gp_in0_2_buf16_us40_lp_in0_146_merged639_276_select(gp_in0_2_buf16_us40, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<64, 128>(result, gp_in0_2_buf16_us40_lp_in0_146_merged639_276_res);
	hw_uint<32>  gp_in0_2_buf16_us40_lp_in0_146_merged639_278_res = gp_in0_2_buf16_us40_lp_in0_146_merged639_278_select(gp_in0_2_buf16_us40, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<96, 128>(result, gp_in0_2_buf16_us40_lp_in0_146_merged639_278_res);
	return result;
}

// us_gp_in0_2_buf1642_merged636_write
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63
inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_write_bundle_write(hw_uint<128>& us_gp_in0_2_buf1642_merged636_write, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60_res = us_gp_in0_2_buf1642_merged636_write.extract<0, 31>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_60_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61_res = us_gp_in0_2_buf1642_merged636_write.extract<32, 63>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_61_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62_res = us_gp_in0_2_buf1642_merged636_write.extract<64, 95>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_62_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63_res = us_gp_in0_2_buf1642_merged636_write.extract<96, 127>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_63_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
}

struct gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
    // { us_gp_in0_3_buf2434_merged631[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24[us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 255 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
    // { us_gp_in0_3_buf2434_merged631[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24[us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 255 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // # of banks: 3
  gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175_cache gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175;
  gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58_cache gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58;
  gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59_cache gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59;
};



inline void gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_write(hw_uint<32> & gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175.push(gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373);
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58.push(gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373);
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59.push(gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373);
}

inline hw_uint<32>  gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 17] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58 read pattern: { us_gp_in0_3_buf2434_merged631[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24[us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 255 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us_gp_in0_3_buf2434_merged631[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 12] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 254 - us_gp_in0_3_buf2434 >= 0) ? ((255 - us_gp_in0_3_buf2434)) : 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59 read pattern: { us_gp_in0_3_buf2434_merged631[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24[us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 255 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us_gp_in0_3_buf2434_merged631[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 12] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_to_gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 254 - us_gp_in0_3_buf2434 >= 0) ? ((255 - us_gp_in0_3_buf2434)) : 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373;
  return 0;
}

// # of bundles = 3
// gp_in0_326_merged303_sm317_0368_write
//	gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373
inline void gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_write_bundle_write(hw_uint<32>& gp_in0_326_merged303_sm317_0368_write, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_res = gp_in0_326_merged303_sm317_0368_write.extract<0, 31>();
	gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_write(gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_373_res, gp_in0_3_buf24, root, gp_in0_325, gp_in0_326, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_read
//	gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175
inline hw_uint<32> gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175_res = gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175_select(gp_in0_3_buf24, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_175_res);
	return result;
}

// us_gp_in0_3_buf2434_merged631_read
//	gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58
//	gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59
inline hw_uint<64> gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58
    // gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59

	hw_uint<64> result;
	hw_uint<32>  gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58_res = gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58_select(gp_in0_3_buf24, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<0, 64>(result, gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_58_res);
	hw_uint<32>  gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59_res = gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59_select(gp_in0_3_buf24, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<32, 64>(result, gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_59_res);
	return result;
}

struct gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_264_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_266_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_cache {
  // Reader addrs...
    // { lp_in0_238_merged634[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32[1 + 2lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
    // { lp_in0_238_merged634[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32[2lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // # of banks: 2
  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_264_cache gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_264;
  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_266_cache gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_266;
};



inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56_write(hw_uint<32> & gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_264.push(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56);
}

inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57_write(hw_uint<32> & gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_266.push(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57);
}

inline hw_uint<32>  gp_in0_3_buf24_us32_lp_in0_238_merged634_264_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_lp_in0_238_merged634_264 read pattern: { lp_in0_238_merged634[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32[1 + 2lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // Read schedule : { lp_in0_238_merged634[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 13] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_3_buf2434_merged631[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 12] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_264.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us32_lp_in0_238_merged634_266_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_lp_in0_238_merged634_266 read pattern: { lp_in0_238_merged634[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32[2lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // Read schedule : { lp_in0_238_merged634[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 13] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_3_buf2434_merged631[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 12] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57_to_gp_in0_3_buf24_us32_lp_in0_238_merged634_266.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57;
  return 0;
}

// # of bundles = 2
// lp_in0_238_merged634_read
//	gp_in0_3_buf24_us32_lp_in0_238_merged634_264
//	gp_in0_3_buf24_us32_lp_in0_238_merged634_266
inline hw_uint<64> gp_in0_3_buf24_us32_lp_in0_238_merged634_read_bundle_read(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_3_buf24_us32_lp_in0_238_merged634_264
    // gp_in0_3_buf24_us32_lp_in0_238_merged634_266

	hw_uint<64> result;
	hw_uint<32>  gp_in0_3_buf24_us32_lp_in0_238_merged634_264_res = gp_in0_3_buf24_us32_lp_in0_238_merged634_264_select(gp_in0_3_buf24_us32, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 64>(result, gp_in0_3_buf24_us32_lp_in0_238_merged634_264_res);
	hw_uint<32>  gp_in0_3_buf24_us32_lp_in0_238_merged634_266_res = gp_in0_3_buf24_us32_lp_in0_238_merged634_266_select(gp_in0_3_buf24_us32, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<32, 64>(result, gp_in0_3_buf24_us32_lp_in0_238_merged634_266_res);
	return result;
}

// us_gp_in0_3_buf2434_merged631_write
//	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56
//	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57
inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_write_bundle_write(hw_uint<64>& us_gp_in0_3_buf2434_merged631_write, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56_res = us_gp_in0_3_buf2434_merged631_write.extract<0, 31>();
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56_write(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_56_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57_res = us_gp_in0_3_buf2434_merged631_write.extract<32, 63>();
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57_write(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_57_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
}

struct gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_lp_in1_194_merged660_229_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 264
	// # of read delays: 260
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_lp_in1_194_merged660_231_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 264
	// # of read delays: 260
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_lp_in1_194_merged660_233_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 264
	// # of read delays: 260
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_lp_in1_194_merged660_235_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 261
	// # of read delays: 257
  // 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 262
	// # of read delays: 262
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261
	fifo<hw_uint<32> , 262> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(261 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 262
	// # of read delays: 262
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261
	fifo<hw_uint<32> , 262> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(261 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged647_333_merged_banks_3_cache {
	// RAM Box: {[3, 1039], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6_cache {
	// RAM Box: {[2, 1038], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_gp_in1_158_merged647_335_merged_banks_3_cache {
	// RAM Box: {[1, 1037], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6_cache {
	// RAM Box: {[0, 1040], [0, 1026]}
	// Capacity: 526
	// # of read delays: 6
  // 0, 1, 262, 263, 524, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 260> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 260> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_261() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_262() {
		return f4;
	}

	inline hw_uint<32>  peek_263() {
		return f6;
	}

	inline hw_uint<32>  peek_523() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_524() {
		return f8;
	}

	inline hw_uint<32>  peek_525() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 260
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 260 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 260
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 260 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_cache {
  // Reader addrs...
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[3 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[3 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[3 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[1 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[1 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[1 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56[6 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56[5 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56[4 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56[3 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[6 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[6 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[5 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[5 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[4 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[4 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[3 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[3 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // # of banks: 16
  gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_lp_in1_194_merged660_229_cache gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_lp_in1_194_merged660_229;
  gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_lp_in1_194_merged660_231_cache gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_lp_in1_194_merged660_231;
  gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_lp_in1_194_merged660_233_cache gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_lp_in1_194_merged660_233;
  gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_lp_in1_194_merged660_235_cache gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_lp_in1_194_merged660_235;
  gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48_cache gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48;
  gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49_cache gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49;
  gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50_cache gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50;
  gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51_cache gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51;
  gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52_cache gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52;
  gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53_cache gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53;
  gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54_cache gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54;
  gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55_cache gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55;
  gp_in1_1_buf56_gp_in1_158_merged647_333_merged_banks_3_cache gp_in1_1_buf56_gp_in1_158_merged647_333_merged_banks_3;
  gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6_cache gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6;
  gp_in1_1_buf56_gp_in1_158_merged647_335_merged_banks_3_cache gp_in1_1_buf56_gp_in1_158_merged647_335_merged_banks_3;
  gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6_cache gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6;
};



inline void gp_in1_1_buf56_gp_in1_158_merged647_333_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged647_333, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_lp_in1_194_merged660_235.push(gp_in1_1_buf56_gp_in1_158_merged647_333);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54.push(gp_in1_1_buf56_gp_in1_158_merged647_333);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55.push(gp_in1_1_buf56_gp_in1_158_merged647_333);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_merged_banks_3.push(gp_in1_1_buf56_gp_in1_158_merged647_333);
}

inline void gp_in1_1_buf56_gp_in1_158_merged647_334_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged647_334, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_lp_in1_194_merged660_229.push(gp_in1_1_buf56_gp_in1_158_merged647_334);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48.push(gp_in1_1_buf56_gp_in1_158_merged647_334);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49.push(gp_in1_1_buf56_gp_in1_158_merged647_334);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6.push(gp_in1_1_buf56_gp_in1_158_merged647_334);
}

inline void gp_in1_1_buf56_gp_in1_158_merged647_335_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged647_335, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_lp_in1_194_merged660_231.push(gp_in1_1_buf56_gp_in1_158_merged647_335);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50.push(gp_in1_1_buf56_gp_in1_158_merged647_335);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51.push(gp_in1_1_buf56_gp_in1_158_merged647_335);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_merged_banks_3.push(gp_in1_1_buf56_gp_in1_158_merged647_335);
}

inline void gp_in1_1_buf56_gp_in1_158_merged647_336_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged647_336, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_lp_in1_194_merged660_233.push(gp_in1_1_buf56_gp_in1_158_merged647_336);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52.push(gp_in1_1_buf56_gp_in1_158_merged647_336);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53.push(gp_in1_1_buf56_gp_in1_158_merged647_336);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6.push(gp_in1_1_buf56_gp_in1_158_merged647_336);
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_315_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_315 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_334 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_334;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_316_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_316 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[3 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_333 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_merged_banks_3.peek_1();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_333;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_317_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_317 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_336 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6.peek_0();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_336;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_318_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_318 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_334 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6.peek_263();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_334;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_319_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_319 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[3 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_333 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_merged_banks_3.peek_263();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_333;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_320_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_320 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_336 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6.peek_262();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_336;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_321_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_321 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_334 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6.peek_525();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_334;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_322_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_322 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[3 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_333 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_merged_banks_3.peek_525();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_333;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_323_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_323 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_336 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6.peek_524();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_336;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_324_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_324 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_336 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_336;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_325_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_325 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[1 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_335 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_merged_banks_3.peek_1();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_335;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_326_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_326 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_334 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_334;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_327_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_327 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_336 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6.peek_263();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_336;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_328_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_328 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[1 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_335 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_merged_banks_3.peek_263();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_335;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_329_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_329 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_334 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6.peek_263();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_334;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_330_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_330 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_336 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_merged_banks_6.peek_525();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_336;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_331_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_331 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[1 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_335 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_merged_banks_3.peek_525();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_335;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_332_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_266_merged650_332 read pattern: { gp_in1_266_merged650[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56[2 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_334 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_merged_banks_6.peek_525();
  return value_gp_in1_1_buf56_gp_in1_158_merged647_334;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_lp_in1_194_merged660_229_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_lp_in1_194_merged660_229 read pattern: { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56[6 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_334 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_lp_in1_194_merged660_229.peek(/* one reader or all rams */ (1022 - lp_in1_193 >= 0) ? (263) : (-1023 + lp_in1_193 == 0) ? ((260 - lp_in1_194)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_334;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_lp_in1_194_merged660_231_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_lp_in1_194_merged660_231 read pattern: { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56[5 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_335 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_lp_in1_194_merged660_231.peek(/* one reader or all rams */ (1022 - lp_in1_193 >= 0) ? (263) : (-1023 + lp_in1_193 == 0) ? ((260 - lp_in1_194)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_335;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_lp_in1_194_merged660_233_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_lp_in1_194_merged660_233 read pattern: { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56[4 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_336 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_lp_in1_194_merged660_233.peek(/* one reader or all rams */ (1022 - lp_in1_193 >= 0) ? (263) : (-1023 + lp_in1_193 == 0) ? ((260 - lp_in1_194)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_336;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_lp_in1_194_merged660_235_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_lp_in1_194_merged660_235 read pattern: { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56[3 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_333 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_lp_in1_194_merged660_235.peek(/* one reader or all rams */ (1022 - lp_in1_193 >= 0) ? (264) : (-1023 + lp_in1_193 == 0) ? ((261 - lp_in1_194)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_333;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48 read pattern: { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[6 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_334 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0) ? ((260 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_334;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49 read pattern: { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[6 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_334 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_334_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0) ? ((260 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_334;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50 read pattern: { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[5 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_335 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0) ? ((260 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_335;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51 read pattern: { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[5 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_335 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_335_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0) ? ((260 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_335;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52 read pattern: { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[4 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_336 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0) ? ((260 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_336;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53 read pattern: { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[4 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_336 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_336_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0) ? ((260 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_336;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54 read pattern: { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[3 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_333 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54.peek(/* one reader or all rams */ ((-us_gp_in1_1_buf5697) % 2 == 0) ? (1) : ((-1 - us_gp_in1_1_buf5697) % 2 == 0) ? ((261 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_333;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55 read pattern: { us_gp_in1_1_buf5698_merged662[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56[3 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged647_333 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged647_333_to_gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55.peek(/* one reader or all rams */ ((-us_gp_in1_1_buf5697) % 2 == 0) ? (1) : ((-1 - us_gp_in1_1_buf5697) % 2 == 0) ? ((261 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged647_333;
  return 0;
}

// # of bundles = 4
// gp_in1_158_merged647_write
//	gp_in1_1_buf56_gp_in1_158_merged647_333
//	gp_in1_1_buf56_gp_in1_158_merged647_334
//	gp_in1_1_buf56_gp_in1_158_merged647_335
//	gp_in1_1_buf56_gp_in1_158_merged647_336
inline void gp_in1_1_buf56_gp_in1_158_merged647_write_bundle_write(hw_uint<128>& gp_in1_158_merged647_write, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged647_333_res = gp_in1_158_merged647_write.extract<0, 31>();
	gp_in1_1_buf56_gp_in1_158_merged647_333_write(gp_in1_1_buf56_gp_in1_158_merged647_333_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged647_334_res = gp_in1_158_merged647_write.extract<32, 63>();
	gp_in1_1_buf56_gp_in1_158_merged647_334_write(gp_in1_1_buf56_gp_in1_158_merged647_334_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged647_335_res = gp_in1_158_merged647_write.extract<64, 95>();
	gp_in1_1_buf56_gp_in1_158_merged647_335_write(gp_in1_1_buf56_gp_in1_158_merged647_335_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged647_336_res = gp_in1_158_merged647_write.extract<96, 127>();
	gp_in1_1_buf56_gp_in1_158_merged647_336_write(gp_in1_1_buf56_gp_in1_158_merged647_336_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
}

// gp_in1_266_merged650_read
//	gp_in1_1_buf56_gp_in1_266_merged650_315
//	gp_in1_1_buf56_gp_in1_266_merged650_316
//	gp_in1_1_buf56_gp_in1_266_merged650_317
//	gp_in1_1_buf56_gp_in1_266_merged650_318
//	gp_in1_1_buf56_gp_in1_266_merged650_319
//	gp_in1_1_buf56_gp_in1_266_merged650_320
//	gp_in1_1_buf56_gp_in1_266_merged650_321
//	gp_in1_1_buf56_gp_in1_266_merged650_322
//	gp_in1_1_buf56_gp_in1_266_merged650_323
//	gp_in1_1_buf56_gp_in1_266_merged650_324
//	gp_in1_1_buf56_gp_in1_266_merged650_325
//	gp_in1_1_buf56_gp_in1_266_merged650_326
//	gp_in1_1_buf56_gp_in1_266_merged650_327
//	gp_in1_1_buf56_gp_in1_266_merged650_328
//	gp_in1_1_buf56_gp_in1_266_merged650_329
//	gp_in1_1_buf56_gp_in1_266_merged650_330
//	gp_in1_1_buf56_gp_in1_266_merged650_331
//	gp_in1_1_buf56_gp_in1_266_merged650_332
inline hw_uint<576> gp_in1_1_buf56_gp_in1_266_merged650_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  // # of ports in bundle: 18
    // gp_in1_1_buf56_gp_in1_266_merged650_315
    // gp_in1_1_buf56_gp_in1_266_merged650_316
    // gp_in1_1_buf56_gp_in1_266_merged650_317
    // gp_in1_1_buf56_gp_in1_266_merged650_318
    // gp_in1_1_buf56_gp_in1_266_merged650_319
    // gp_in1_1_buf56_gp_in1_266_merged650_320
    // gp_in1_1_buf56_gp_in1_266_merged650_321
    // gp_in1_1_buf56_gp_in1_266_merged650_322
    // gp_in1_1_buf56_gp_in1_266_merged650_323
    // gp_in1_1_buf56_gp_in1_266_merged650_324
    // gp_in1_1_buf56_gp_in1_266_merged650_325
    // gp_in1_1_buf56_gp_in1_266_merged650_326
    // gp_in1_1_buf56_gp_in1_266_merged650_327
    // gp_in1_1_buf56_gp_in1_266_merged650_328
    // gp_in1_1_buf56_gp_in1_266_merged650_329
    // gp_in1_1_buf56_gp_in1_266_merged650_330
    // gp_in1_1_buf56_gp_in1_266_merged650_331
    // gp_in1_1_buf56_gp_in1_266_merged650_332

	hw_uint<576> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_315_res = gp_in1_1_buf56_gp_in1_266_merged650_315_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<0, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_315_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_316_res = gp_in1_1_buf56_gp_in1_266_merged650_316_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<32, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_316_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_317_res = gp_in1_1_buf56_gp_in1_266_merged650_317_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<64, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_317_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_318_res = gp_in1_1_buf56_gp_in1_266_merged650_318_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<96, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_318_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_319_res = gp_in1_1_buf56_gp_in1_266_merged650_319_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<128, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_319_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_320_res = gp_in1_1_buf56_gp_in1_266_merged650_320_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<160, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_320_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_321_res = gp_in1_1_buf56_gp_in1_266_merged650_321_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<192, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_321_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_322_res = gp_in1_1_buf56_gp_in1_266_merged650_322_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<224, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_322_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_323_res = gp_in1_1_buf56_gp_in1_266_merged650_323_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<256, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_323_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_324_res = gp_in1_1_buf56_gp_in1_266_merged650_324_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<288, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_324_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_325_res = gp_in1_1_buf56_gp_in1_266_merged650_325_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<320, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_325_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_326_res = gp_in1_1_buf56_gp_in1_266_merged650_326_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<352, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_326_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_327_res = gp_in1_1_buf56_gp_in1_266_merged650_327_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<384, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_327_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_328_res = gp_in1_1_buf56_gp_in1_266_merged650_328_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<416, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_328_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_329_res = gp_in1_1_buf56_gp_in1_266_merged650_329_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<448, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_329_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_330_res = gp_in1_1_buf56_gp_in1_266_merged650_330_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<480, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_330_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_331_res = gp_in1_1_buf56_gp_in1_266_merged650_331_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<512, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_331_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_266_merged650_332_res = gp_in1_1_buf56_gp_in1_266_merged650_332_select(gp_in1_1_buf56, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<544, 576>(result, gp_in1_1_buf56_gp_in1_266_merged650_332_res);
	return result;
}

// lp_in1_194_merged660_read
//	gp_in1_1_buf56_lp_in1_194_merged660_229
//	gp_in1_1_buf56_lp_in1_194_merged660_231
//	gp_in1_1_buf56_lp_in1_194_merged660_233
//	gp_in1_1_buf56_lp_in1_194_merged660_235
inline hw_uint<128> gp_in1_1_buf56_lp_in1_194_merged660_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_1_buf56_lp_in1_194_merged660_229
    // gp_in1_1_buf56_lp_in1_194_merged660_231
    // gp_in1_1_buf56_lp_in1_194_merged660_233
    // gp_in1_1_buf56_lp_in1_194_merged660_235

	hw_uint<128> result;
	hw_uint<32>  gp_in1_1_buf56_lp_in1_194_merged660_229_res = gp_in1_1_buf56_lp_in1_194_merged660_229_select(gp_in1_1_buf56, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 128>(result, gp_in1_1_buf56_lp_in1_194_merged660_229_res);
	hw_uint<32>  gp_in1_1_buf56_lp_in1_194_merged660_231_res = gp_in1_1_buf56_lp_in1_194_merged660_231_select(gp_in1_1_buf56, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<32, 128>(result, gp_in1_1_buf56_lp_in1_194_merged660_231_res);
	hw_uint<32>  gp_in1_1_buf56_lp_in1_194_merged660_233_res = gp_in1_1_buf56_lp_in1_194_merged660_233_select(gp_in1_1_buf56, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<64, 128>(result, gp_in1_1_buf56_lp_in1_194_merged660_233_res);
	hw_uint<32>  gp_in1_1_buf56_lp_in1_194_merged660_235_res = gp_in1_1_buf56_lp_in1_194_merged660_235_select(gp_in1_1_buf56, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<96, 128>(result, gp_in1_1_buf56_lp_in1_194_merged660_235_res);
	return result;
}

// us_gp_in1_1_buf5698_merged662_read
//	gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48
//	gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49
//	gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50
//	gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51
//	gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52
//	gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53
//	gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54
//	gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55
inline hw_uint<256> gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48
    // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49
    // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50
    // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51
    // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52
    // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53
    // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54
    // gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55

	hw_uint<256> result;
	hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48_res = gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48_select(gp_in1_1_buf56, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<0, 256>(result, gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_48_res);
	hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49_res = gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49_select(gp_in1_1_buf56, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<32, 256>(result, gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_49_res);
	hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50_res = gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50_select(gp_in1_1_buf56, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<64, 256>(result, gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_50_res);
	hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51_res = gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51_select(gp_in1_1_buf56, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<96, 256>(result, gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_51_res);
	hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52_res = gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52_select(gp_in1_1_buf56, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<128, 256>(result, gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_52_res);
	hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53_res = gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53_select(gp_in1_1_buf56, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<160, 256>(result, gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_53_res);
	hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54_res = gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54_select(gp_in1_1_buf56, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<192, 256>(result, gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_54_res);
	hw_uint<32>  gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55_res = gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55_select(gp_in1_1_buf56, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<224, 256>(result, gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_55_res);
	return result;
}

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_245_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_247_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_249_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_251_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_253_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_255_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_257_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_259_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_cache {
  // Reader addrs...
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[7 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[6 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[5 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[4 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[3 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[2 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[1 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // # of banks: 8
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_245_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_245;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_247_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_247;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_249_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_249;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_251_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_251;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_253_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_253;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_255_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_255;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_257_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_257;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_259_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_259;
};



inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_245.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_247.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_249.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_251.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_253.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_255.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_257.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_259.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47);
}

inline hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_245_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_lp_in1_0102_merged665_245 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[7 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_245.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_247_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_lp_in1_0102_merged665_247 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[6 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_247.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_249_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_lp_in1_0102_merged665_249 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[5 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_249.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_251_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_lp_in1_0102_merged665_251 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[4 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_251.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_253_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_lp_in1_0102_merged665_253 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[3 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_253.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_255_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_lp_in1_0102_merged665_255 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[2 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_255.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_257_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_lp_in1_0102_merged665_257 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[1 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_257.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_259_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_lp_in1_0102_merged665_259 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96[8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47_to_gp_in1_1_buf56_us96_lp_in1_0102_merged665_259.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47;
  return 0;
}

// # of bundles = 2
// lp_in1_0102_merged665_read
//	gp_in1_1_buf56_us96_lp_in1_0102_merged665_245
//	gp_in1_1_buf56_us96_lp_in1_0102_merged665_247
//	gp_in1_1_buf56_us96_lp_in1_0102_merged665_249
//	gp_in1_1_buf56_us96_lp_in1_0102_merged665_251
//	gp_in1_1_buf56_us96_lp_in1_0102_merged665_253
//	gp_in1_1_buf56_us96_lp_in1_0102_merged665_255
//	gp_in1_1_buf56_us96_lp_in1_0102_merged665_257
//	gp_in1_1_buf56_us96_lp_in1_0102_merged665_259
inline hw_uint<256> gp_in1_1_buf56_us96_lp_in1_0102_merged665_read_bundle_read(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_1_buf56_us96_lp_in1_0102_merged665_245
    // gp_in1_1_buf56_us96_lp_in1_0102_merged665_247
    // gp_in1_1_buf56_us96_lp_in1_0102_merged665_249
    // gp_in1_1_buf56_us96_lp_in1_0102_merged665_251
    // gp_in1_1_buf56_us96_lp_in1_0102_merged665_253
    // gp_in1_1_buf56_us96_lp_in1_0102_merged665_255
    // gp_in1_1_buf56_us96_lp_in1_0102_merged665_257
    // gp_in1_1_buf56_us96_lp_in1_0102_merged665_259

	hw_uint<256> result;
	hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_245_res = gp_in1_1_buf56_us96_lp_in1_0102_merged665_245_select(gp_in1_1_buf56_us96, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 256>(result, gp_in1_1_buf56_us96_lp_in1_0102_merged665_245_res);
	hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_247_res = gp_in1_1_buf56_us96_lp_in1_0102_merged665_247_select(gp_in1_1_buf56_us96, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 256>(result, gp_in1_1_buf56_us96_lp_in1_0102_merged665_247_res);
	hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_249_res = gp_in1_1_buf56_us96_lp_in1_0102_merged665_249_select(gp_in1_1_buf56_us96, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<64, 256>(result, gp_in1_1_buf56_us96_lp_in1_0102_merged665_249_res);
	hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_251_res = gp_in1_1_buf56_us96_lp_in1_0102_merged665_251_select(gp_in1_1_buf56_us96, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<96, 256>(result, gp_in1_1_buf56_us96_lp_in1_0102_merged665_251_res);
	hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_253_res = gp_in1_1_buf56_us96_lp_in1_0102_merged665_253_select(gp_in1_1_buf56_us96, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<128, 256>(result, gp_in1_1_buf56_us96_lp_in1_0102_merged665_253_res);
	hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_255_res = gp_in1_1_buf56_us96_lp_in1_0102_merged665_255_select(gp_in1_1_buf56_us96, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<160, 256>(result, gp_in1_1_buf56_us96_lp_in1_0102_merged665_255_res);
	hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_257_res = gp_in1_1_buf56_us96_lp_in1_0102_merged665_257_select(gp_in1_1_buf56_us96, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<192, 256>(result, gp_in1_1_buf56_us96_lp_in1_0102_merged665_257_res);
	hw_uint<32>  gp_in1_1_buf56_us96_lp_in1_0102_merged665_259_res = gp_in1_1_buf56_us96_lp_in1_0102_merged665_259_select(gp_in1_1_buf56_us96, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<224, 256>(result, gp_in1_1_buf56_us96_lp_in1_0102_merged665_259_res);
	return result;
}

// us_gp_in1_1_buf5698_merged662_write
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47
inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_write_bundle_write(hw_uint<256>& us_gp_in1_1_buf5698_merged662_write, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40_res = us_gp_in1_1_buf5698_merged662_write.extract<0, 31>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_40_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41_res = us_gp_in1_1_buf5698_merged662_write.extract<32, 63>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_41_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42_res = us_gp_in1_1_buf5698_merged662_write.extract<64, 95>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_42_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43_res = us_gp_in1_1_buf5698_merged662_write.extract<96, 127>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_43_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44_res = us_gp_in1_1_buf5698_merged662_write.extract<128, 159>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_44_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45_res = us_gp_in1_1_buf5698_merged662_write.extract<160, 191>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_45_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46_res = us_gp_in1_1_buf5698_merged662_write.extract<192, 223>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_46_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47_res = us_gp_in1_1_buf5698_merged662_write.extract<224, 255>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_47_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
}

struct gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_lp_in1_286_merged655_221_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 261
	// # of read delays: 259
  // 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
	fifo<hw_uint<32> , 261> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(260 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_lp_in1_286_merged655_223_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 262
	// # of read delays: 259
  // 0, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261
	fifo<hw_uint<32> , 262> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(261 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 259
	// # of read delays: 257
  // 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
	fifo<hw_uint<32> , 259> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(258 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 259
	// # of read delays: 257
  // 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
	fifo<hw_uint<32> , 259> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(258 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 260
	// # of read delays: 260
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259
	fifo<hw_uint<32> , 260> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(259 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 260
	// # of read delays: 260
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259
	fifo<hw_uint<32> , 260> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(259 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged650_313_merged_banks_3_cache {
	// RAM Box: {[1, 511], [0, 512]}
	// Capacity: 522
	// # of read delays: 4
  // 0, 1, 261, 521
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 259> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 259> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_261() {
		return f4;
	}

	inline hw_uint<32>  peek_520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_521() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 259
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 259 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 259
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 259 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 522
	// # of read delays: 6
  // 0, 1, 260, 261, 520, 521
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 258> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 258> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_259() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_260() {
		return f4;
	}

	inline hw_uint<32>  peek_261() {
		return f6;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_520() {
		return f8;
	}

	inline hw_uint<32>  peek_521() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 258
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 258 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 258
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 258 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_cache {
  // Reader addrs...
    // { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[1 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[1 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[1 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { lp_in1_286_merged655[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64[2 + 2lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
    // { lp_in1_286_merged655[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64[1 + 2lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
    // { us_gp_in1_2_buf6490_merged657[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64[2 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged657[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64[2 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged657[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64[1 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged657[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64[1 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // # of banks: 8
  gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_lp_in1_286_merged655_221_cache gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_lp_in1_286_merged655_221;
  gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_lp_in1_286_merged655_223_cache gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_lp_in1_286_merged655_223;
  gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36_cache gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36;
  gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37_cache gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37;
  gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38_cache gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38;
  gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39_cache gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39;
  gp_in1_2_buf64_gp_in1_266_merged650_313_merged_banks_3_cache gp_in1_2_buf64_gp_in1_266_merged650_313_merged_banks_3;
  gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6_cache gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6;
};



inline void gp_in1_2_buf64_gp_in1_266_merged650_313_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged650_313, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_lp_in1_286_merged655_223.push(gp_in1_2_buf64_gp_in1_266_merged650_313);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38.push(gp_in1_2_buf64_gp_in1_266_merged650_313);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39.push(gp_in1_2_buf64_gp_in1_266_merged650_313);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_merged_banks_3.push(gp_in1_2_buf64_gp_in1_266_merged650_313);
}

inline void gp_in1_2_buf64_gp_in1_266_merged650_314_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged650_314, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_lp_in1_286_merged655_221.push(gp_in1_2_buf64_gp_in1_266_merged650_314);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36.push(gp_in1_2_buf64_gp_in1_266_merged650_314);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37.push(gp_in1_2_buf64_gp_in1_266_merged650_314);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6.push(gp_in1_2_buf64_gp_in1_266_merged650_314);
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_304_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_304 read pattern: { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_314 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6.peek_1();
  return value_gp_in1_2_buf64_gp_in1_266_merged650_314;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_305_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_305 read pattern: { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[1 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_313 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_merged_banks_3.peek_1();
  return value_gp_in1_2_buf64_gp_in1_266_merged650_313;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_306_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_306 read pattern: { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_314 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6.peek_0();
  return value_gp_in1_2_buf64_gp_in1_266_merged650_314;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_307_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_307 read pattern: { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_314 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6.peek_261();
  return value_gp_in1_2_buf64_gp_in1_266_merged650_314;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_308_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_308 read pattern: { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[1 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_313 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_merged_banks_3.peek_261();
  return value_gp_in1_2_buf64_gp_in1_266_merged650_313;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_309_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_309 read pattern: { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_314 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6.peek_260();
  return value_gp_in1_2_buf64_gp_in1_266_merged650_314;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_310_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_310 read pattern: { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_314 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6.peek_521();
  return value_gp_in1_2_buf64_gp_in1_266_merged650_314;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_311_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_311 read pattern: { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[1 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_313 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_merged_banks_3.peek_521();
  return value_gp_in1_2_buf64_gp_in1_266_merged650_313;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_312_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_312 read pattern: { gp_in1_374_merged312_sm326_0538[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64[2 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_314 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_merged_banks_6.peek_520();
  return value_gp_in1_2_buf64_gp_in1_266_merged650_314;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_lp_in1_286_merged655_221_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_lp_in1_286_merged655_221 read pattern: { lp_in1_286_merged655[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64[2 + 2lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // Read schedule : { lp_in1_286_merged655[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_314 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_lp_in1_286_merged655_221.peek(/* one reader or all rams */ (510 - lp_in1_285 >= 0) ? (260) : (-511 + lp_in1_285 == 0) ? ((258 - lp_in1_286)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged650_314;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_lp_in1_286_merged655_223_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_lp_in1_286_merged655_223 read pattern: { lp_in1_286_merged655[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64[1 + 2lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // Read schedule : { lp_in1_286_merged655[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_313 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_lp_in1_286_merged655_223.peek(/* one reader or all rams */ (510 - lp_in1_285 >= 0) ? (261) : (-511 + lp_in1_285 == 0) ? ((259 - lp_in1_286)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged650_313;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36 read pattern: { us_gp_in1_2_buf6490_merged657[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64[2 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_314 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0) ? ((258 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged650_314;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37 read pattern: { us_gp_in1_2_buf6490_merged657[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64[2 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_314 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_314_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0) ? ((258 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged650_314;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38 read pattern: { us_gp_in1_2_buf6490_merged657[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64[1 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_313 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38.peek(/* one reader or all rams */ ((-us_gp_in1_2_buf6489) % 2 == 0) ? (1) : ((-1 - us_gp_in1_2_buf6489) % 2 == 0) ? ((259 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged650_313;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39 read pattern: { us_gp_in1_2_buf6490_merged657[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64[1 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged650_313 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged650_313_to_gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39.peek(/* one reader or all rams */ ((-us_gp_in1_2_buf6489) % 2 == 0) ? (1) : ((-1 - us_gp_in1_2_buf6489) % 2 == 0) ? ((259 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged650_313;
  return 0;
}

// # of bundles = 4
// gp_in1_266_merged650_write
//	gp_in1_2_buf64_gp_in1_266_merged650_313
//	gp_in1_2_buf64_gp_in1_266_merged650_314
inline void gp_in1_2_buf64_gp_in1_266_merged650_write_bundle_write(hw_uint<64>& gp_in1_266_merged650_write, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged650_313_res = gp_in1_266_merged650_write.extract<0, 31>();
	gp_in1_2_buf64_gp_in1_266_merged650_313_write(gp_in1_2_buf64_gp_in1_266_merged650_313_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged650_314_res = gp_in1_266_merged650_write.extract<32, 63>();
	gp_in1_2_buf64_gp_in1_266_merged650_314_write(gp_in1_2_buf64_gp_in1_266_merged650_314_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
}

// gp_in1_374_merged312_sm326_0538_read
//	gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_304
//	gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_305
//	gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_306
//	gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_307
//	gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_308
//	gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_309
//	gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_310
//	gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_311
//	gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_312
inline hw_uint<288> gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_304
    // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_305
    // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_306
    // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_307
    // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_308
    // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_309
    // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_310
    // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_311
    // gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_312

	hw_uint<288> result;
	hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_304_res = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_304_select(gp_in1_2_buf64, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<0, 288>(result, gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_304_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_305_res = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_305_select(gp_in1_2_buf64, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<32, 288>(result, gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_305_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_306_res = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_306_select(gp_in1_2_buf64, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<64, 288>(result, gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_306_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_307_res = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_307_select(gp_in1_2_buf64, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<96, 288>(result, gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_307_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_308_res = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_308_select(gp_in1_2_buf64, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<128, 288>(result, gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_308_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_309_res = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_309_select(gp_in1_2_buf64, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<160, 288>(result, gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_309_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_310_res = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_310_select(gp_in1_2_buf64, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<192, 288>(result, gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_310_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_311_res = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_311_select(gp_in1_2_buf64, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<224, 288>(result, gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_311_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_312_res = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_312_select(gp_in1_2_buf64, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<256, 288>(result, gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_312_res);
	return result;
}

// lp_in1_286_merged655_read
//	gp_in1_2_buf64_lp_in1_286_merged655_221
//	gp_in1_2_buf64_lp_in1_286_merged655_223
inline hw_uint<64> gp_in1_2_buf64_lp_in1_286_merged655_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_2_buf64_lp_in1_286_merged655_221
    // gp_in1_2_buf64_lp_in1_286_merged655_223

	hw_uint<64> result;
	hw_uint<32>  gp_in1_2_buf64_lp_in1_286_merged655_221_res = gp_in1_2_buf64_lp_in1_286_merged655_221_select(gp_in1_2_buf64, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 64>(result, gp_in1_2_buf64_lp_in1_286_merged655_221_res);
	hw_uint<32>  gp_in1_2_buf64_lp_in1_286_merged655_223_res = gp_in1_2_buf64_lp_in1_286_merged655_223_select(gp_in1_2_buf64, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<32, 64>(result, gp_in1_2_buf64_lp_in1_286_merged655_223_res);
	return result;
}

// us_gp_in1_2_buf6490_merged657_read
//	gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36
//	gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37
//	gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38
//	gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39
inline hw_uint<128> gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36
    // gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37
    // gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38
    // gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39

	hw_uint<128> result;
	hw_uint<32>  gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36_res = gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36_select(gp_in1_2_buf64, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<0, 128>(result, gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_36_res);
	hw_uint<32>  gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37_res = gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37_select(gp_in1_2_buf64, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<32, 128>(result, gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_37_res);
	hw_uint<32>  gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38_res = gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38_select(gp_in1_2_buf64, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<64, 128>(result, gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_38_res);
	hw_uint<32>  gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39_res = gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39_select(gp_in1_2_buf64, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<96, 128>(result, gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_39_res);
	return result;
}

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_230_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_232_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_234_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_236_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_cache {
  // Reader addrs...
    // { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88[3 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88[2 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88[1 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88[4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // # of banks: 4
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_230_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_230;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_232_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_232;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_234_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_234;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_236_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_236;
};



inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_230.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_232.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_234.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_236.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35);
}

inline hw_uint<32>  gp_in1_2_buf64_us88_lp_in1_194_merged660_230_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_lp_in1_194_merged660_230 read pattern: { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88[3 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_230.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_lp_in1_194_merged660_232_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_lp_in1_194_merged660_232 read pattern: { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88[2 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_232.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_lp_in1_194_merged660_234_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_lp_in1_194_merged660_234 read pattern: { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88[1 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_234.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_lp_in1_194_merged660_236_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_lp_in1_194_merged660_236 read pattern: { lp_in1_194_merged660[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88[4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35_to_gp_in1_2_buf64_us88_lp_in1_194_merged660_236.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35;
  return 0;
}

// # of bundles = 2
// lp_in1_194_merged660_read
//	gp_in1_2_buf64_us88_lp_in1_194_merged660_230
//	gp_in1_2_buf64_us88_lp_in1_194_merged660_232
//	gp_in1_2_buf64_us88_lp_in1_194_merged660_234
//	gp_in1_2_buf64_us88_lp_in1_194_merged660_236
inline hw_uint<128> gp_in1_2_buf64_us88_lp_in1_194_merged660_read_bundle_read(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_2_buf64_us88_lp_in1_194_merged660_230
    // gp_in1_2_buf64_us88_lp_in1_194_merged660_232
    // gp_in1_2_buf64_us88_lp_in1_194_merged660_234
    // gp_in1_2_buf64_us88_lp_in1_194_merged660_236

	hw_uint<128> result;
	hw_uint<32>  gp_in1_2_buf64_us88_lp_in1_194_merged660_230_res = gp_in1_2_buf64_us88_lp_in1_194_merged660_230_select(gp_in1_2_buf64_us88, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 128>(result, gp_in1_2_buf64_us88_lp_in1_194_merged660_230_res);
	hw_uint<32>  gp_in1_2_buf64_us88_lp_in1_194_merged660_232_res = gp_in1_2_buf64_us88_lp_in1_194_merged660_232_select(gp_in1_2_buf64_us88, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<32, 128>(result, gp_in1_2_buf64_us88_lp_in1_194_merged660_232_res);
	hw_uint<32>  gp_in1_2_buf64_us88_lp_in1_194_merged660_234_res = gp_in1_2_buf64_us88_lp_in1_194_merged660_234_select(gp_in1_2_buf64_us88, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<64, 128>(result, gp_in1_2_buf64_us88_lp_in1_194_merged660_234_res);
	hw_uint<32>  gp_in1_2_buf64_us88_lp_in1_194_merged660_236_res = gp_in1_2_buf64_us88_lp_in1_194_merged660_236_select(gp_in1_2_buf64_us88, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<96, 128>(result, gp_in1_2_buf64_us88_lp_in1_194_merged660_236_res);
	return result;
}

// us_gp_in1_2_buf6490_merged657_write
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35
inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_write_bundle_write(hw_uint<128>& us_gp_in1_2_buf6490_merged657_write, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32_res = us_gp_in1_2_buf6490_merged657_write.extract<0, 31>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_32_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33_res = us_gp_in1_2_buf6490_merged657_write.extract<32, 63>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_33_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34_res = us_gp_in1_2_buf6490_merged657_write.extract<64, 95>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_34_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35_res = us_gp_in1_2_buf6490_merged657_write.extract<96, 127>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_35_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
}

struct gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
    // { us_gp_in1_3_buf7282_merged652[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72[us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 255 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
    // { us_gp_in1_3_buf7282_merged652[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72[us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 255 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // # of banks: 3
  gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176_cache gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176;
  gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30_cache gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30;
  gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31_cache gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31;
};



inline void gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_write(hw_uint<32> & gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176.push(gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303);
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30.push(gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303);
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31.push(gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303);
}

inline hw_uint<32>  gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 17] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30 read pattern: { us_gp_in1_3_buf7282_merged652[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72[us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 255 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us_gp_in1_3_buf7282_merged652[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 22] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 254 - us_gp_in1_3_buf7282 >= 0) ? ((255 - us_gp_in1_3_buf7282)) : 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31 read pattern: { us_gp_in1_3_buf7282_merged652[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72[us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 255 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us_gp_in1_3_buf7282_merged652[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 22] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_to_gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 254 - us_gp_in1_3_buf7282 >= 0) ? ((255 - us_gp_in1_3_buf7282)) : 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303;
  return 0;
}

// # of bundles = 3
// gp_in1_374_merged312_sm326_0538_write
//	gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303
inline void gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_write_bundle_write(hw_uint<32>& gp_in1_374_merged312_sm326_0538_write, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_res = gp_in1_374_merged312_sm326_0538_write.extract<0, 31>();
	gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_write(gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_303_res, gp_in1_3_buf72, root, gp_in1_373, gp_in1_374, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_read
//	gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176
inline hw_uint<32> gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176_res = gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176_select(gp_in1_3_buf72, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_176_res);
	return result;
}

// us_gp_in1_3_buf7282_merged652_read
//	gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30
//	gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31
inline hw_uint<64> gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30
    // gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31

	hw_uint<64> result;
	hw_uint<32>  gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30_res = gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30_select(gp_in1_3_buf72, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<0, 64>(result, gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_30_res);
	hw_uint<32>  gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31_res = gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31_select(gp_in1_3_buf72, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<32, 64>(result, gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_31_res);
	return result;
}

struct gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_222_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_224_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_cache {
  // Reader addrs...
    // { lp_in1_286_merged655[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80[1 + 2lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
    // { lp_in1_286_merged655[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80[2lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // # of banks: 2
  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_222_cache gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_222;
  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_224_cache gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_224;
};



inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28_write(hw_uint<32> & gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_222.push(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28);
}

inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29_write(hw_uint<32> & gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_224.push(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29);
}

inline hw_uint<32>  gp_in1_3_buf72_us80_lp_in1_286_merged655_222_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_lp_in1_286_merged655_222 read pattern: { lp_in1_286_merged655[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80[1 + 2lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // Read schedule : { lp_in1_286_merged655[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_3_buf7282_merged652[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 22] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_222.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us80_lp_in1_286_merged655_224_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_lp_in1_286_merged655_224 read pattern: { lp_in1_286_merged655[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80[2lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // Read schedule : { lp_in1_286_merged655[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_3_buf7282_merged652[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 22] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29_to_gp_in1_3_buf72_us80_lp_in1_286_merged655_224.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29;
  return 0;
}

// # of bundles = 2
// lp_in1_286_merged655_read
//	gp_in1_3_buf72_us80_lp_in1_286_merged655_222
//	gp_in1_3_buf72_us80_lp_in1_286_merged655_224
inline hw_uint<64> gp_in1_3_buf72_us80_lp_in1_286_merged655_read_bundle_read(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_3_buf72_us80_lp_in1_286_merged655_222
    // gp_in1_3_buf72_us80_lp_in1_286_merged655_224

	hw_uint<64> result;
	hw_uint<32>  gp_in1_3_buf72_us80_lp_in1_286_merged655_222_res = gp_in1_3_buf72_us80_lp_in1_286_merged655_222_select(gp_in1_3_buf72_us80, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 64>(result, gp_in1_3_buf72_us80_lp_in1_286_merged655_222_res);
	hw_uint<32>  gp_in1_3_buf72_us80_lp_in1_286_merged655_224_res = gp_in1_3_buf72_us80_lp_in1_286_merged655_224_select(gp_in1_3_buf72_us80, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<32, 64>(result, gp_in1_3_buf72_us80_lp_in1_286_merged655_224_res);
	return result;
}

// us_gp_in1_3_buf7282_merged652_write
//	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28
//	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29
inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_write_bundle_write(hw_uint<64>& us_gp_in1_3_buf7282_merged652_write, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28_res = us_gp_in1_3_buf7282_merged652_write.extract<0, 31>();
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28_write(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_28_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29_res = us_gp_in1_3_buf7282_merged652_write.extract<32, 63>();
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29_write(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_29_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
}

struct in0_pw_math_in0_oc02_merged620_159_to_in0_lp_in0_054_merged644_288_cache {
	// RAM Box: {[14, 2054], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged620_160_to_in0_lp_in0_054_merged644_290_cache {
	// RAM Box: {[13, 2053], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged620_161_to_in0_lp_in0_054_merged644_292_cache {
	// RAM Box: {[12, 2052], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged620_162_to_in0_lp_in0_054_merged644_294_cache {
	// RAM Box: {[11, 2051], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged620_163_to_in0_lp_in0_054_merged644_296_cache {
	// RAM Box: {[10, 2050], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged620_164_to_in0_lp_in0_054_merged644_298_cache {
	// RAM Box: {[9, 2049], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged620_165_to_in0_lp_in0_054_merged644_300_cache {
	// RAM Box: {[8, 2048], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged620_158_to_in0_lp_in0_054_merged644_302_cache {
	// RAM Box: {[7, 2047], [7, 2054]}
	// Capacity: 266
	// # of read delays: 260
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265
	fifo<hw_uint<32> , 266> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(265 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged620_158_merged_banks_3_cache {
	// RAM Box: {[7, 2095], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_pw_math_in0_oc02_merged620_159_merged_banks_6_cache {
	// RAM Box: {[6, 2094], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_pw_math_in0_oc02_merged620_160_merged_banks_3_cache {
	// RAM Box: {[5, 2093], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_pw_math_in0_oc02_merged620_161_merged_banks_6_cache {
	// RAM Box: {[4, 2092], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_pw_math_in0_oc02_merged620_162_merged_banks_3_cache {
	// RAM Box: {[3, 2091], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_pw_math_in0_oc02_merged620_163_merged_banks_6_cache {
	// RAM Box: {[2, 2090], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_pw_math_in0_oc02_merged620_164_merged_banks_3_cache {
	// RAM Box: {[1, 2089], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_pw_math_in0_oc02_merged620_165_merged_banks_6_cache {
	// RAM Box: {[0, 2096], [0, 2054]}
	// Capacity: 528
	// # of read delays: 6
  // 0, 1, 263, 264, 526, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 261> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
		return f6;
	}

	inline hw_uint<32>  peek_525() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_526() {
		return f8;
	}

	inline hw_uint<32>  peek_527() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_cache {
  // Reader addrs...
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[7 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[7 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[7 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[5 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[5 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[5 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[3 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[3 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[3 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[1 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[1 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[1 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[14 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[13 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[12 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[11 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[10 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[9 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[8 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[7 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // # of banks: 16
  in0_pw_math_in0_oc02_merged620_159_to_in0_lp_in0_054_merged644_288_cache in0_pw_math_in0_oc02_merged620_159_to_in0_lp_in0_054_merged644_288;
  in0_pw_math_in0_oc02_merged620_160_to_in0_lp_in0_054_merged644_290_cache in0_pw_math_in0_oc02_merged620_160_to_in0_lp_in0_054_merged644_290;
  in0_pw_math_in0_oc02_merged620_161_to_in0_lp_in0_054_merged644_292_cache in0_pw_math_in0_oc02_merged620_161_to_in0_lp_in0_054_merged644_292;
  in0_pw_math_in0_oc02_merged620_162_to_in0_lp_in0_054_merged644_294_cache in0_pw_math_in0_oc02_merged620_162_to_in0_lp_in0_054_merged644_294;
  in0_pw_math_in0_oc02_merged620_163_to_in0_lp_in0_054_merged644_296_cache in0_pw_math_in0_oc02_merged620_163_to_in0_lp_in0_054_merged644_296;
  in0_pw_math_in0_oc02_merged620_164_to_in0_lp_in0_054_merged644_298_cache in0_pw_math_in0_oc02_merged620_164_to_in0_lp_in0_054_merged644_298;
  in0_pw_math_in0_oc02_merged620_165_to_in0_lp_in0_054_merged644_300_cache in0_pw_math_in0_oc02_merged620_165_to_in0_lp_in0_054_merged644_300;
  in0_pw_math_in0_oc02_merged620_158_to_in0_lp_in0_054_merged644_302_cache in0_pw_math_in0_oc02_merged620_158_to_in0_lp_in0_054_merged644_302;
  in0_pw_math_in0_oc02_merged620_158_merged_banks_3_cache in0_pw_math_in0_oc02_merged620_158_merged_banks_3;
  in0_pw_math_in0_oc02_merged620_159_merged_banks_6_cache in0_pw_math_in0_oc02_merged620_159_merged_banks_6;
  in0_pw_math_in0_oc02_merged620_160_merged_banks_3_cache in0_pw_math_in0_oc02_merged620_160_merged_banks_3;
  in0_pw_math_in0_oc02_merged620_161_merged_banks_6_cache in0_pw_math_in0_oc02_merged620_161_merged_banks_6;
  in0_pw_math_in0_oc02_merged620_162_merged_banks_3_cache in0_pw_math_in0_oc02_merged620_162_merged_banks_3;
  in0_pw_math_in0_oc02_merged620_163_merged_banks_6_cache in0_pw_math_in0_oc02_merged620_163_merged_banks_6;
  in0_pw_math_in0_oc02_merged620_164_merged_banks_3_cache in0_pw_math_in0_oc02_merged620_164_merged_banks_3;
  in0_pw_math_in0_oc02_merged620_165_merged_banks_6_cache in0_pw_math_in0_oc02_merged620_165_merged_banks_6;
};



inline void in0_pw_math_in0_oc02_merged620_158_write(hw_uint<32> & in0_pw_math_in0_oc02_merged620_158, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged620_158_to_in0_lp_in0_054_merged644_302.push(in0_pw_math_in0_oc02_merged620_158);
  in0.in0_pw_math_in0_oc02_merged620_158_merged_banks_3.push(in0_pw_math_in0_oc02_merged620_158);
}

inline void in0_pw_math_in0_oc02_merged620_159_write(hw_uint<32> & in0_pw_math_in0_oc02_merged620_159, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged620_159_to_in0_lp_in0_054_merged644_288.push(in0_pw_math_in0_oc02_merged620_159);
  in0.in0_pw_math_in0_oc02_merged620_159_merged_banks_6.push(in0_pw_math_in0_oc02_merged620_159);
}

inline void in0_pw_math_in0_oc02_merged620_160_write(hw_uint<32> & in0_pw_math_in0_oc02_merged620_160, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged620_160_to_in0_lp_in0_054_merged644_290.push(in0_pw_math_in0_oc02_merged620_160);
  in0.in0_pw_math_in0_oc02_merged620_160_merged_banks_3.push(in0_pw_math_in0_oc02_merged620_160);
}

inline void in0_pw_math_in0_oc02_merged620_161_write(hw_uint<32> & in0_pw_math_in0_oc02_merged620_161, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged620_161_to_in0_lp_in0_054_merged644_292.push(in0_pw_math_in0_oc02_merged620_161);
  in0.in0_pw_math_in0_oc02_merged620_161_merged_banks_6.push(in0_pw_math_in0_oc02_merged620_161);
}

inline void in0_pw_math_in0_oc02_merged620_162_write(hw_uint<32> & in0_pw_math_in0_oc02_merged620_162, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged620_162_to_in0_lp_in0_054_merged644_294.push(in0_pw_math_in0_oc02_merged620_162);
  in0.in0_pw_math_in0_oc02_merged620_162_merged_banks_3.push(in0_pw_math_in0_oc02_merged620_162);
}

inline void in0_pw_math_in0_oc02_merged620_163_write(hw_uint<32> & in0_pw_math_in0_oc02_merged620_163, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged620_163_to_in0_lp_in0_054_merged644_296.push(in0_pw_math_in0_oc02_merged620_163);
  in0.in0_pw_math_in0_oc02_merged620_163_merged_banks_6.push(in0_pw_math_in0_oc02_merged620_163);
}

inline void in0_pw_math_in0_oc02_merged620_164_write(hw_uint<32> & in0_pw_math_in0_oc02_merged620_164, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged620_164_to_in0_lp_in0_054_merged644_298.push(in0_pw_math_in0_oc02_merged620_164);
  in0.in0_pw_math_in0_oc02_merged620_164_merged_banks_3.push(in0_pw_math_in0_oc02_merged620_164);
}

inline void in0_pw_math_in0_oc02_merged620_165_write(hw_uint<32> & in0_pw_math_in0_oc02_merged620_165, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged620_165_to_in0_lp_in0_054_merged644_300.push(in0_pw_math_in0_oc02_merged620_165);
  in0.in0_pw_math_in0_oc02_merged620_165_merged_banks_6.push(in0_pw_math_in0_oc02_merged620_165);
}

inline hw_uint<32>  in0_gp_in0_110_merged626_407_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_407 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_159 = in0.in0_pw_math_in0_oc02_merged620_159_merged_banks_6.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_159;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_408_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_408 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[7 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_158 = in0.in0_pw_math_in0_oc02_merged620_158_merged_banks_3.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_158;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_409_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_409 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_165 = in0.in0_pw_math_in0_oc02_merged620_165_merged_banks_6.peek_0();
  return value_in0_pw_math_in0_oc02_merged620_165;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_410_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_410 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_159 = in0.in0_pw_math_in0_oc02_merged620_159_merged_banks_6.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_159;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_411_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_411 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[7 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_158 = in0.in0_pw_math_in0_oc02_merged620_158_merged_banks_3.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_158;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_412_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_412 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_165 = in0.in0_pw_math_in0_oc02_merged620_165_merged_banks_6.peek_263();
  return value_in0_pw_math_in0_oc02_merged620_165;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_413_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_413 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_159 = in0.in0_pw_math_in0_oc02_merged620_159_merged_banks_6.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_159;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_414_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_414 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[7 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_158 = in0.in0_pw_math_in0_oc02_merged620_158_merged_banks_3.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_158;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_415_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_415 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_165 = in0.in0_pw_math_in0_oc02_merged620_165_merged_banks_6.peek_526();
  return value_in0_pw_math_in0_oc02_merged620_165;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_416_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_416 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_161 = in0.in0_pw_math_in0_oc02_merged620_161_merged_banks_6.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_161;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_417_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_417 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[5 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_160 = in0.in0_pw_math_in0_oc02_merged620_160_merged_banks_3.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_160;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_418_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_418 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_159 = in0.in0_pw_math_in0_oc02_merged620_159_merged_banks_6.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_159;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_419_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_419 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_161 = in0.in0_pw_math_in0_oc02_merged620_161_merged_banks_6.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_161;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_420_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_420 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[5 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_160 = in0.in0_pw_math_in0_oc02_merged620_160_merged_banks_3.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_160;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_421_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_421 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_159 = in0.in0_pw_math_in0_oc02_merged620_159_merged_banks_6.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_159;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_422_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_422 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_161 = in0.in0_pw_math_in0_oc02_merged620_161_merged_banks_6.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_161;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_423_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_423 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[5 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_160 = in0.in0_pw_math_in0_oc02_merged620_160_merged_banks_3.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_160;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_424_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_424 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[6 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_159 = in0.in0_pw_math_in0_oc02_merged620_159_merged_banks_6.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_159;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_425_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_425 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_163 = in0.in0_pw_math_in0_oc02_merged620_163_merged_banks_6.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_163;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_426_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_426 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[3 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_162 = in0.in0_pw_math_in0_oc02_merged620_162_merged_banks_3.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_162;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_427_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_427 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_161 = in0.in0_pw_math_in0_oc02_merged620_161_merged_banks_6.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_161;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_428_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_428 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_163 = in0.in0_pw_math_in0_oc02_merged620_163_merged_banks_6.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_163;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_429_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_429 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[3 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_162 = in0.in0_pw_math_in0_oc02_merged620_162_merged_banks_3.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_162;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_430_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_430 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_161 = in0.in0_pw_math_in0_oc02_merged620_161_merged_banks_6.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_161;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_431_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_431 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_163 = in0.in0_pw_math_in0_oc02_merged620_163_merged_banks_6.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_163;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_432_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_432 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[3 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_162 = in0.in0_pw_math_in0_oc02_merged620_162_merged_banks_3.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_162;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_433_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_433 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[4 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_161 = in0.in0_pw_math_in0_oc02_merged620_161_merged_banks_6.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_161;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_434_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_434 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_165 = in0.in0_pw_math_in0_oc02_merged620_165_merged_banks_6.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_165;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_435_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_435 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[1 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_164 = in0.in0_pw_math_in0_oc02_merged620_164_merged_banks_3.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_164;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_436_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_436 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_163 = in0.in0_pw_math_in0_oc02_merged620_163_merged_banks_6.peek_1();
  return value_in0_pw_math_in0_oc02_merged620_163;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_437_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_437 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_165 = in0.in0_pw_math_in0_oc02_merged620_165_merged_banks_6.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_165;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_438_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_438 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[1 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_164 = in0.in0_pw_math_in0_oc02_merged620_164_merged_banks_3.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_164;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_439_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_439 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_163 = in0.in0_pw_math_in0_oc02_merged620_163_merged_banks_6.peek_264();
  return value_in0_pw_math_in0_oc02_merged620_163;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_440_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_440 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_165 = in0.in0_pw_math_in0_oc02_merged620_165_merged_banks_6.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_165;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_441_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_441 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[1 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_164 = in0.in0_pw_math_in0_oc02_merged620_164_merged_banks_3.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_164;
  return 0;
}

inline hw_uint<32>  in0_gp_in0_110_merged626_442_select(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_gp_in0_110_merged626_442 read pattern: { gp_in0_110_merged626[root = 0, gp_in0_19, gp_in0_110] -> in0[2 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_163 = in0.in0_pw_math_in0_oc02_merged620_163_merged_banks_6.peek_527();
  return value_in0_pw_math_in0_oc02_merged620_163;
  return 0;
}

inline hw_uint<32>  in0_lp_in0_054_merged644_288_select(in0_cache& in0, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_lp_in0_054_merged644_288 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[14 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_159 = in0.in0_pw_math_in0_oc02_merged620_159_to_in0_lp_in0_054_merged644_288.peek(/* one reader or all rams */ (2046 - lp_in0_053 >= 0) ? (264) : (-2047 + lp_in0_053 == 0) ? ((261 - lp_in0_054)) : 0);
  return value_in0_pw_math_in0_oc02_merged620_159;
  return 0;
}

inline hw_uint<32>  in0_lp_in0_054_merged644_290_select(in0_cache& in0, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_lp_in0_054_merged644_290 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[13 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_160 = in0.in0_pw_math_in0_oc02_merged620_160_to_in0_lp_in0_054_merged644_290.peek(/* one reader or all rams */ (2046 - lp_in0_053 >= 0) ? (264) : (-2047 + lp_in0_053 == 0) ? ((261 - lp_in0_054)) : 0);
  return value_in0_pw_math_in0_oc02_merged620_160;
  return 0;
}

inline hw_uint<32>  in0_lp_in0_054_merged644_292_select(in0_cache& in0, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_lp_in0_054_merged644_292 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[12 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_161 = in0.in0_pw_math_in0_oc02_merged620_161_to_in0_lp_in0_054_merged644_292.peek(/* one reader or all rams */ (2046 - lp_in0_053 >= 0) ? (264) : (-2047 + lp_in0_053 == 0) ? ((261 - lp_in0_054)) : 0);
  return value_in0_pw_math_in0_oc02_merged620_161;
  return 0;
}

inline hw_uint<32>  in0_lp_in0_054_merged644_294_select(in0_cache& in0, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_lp_in0_054_merged644_294 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[11 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_162 = in0.in0_pw_math_in0_oc02_merged620_162_to_in0_lp_in0_054_merged644_294.peek(/* one reader or all rams */ (2046 - lp_in0_053 >= 0) ? (264) : (-2047 + lp_in0_053 == 0) ? ((261 - lp_in0_054)) : 0);
  return value_in0_pw_math_in0_oc02_merged620_162;
  return 0;
}

inline hw_uint<32>  in0_lp_in0_054_merged644_296_select(in0_cache& in0, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_lp_in0_054_merged644_296 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[10 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_163 = in0.in0_pw_math_in0_oc02_merged620_163_to_in0_lp_in0_054_merged644_296.peek(/* one reader or all rams */ (2046 - lp_in0_053 >= 0) ? (264) : (-2047 + lp_in0_053 == 0) ? ((261 - lp_in0_054)) : 0);
  return value_in0_pw_math_in0_oc02_merged620_163;
  return 0;
}

inline hw_uint<32>  in0_lp_in0_054_merged644_298_select(in0_cache& in0, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_lp_in0_054_merged644_298 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[9 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_164 = in0.in0_pw_math_in0_oc02_merged620_164_to_in0_lp_in0_054_merged644_298.peek(/* one reader or all rams */ (2046 - lp_in0_053 >= 0) ? (264) : (-2047 + lp_in0_053 == 0) ? ((261 - lp_in0_054)) : 0);
  return value_in0_pw_math_in0_oc02_merged620_164;
  return 0;
}

inline hw_uint<32>  in0_lp_in0_054_merged644_300_select(in0_cache& in0, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_lp_in0_054_merged644_300 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[8 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_165 = in0.in0_pw_math_in0_oc02_merged620_165_to_in0_lp_in0_054_merged644_300.peek(/* one reader or all rams */ (2046 - lp_in0_053 >= 0) ? (264) : (-2047 + lp_in0_053 == 0) ? ((261 - lp_in0_054)) : 0);
  return value_in0_pw_math_in0_oc02_merged620_165;
  return 0;
}

inline hw_uint<32>  in0_lp_in0_054_merged644_302_select(in0_cache& in0, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_lp_in0_054_merged644_302 read pattern: { lp_in0_054_merged644[root = 0, lp_in0_053, lp_in0_054] -> in0[7 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged620_158 = in0.in0_pw_math_in0_oc02_merged620_158_to_in0_lp_in0_054_merged644_302.peek(/* one reader or all rams */ (2046 - lp_in0_053 >= 0) ? (265) : (-2047 + lp_in0_053 == 0) ? ((262 - lp_in0_054)) : 0);
  return value_in0_pw_math_in0_oc02_merged620_158;
  return 0;
}

// # of bundles = 3
// gp_in0_110_merged626_read
//	in0_gp_in0_110_merged626_407
//	in0_gp_in0_110_merged626_408
//	in0_gp_in0_110_merged626_409
//	in0_gp_in0_110_merged626_410
//	in0_gp_in0_110_merged626_411
//	in0_gp_in0_110_merged626_412
//	in0_gp_in0_110_merged626_413
//	in0_gp_in0_110_merged626_414
//	in0_gp_in0_110_merged626_415
//	in0_gp_in0_110_merged626_416
//	in0_gp_in0_110_merged626_417
//	in0_gp_in0_110_merged626_418
//	in0_gp_in0_110_merged626_419
//	in0_gp_in0_110_merged626_420
//	in0_gp_in0_110_merged626_421
//	in0_gp_in0_110_merged626_422
//	in0_gp_in0_110_merged626_423
//	in0_gp_in0_110_merged626_424
//	in0_gp_in0_110_merged626_425
//	in0_gp_in0_110_merged626_426
//	in0_gp_in0_110_merged626_427
//	in0_gp_in0_110_merged626_428
//	in0_gp_in0_110_merged626_429
//	in0_gp_in0_110_merged626_430
//	in0_gp_in0_110_merged626_431
//	in0_gp_in0_110_merged626_432
//	in0_gp_in0_110_merged626_433
//	in0_gp_in0_110_merged626_434
//	in0_gp_in0_110_merged626_435
//	in0_gp_in0_110_merged626_436
//	in0_gp_in0_110_merged626_437
//	in0_gp_in0_110_merged626_438
//	in0_gp_in0_110_merged626_439
//	in0_gp_in0_110_merged626_440
//	in0_gp_in0_110_merged626_441
//	in0_gp_in0_110_merged626_442
inline hw_uint<1152> in0_gp_in0_110_merged626_read_bundle_read(in0_cache& in0, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  // # of ports in bundle: 36
    // in0_gp_in0_110_merged626_407
    // in0_gp_in0_110_merged626_408
    // in0_gp_in0_110_merged626_409
    // in0_gp_in0_110_merged626_410
    // in0_gp_in0_110_merged626_411
    // in0_gp_in0_110_merged626_412
    // in0_gp_in0_110_merged626_413
    // in0_gp_in0_110_merged626_414
    // in0_gp_in0_110_merged626_415
    // in0_gp_in0_110_merged626_416
    // in0_gp_in0_110_merged626_417
    // in0_gp_in0_110_merged626_418
    // in0_gp_in0_110_merged626_419
    // in0_gp_in0_110_merged626_420
    // in0_gp_in0_110_merged626_421
    // in0_gp_in0_110_merged626_422
    // in0_gp_in0_110_merged626_423
    // in0_gp_in0_110_merged626_424
    // in0_gp_in0_110_merged626_425
    // in0_gp_in0_110_merged626_426
    // in0_gp_in0_110_merged626_427
    // in0_gp_in0_110_merged626_428
    // in0_gp_in0_110_merged626_429
    // in0_gp_in0_110_merged626_430
    // in0_gp_in0_110_merged626_431
    // in0_gp_in0_110_merged626_432
    // in0_gp_in0_110_merged626_433
    // in0_gp_in0_110_merged626_434
    // in0_gp_in0_110_merged626_435
    // in0_gp_in0_110_merged626_436
    // in0_gp_in0_110_merged626_437
    // in0_gp_in0_110_merged626_438
    // in0_gp_in0_110_merged626_439
    // in0_gp_in0_110_merged626_440
    // in0_gp_in0_110_merged626_441
    // in0_gp_in0_110_merged626_442

	hw_uint<1152> result;
	hw_uint<32>  in0_gp_in0_110_merged626_407_res = in0_gp_in0_110_merged626_407_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<0, 1152>(result, in0_gp_in0_110_merged626_407_res);
	hw_uint<32>  in0_gp_in0_110_merged626_408_res = in0_gp_in0_110_merged626_408_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<32, 1152>(result, in0_gp_in0_110_merged626_408_res);
	hw_uint<32>  in0_gp_in0_110_merged626_409_res = in0_gp_in0_110_merged626_409_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<64, 1152>(result, in0_gp_in0_110_merged626_409_res);
	hw_uint<32>  in0_gp_in0_110_merged626_410_res = in0_gp_in0_110_merged626_410_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<96, 1152>(result, in0_gp_in0_110_merged626_410_res);
	hw_uint<32>  in0_gp_in0_110_merged626_411_res = in0_gp_in0_110_merged626_411_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<128, 1152>(result, in0_gp_in0_110_merged626_411_res);
	hw_uint<32>  in0_gp_in0_110_merged626_412_res = in0_gp_in0_110_merged626_412_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<160, 1152>(result, in0_gp_in0_110_merged626_412_res);
	hw_uint<32>  in0_gp_in0_110_merged626_413_res = in0_gp_in0_110_merged626_413_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<192, 1152>(result, in0_gp_in0_110_merged626_413_res);
	hw_uint<32>  in0_gp_in0_110_merged626_414_res = in0_gp_in0_110_merged626_414_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<224, 1152>(result, in0_gp_in0_110_merged626_414_res);
	hw_uint<32>  in0_gp_in0_110_merged626_415_res = in0_gp_in0_110_merged626_415_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<256, 1152>(result, in0_gp_in0_110_merged626_415_res);
	hw_uint<32>  in0_gp_in0_110_merged626_416_res = in0_gp_in0_110_merged626_416_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<288, 1152>(result, in0_gp_in0_110_merged626_416_res);
	hw_uint<32>  in0_gp_in0_110_merged626_417_res = in0_gp_in0_110_merged626_417_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<320, 1152>(result, in0_gp_in0_110_merged626_417_res);
	hw_uint<32>  in0_gp_in0_110_merged626_418_res = in0_gp_in0_110_merged626_418_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<352, 1152>(result, in0_gp_in0_110_merged626_418_res);
	hw_uint<32>  in0_gp_in0_110_merged626_419_res = in0_gp_in0_110_merged626_419_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<384, 1152>(result, in0_gp_in0_110_merged626_419_res);
	hw_uint<32>  in0_gp_in0_110_merged626_420_res = in0_gp_in0_110_merged626_420_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<416, 1152>(result, in0_gp_in0_110_merged626_420_res);
	hw_uint<32>  in0_gp_in0_110_merged626_421_res = in0_gp_in0_110_merged626_421_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<448, 1152>(result, in0_gp_in0_110_merged626_421_res);
	hw_uint<32>  in0_gp_in0_110_merged626_422_res = in0_gp_in0_110_merged626_422_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<480, 1152>(result, in0_gp_in0_110_merged626_422_res);
	hw_uint<32>  in0_gp_in0_110_merged626_423_res = in0_gp_in0_110_merged626_423_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<512, 1152>(result, in0_gp_in0_110_merged626_423_res);
	hw_uint<32>  in0_gp_in0_110_merged626_424_res = in0_gp_in0_110_merged626_424_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<544, 1152>(result, in0_gp_in0_110_merged626_424_res);
	hw_uint<32>  in0_gp_in0_110_merged626_425_res = in0_gp_in0_110_merged626_425_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<576, 1152>(result, in0_gp_in0_110_merged626_425_res);
	hw_uint<32>  in0_gp_in0_110_merged626_426_res = in0_gp_in0_110_merged626_426_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<608, 1152>(result, in0_gp_in0_110_merged626_426_res);
	hw_uint<32>  in0_gp_in0_110_merged626_427_res = in0_gp_in0_110_merged626_427_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<640, 1152>(result, in0_gp_in0_110_merged626_427_res);
	hw_uint<32>  in0_gp_in0_110_merged626_428_res = in0_gp_in0_110_merged626_428_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<672, 1152>(result, in0_gp_in0_110_merged626_428_res);
	hw_uint<32>  in0_gp_in0_110_merged626_429_res = in0_gp_in0_110_merged626_429_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<704, 1152>(result, in0_gp_in0_110_merged626_429_res);
	hw_uint<32>  in0_gp_in0_110_merged626_430_res = in0_gp_in0_110_merged626_430_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<736, 1152>(result, in0_gp_in0_110_merged626_430_res);
	hw_uint<32>  in0_gp_in0_110_merged626_431_res = in0_gp_in0_110_merged626_431_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<768, 1152>(result, in0_gp_in0_110_merged626_431_res);
	hw_uint<32>  in0_gp_in0_110_merged626_432_res = in0_gp_in0_110_merged626_432_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<800, 1152>(result, in0_gp_in0_110_merged626_432_res);
	hw_uint<32>  in0_gp_in0_110_merged626_433_res = in0_gp_in0_110_merged626_433_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<832, 1152>(result, in0_gp_in0_110_merged626_433_res);
	hw_uint<32>  in0_gp_in0_110_merged626_434_res = in0_gp_in0_110_merged626_434_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<864, 1152>(result, in0_gp_in0_110_merged626_434_res);
	hw_uint<32>  in0_gp_in0_110_merged626_435_res = in0_gp_in0_110_merged626_435_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<896, 1152>(result, in0_gp_in0_110_merged626_435_res);
	hw_uint<32>  in0_gp_in0_110_merged626_436_res = in0_gp_in0_110_merged626_436_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<928, 1152>(result, in0_gp_in0_110_merged626_436_res);
	hw_uint<32>  in0_gp_in0_110_merged626_437_res = in0_gp_in0_110_merged626_437_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<960, 1152>(result, in0_gp_in0_110_merged626_437_res);
	hw_uint<32>  in0_gp_in0_110_merged626_438_res = in0_gp_in0_110_merged626_438_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<992, 1152>(result, in0_gp_in0_110_merged626_438_res);
	hw_uint<32>  in0_gp_in0_110_merged626_439_res = in0_gp_in0_110_merged626_439_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1024, 1152>(result, in0_gp_in0_110_merged626_439_res);
	hw_uint<32>  in0_gp_in0_110_merged626_440_res = in0_gp_in0_110_merged626_440_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1056, 1152>(result, in0_gp_in0_110_merged626_440_res);
	hw_uint<32>  in0_gp_in0_110_merged626_441_res = in0_gp_in0_110_merged626_441_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1088, 1152>(result, in0_gp_in0_110_merged626_441_res);
	hw_uint<32>  in0_gp_in0_110_merged626_442_res = in0_gp_in0_110_merged626_442_select(in0, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1120, 1152>(result, in0_gp_in0_110_merged626_442_res);
	return result;
}

// lp_in0_054_merged644_read
//	in0_lp_in0_054_merged644_288
//	in0_lp_in0_054_merged644_290
//	in0_lp_in0_054_merged644_292
//	in0_lp_in0_054_merged644_294
//	in0_lp_in0_054_merged644_296
//	in0_lp_in0_054_merged644_298
//	in0_lp_in0_054_merged644_300
//	in0_lp_in0_054_merged644_302
inline hw_uint<256> in0_lp_in0_054_merged644_read_bundle_read(in0_cache& in0, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 8
    // in0_lp_in0_054_merged644_288
    // in0_lp_in0_054_merged644_290
    // in0_lp_in0_054_merged644_292
    // in0_lp_in0_054_merged644_294
    // in0_lp_in0_054_merged644_296
    // in0_lp_in0_054_merged644_298
    // in0_lp_in0_054_merged644_300
    // in0_lp_in0_054_merged644_302

	hw_uint<256> result;
	hw_uint<32>  in0_lp_in0_054_merged644_288_res = in0_lp_in0_054_merged644_288_select(in0, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 256>(result, in0_lp_in0_054_merged644_288_res);
	hw_uint<32>  in0_lp_in0_054_merged644_290_res = in0_lp_in0_054_merged644_290_select(in0, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 256>(result, in0_lp_in0_054_merged644_290_res);
	hw_uint<32>  in0_lp_in0_054_merged644_292_res = in0_lp_in0_054_merged644_292_select(in0, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<64, 256>(result, in0_lp_in0_054_merged644_292_res);
	hw_uint<32>  in0_lp_in0_054_merged644_294_res = in0_lp_in0_054_merged644_294_select(in0, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<96, 256>(result, in0_lp_in0_054_merged644_294_res);
	hw_uint<32>  in0_lp_in0_054_merged644_296_res = in0_lp_in0_054_merged644_296_select(in0, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<128, 256>(result, in0_lp_in0_054_merged644_296_res);
	hw_uint<32>  in0_lp_in0_054_merged644_298_res = in0_lp_in0_054_merged644_298_select(in0, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<160, 256>(result, in0_lp_in0_054_merged644_298_res);
	hw_uint<32>  in0_lp_in0_054_merged644_300_res = in0_lp_in0_054_merged644_300_select(in0, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<192, 256>(result, in0_lp_in0_054_merged644_300_res);
	hw_uint<32>  in0_lp_in0_054_merged644_302_res = in0_lp_in0_054_merged644_302_select(in0, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<224, 256>(result, in0_lp_in0_054_merged644_302_res);
	return result;
}

// pw_math_in0_oc02_merged620_write
//	in0_pw_math_in0_oc02_merged620_158
//	in0_pw_math_in0_oc02_merged620_159
//	in0_pw_math_in0_oc02_merged620_160
//	in0_pw_math_in0_oc02_merged620_161
//	in0_pw_math_in0_oc02_merged620_162
//	in0_pw_math_in0_oc02_merged620_163
//	in0_pw_math_in0_oc02_merged620_164
//	in0_pw_math_in0_oc02_merged620_165
inline void in0_pw_math_in0_oc02_merged620_write_bundle_write(hw_uint<256>& pw_math_in0_oc02_merged620_write, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
	hw_uint<32>  in0_pw_math_in0_oc02_merged620_158_res = pw_math_in0_oc02_merged620_write.extract<0, 31>();
	in0_pw_math_in0_oc02_merged620_158_write(in0_pw_math_in0_oc02_merged620_158_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged620_159_res = pw_math_in0_oc02_merged620_write.extract<32, 63>();
	in0_pw_math_in0_oc02_merged620_159_write(in0_pw_math_in0_oc02_merged620_159_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged620_160_res = pw_math_in0_oc02_merged620_write.extract<64, 95>();
	in0_pw_math_in0_oc02_merged620_160_write(in0_pw_math_in0_oc02_merged620_160_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged620_161_res = pw_math_in0_oc02_merged620_write.extract<96, 127>();
	in0_pw_math_in0_oc02_merged620_161_write(in0_pw_math_in0_oc02_merged620_161_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged620_162_res = pw_math_in0_oc02_merged620_write.extract<128, 159>();
	in0_pw_math_in0_oc02_merged620_162_write(in0_pw_math_in0_oc02_merged620_162_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged620_163_res = pw_math_in0_oc02_merged620_write.extract<160, 191>();
	in0_pw_math_in0_oc02_merged620_163_write(in0_pw_math_in0_oc02_merged620_163_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged620_164_res = pw_math_in0_oc02_merged620_write.extract<192, 223>();
	in0_pw_math_in0_oc02_merged620_164_write(in0_pw_math_in0_oc02_merged620_164_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged620_165_res = pw_math_in0_oc02_merged620_write.extract<224, 255>();
	in0_pw_math_in0_oc02_merged620_165_write(in0_pw_math_in0_oc02_merged620_165_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
}

struct in1_pw_math_in1_oc46_merged623_143_to_in1_lp_in1_0102_merged665_246_cache {
	// RAM Box: {[14, 2054], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged623_144_to_in1_lp_in1_0102_merged665_248_cache {
	// RAM Box: {[13, 2053], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged623_145_to_in1_lp_in1_0102_merged665_250_cache {
	// RAM Box: {[12, 2052], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged623_146_to_in1_lp_in1_0102_merged665_252_cache {
	// RAM Box: {[11, 2051], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged623_147_to_in1_lp_in1_0102_merged665_254_cache {
	// RAM Box: {[10, 2050], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged623_148_to_in1_lp_in1_0102_merged665_256_cache {
	// RAM Box: {[9, 2049], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged623_149_to_in1_lp_in1_0102_merged665_258_cache {
	// RAM Box: {[8, 2048], [7, 2054]}
	// Capacity: 265
	// # of read delays: 260
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged623_142_to_in1_lp_in1_0102_merged665_260_cache {
	// RAM Box: {[7, 2047], [7, 2054]}
	// Capacity: 266
	// # of read delays: 260
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265
	fifo<hw_uint<32> , 266> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(265 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged623_142_merged_banks_3_cache {
	// RAM Box: {[7, 2095], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_pw_math_in1_oc46_merged623_143_merged_banks_6_cache {
	// RAM Box: {[6, 2094], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_pw_math_in1_oc46_merged623_144_merged_banks_3_cache {
	// RAM Box: {[5, 2093], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_pw_math_in1_oc46_merged623_145_merged_banks_6_cache {
	// RAM Box: {[4, 2092], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_pw_math_in1_oc46_merged623_146_merged_banks_3_cache {
	// RAM Box: {[3, 2091], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_pw_math_in1_oc46_merged623_147_merged_banks_6_cache {
	// RAM Box: {[2, 2090], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_pw_math_in1_oc46_merged623_148_merged_banks_3_cache {
	// RAM Box: {[1, 2089], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_pw_math_in1_oc46_merged623_149_merged_banks_6_cache {
	// RAM Box: {[0, 2096], [0, 2054]}
	// Capacity: 528
	// # of read delays: 6
  // 0, 1, 263, 264, 526, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 261> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
		return f6;
	}

	inline hw_uint<32>  peek_525() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_526() {
		return f8;
	}

	inline hw_uint<32>  peek_527() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_cache {
  // Reader addrs...
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[7 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[7 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[7 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[5 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[5 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[5 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[3 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[3 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[3 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[1 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[1 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[1 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[14 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[13 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[12 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[11 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[10 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[9 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[8 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[7 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // # of banks: 16
  in1_pw_math_in1_oc46_merged623_143_to_in1_lp_in1_0102_merged665_246_cache in1_pw_math_in1_oc46_merged623_143_to_in1_lp_in1_0102_merged665_246;
  in1_pw_math_in1_oc46_merged623_144_to_in1_lp_in1_0102_merged665_248_cache in1_pw_math_in1_oc46_merged623_144_to_in1_lp_in1_0102_merged665_248;
  in1_pw_math_in1_oc46_merged623_145_to_in1_lp_in1_0102_merged665_250_cache in1_pw_math_in1_oc46_merged623_145_to_in1_lp_in1_0102_merged665_250;
  in1_pw_math_in1_oc46_merged623_146_to_in1_lp_in1_0102_merged665_252_cache in1_pw_math_in1_oc46_merged623_146_to_in1_lp_in1_0102_merged665_252;
  in1_pw_math_in1_oc46_merged623_147_to_in1_lp_in1_0102_merged665_254_cache in1_pw_math_in1_oc46_merged623_147_to_in1_lp_in1_0102_merged665_254;
  in1_pw_math_in1_oc46_merged623_148_to_in1_lp_in1_0102_merged665_256_cache in1_pw_math_in1_oc46_merged623_148_to_in1_lp_in1_0102_merged665_256;
  in1_pw_math_in1_oc46_merged623_149_to_in1_lp_in1_0102_merged665_258_cache in1_pw_math_in1_oc46_merged623_149_to_in1_lp_in1_0102_merged665_258;
  in1_pw_math_in1_oc46_merged623_142_to_in1_lp_in1_0102_merged665_260_cache in1_pw_math_in1_oc46_merged623_142_to_in1_lp_in1_0102_merged665_260;
  in1_pw_math_in1_oc46_merged623_142_merged_banks_3_cache in1_pw_math_in1_oc46_merged623_142_merged_banks_3;
  in1_pw_math_in1_oc46_merged623_143_merged_banks_6_cache in1_pw_math_in1_oc46_merged623_143_merged_banks_6;
  in1_pw_math_in1_oc46_merged623_144_merged_banks_3_cache in1_pw_math_in1_oc46_merged623_144_merged_banks_3;
  in1_pw_math_in1_oc46_merged623_145_merged_banks_6_cache in1_pw_math_in1_oc46_merged623_145_merged_banks_6;
  in1_pw_math_in1_oc46_merged623_146_merged_banks_3_cache in1_pw_math_in1_oc46_merged623_146_merged_banks_3;
  in1_pw_math_in1_oc46_merged623_147_merged_banks_6_cache in1_pw_math_in1_oc46_merged623_147_merged_banks_6;
  in1_pw_math_in1_oc46_merged623_148_merged_banks_3_cache in1_pw_math_in1_oc46_merged623_148_merged_banks_3;
  in1_pw_math_in1_oc46_merged623_149_merged_banks_6_cache in1_pw_math_in1_oc46_merged623_149_merged_banks_6;
};



inline void in1_pw_math_in1_oc46_merged623_142_write(hw_uint<32> & in1_pw_math_in1_oc46_merged623_142, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged623_142_to_in1_lp_in1_0102_merged665_260.push(in1_pw_math_in1_oc46_merged623_142);
  in1.in1_pw_math_in1_oc46_merged623_142_merged_banks_3.push(in1_pw_math_in1_oc46_merged623_142);
}

inline void in1_pw_math_in1_oc46_merged623_143_write(hw_uint<32> & in1_pw_math_in1_oc46_merged623_143, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged623_143_to_in1_lp_in1_0102_merged665_246.push(in1_pw_math_in1_oc46_merged623_143);
  in1.in1_pw_math_in1_oc46_merged623_143_merged_banks_6.push(in1_pw_math_in1_oc46_merged623_143);
}

inline void in1_pw_math_in1_oc46_merged623_144_write(hw_uint<32> & in1_pw_math_in1_oc46_merged623_144, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged623_144_to_in1_lp_in1_0102_merged665_248.push(in1_pw_math_in1_oc46_merged623_144);
  in1.in1_pw_math_in1_oc46_merged623_144_merged_banks_3.push(in1_pw_math_in1_oc46_merged623_144);
}

inline void in1_pw_math_in1_oc46_merged623_145_write(hw_uint<32> & in1_pw_math_in1_oc46_merged623_145, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged623_145_to_in1_lp_in1_0102_merged665_250.push(in1_pw_math_in1_oc46_merged623_145);
  in1.in1_pw_math_in1_oc46_merged623_145_merged_banks_6.push(in1_pw_math_in1_oc46_merged623_145);
}

inline void in1_pw_math_in1_oc46_merged623_146_write(hw_uint<32> & in1_pw_math_in1_oc46_merged623_146, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged623_146_to_in1_lp_in1_0102_merged665_252.push(in1_pw_math_in1_oc46_merged623_146);
  in1.in1_pw_math_in1_oc46_merged623_146_merged_banks_3.push(in1_pw_math_in1_oc46_merged623_146);
}

inline void in1_pw_math_in1_oc46_merged623_147_write(hw_uint<32> & in1_pw_math_in1_oc46_merged623_147, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged623_147_to_in1_lp_in1_0102_merged665_254.push(in1_pw_math_in1_oc46_merged623_147);
  in1.in1_pw_math_in1_oc46_merged623_147_merged_banks_6.push(in1_pw_math_in1_oc46_merged623_147);
}

inline void in1_pw_math_in1_oc46_merged623_148_write(hw_uint<32> & in1_pw_math_in1_oc46_merged623_148, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged623_148_to_in1_lp_in1_0102_merged665_256.push(in1_pw_math_in1_oc46_merged623_148);
  in1.in1_pw_math_in1_oc46_merged623_148_merged_banks_3.push(in1_pw_math_in1_oc46_merged623_148);
}

inline void in1_pw_math_in1_oc46_merged623_149_write(hw_uint<32> & in1_pw_math_in1_oc46_merged623_149, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged623_149_to_in1_lp_in1_0102_merged665_258.push(in1_pw_math_in1_oc46_merged623_149);
  in1.in1_pw_math_in1_oc46_merged623_149_merged_banks_6.push(in1_pw_math_in1_oc46_merged623_149);
}

inline hw_uint<32>  in1_gp_in1_158_merged647_337_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_337 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_143 = in1.in1_pw_math_in1_oc46_merged623_143_merged_banks_6.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_143;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_338_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_338 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[7 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_142 = in1.in1_pw_math_in1_oc46_merged623_142_merged_banks_3.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_142;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_339_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_339 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_149 = in1.in1_pw_math_in1_oc46_merged623_149_merged_banks_6.peek_0();
  return value_in1_pw_math_in1_oc46_merged623_149;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_340_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_340 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_143 = in1.in1_pw_math_in1_oc46_merged623_143_merged_banks_6.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_143;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_341_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_341 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[7 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_142 = in1.in1_pw_math_in1_oc46_merged623_142_merged_banks_3.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_142;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_342_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_342 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_149 = in1.in1_pw_math_in1_oc46_merged623_149_merged_banks_6.peek_263();
  return value_in1_pw_math_in1_oc46_merged623_149;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_343_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_343 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_143 = in1.in1_pw_math_in1_oc46_merged623_143_merged_banks_6.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_143;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_344_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_344 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[7 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_142 = in1.in1_pw_math_in1_oc46_merged623_142_merged_banks_3.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_142;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_345_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_345 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_149 = in1.in1_pw_math_in1_oc46_merged623_149_merged_banks_6.peek_526();
  return value_in1_pw_math_in1_oc46_merged623_149;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_346_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_346 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_145 = in1.in1_pw_math_in1_oc46_merged623_145_merged_banks_6.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_145;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_347_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_347 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[5 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_144 = in1.in1_pw_math_in1_oc46_merged623_144_merged_banks_3.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_144;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_348_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_348 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_143 = in1.in1_pw_math_in1_oc46_merged623_143_merged_banks_6.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_143;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_349_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_349 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_145 = in1.in1_pw_math_in1_oc46_merged623_145_merged_banks_6.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_145;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_350_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_350 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[5 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_144 = in1.in1_pw_math_in1_oc46_merged623_144_merged_banks_3.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_144;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_351_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_351 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_143 = in1.in1_pw_math_in1_oc46_merged623_143_merged_banks_6.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_143;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_352_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_352 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_145 = in1.in1_pw_math_in1_oc46_merged623_145_merged_banks_6.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_145;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_353_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_353 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[5 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_144 = in1.in1_pw_math_in1_oc46_merged623_144_merged_banks_3.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_144;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_354_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_354 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[6 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_143 = in1.in1_pw_math_in1_oc46_merged623_143_merged_banks_6.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_143;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_355_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_355 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_147 = in1.in1_pw_math_in1_oc46_merged623_147_merged_banks_6.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_147;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_356_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_356 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[3 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_146 = in1.in1_pw_math_in1_oc46_merged623_146_merged_banks_3.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_146;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_357_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_357 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_145 = in1.in1_pw_math_in1_oc46_merged623_145_merged_banks_6.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_145;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_358_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_358 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_147 = in1.in1_pw_math_in1_oc46_merged623_147_merged_banks_6.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_147;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_359_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_359 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[3 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_146 = in1.in1_pw_math_in1_oc46_merged623_146_merged_banks_3.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_146;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_360_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_360 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_145 = in1.in1_pw_math_in1_oc46_merged623_145_merged_banks_6.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_145;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_361_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_361 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_147 = in1.in1_pw_math_in1_oc46_merged623_147_merged_banks_6.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_147;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_362_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_362 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[3 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_146 = in1.in1_pw_math_in1_oc46_merged623_146_merged_banks_3.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_146;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_363_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_363 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[4 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_145 = in1.in1_pw_math_in1_oc46_merged623_145_merged_banks_6.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_145;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_364_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_364 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_149 = in1.in1_pw_math_in1_oc46_merged623_149_merged_banks_6.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_149;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_365_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_365 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[1 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_148 = in1.in1_pw_math_in1_oc46_merged623_148_merged_banks_3.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_148;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_366_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_366 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_147 = in1.in1_pw_math_in1_oc46_merged623_147_merged_banks_6.peek_1();
  return value_in1_pw_math_in1_oc46_merged623_147;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_367_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_367 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_149 = in1.in1_pw_math_in1_oc46_merged623_149_merged_banks_6.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_149;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_368_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_368 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[1 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_148 = in1.in1_pw_math_in1_oc46_merged623_148_merged_banks_3.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_148;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_369_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_369 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_147 = in1.in1_pw_math_in1_oc46_merged623_147_merged_banks_6.peek_264();
  return value_in1_pw_math_in1_oc46_merged623_147;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_370_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_370 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_149 = in1.in1_pw_math_in1_oc46_merged623_149_merged_banks_6.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_149;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_371_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_371 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[1 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_148 = in1.in1_pw_math_in1_oc46_merged623_148_merged_banks_3.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_148;
  return 0;
}

inline hw_uint<32>  in1_gp_in1_158_merged647_372_select(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_gp_in1_158_merged647_372 read pattern: { gp_in1_158_merged647[root = 0, gp_in1_157, gp_in1_158] -> in1[2 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_147 = in1.in1_pw_math_in1_oc46_merged623_147_merged_banks_6.peek_527();
  return value_in1_pw_math_in1_oc46_merged623_147;
  return 0;
}

inline hw_uint<32>  in1_lp_in1_0102_merged665_246_select(in1_cache& in1, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_lp_in1_0102_merged665_246 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[14 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_143 = in1.in1_pw_math_in1_oc46_merged623_143_to_in1_lp_in1_0102_merged665_246.peek(/* one reader or all rams */ (2046 - lp_in1_0101 >= 0) ? (264) : (-2047 + lp_in1_0101 == 0) ? ((261 - lp_in1_0102)) : 0);
  return value_in1_pw_math_in1_oc46_merged623_143;
  return 0;
}

inline hw_uint<32>  in1_lp_in1_0102_merged665_248_select(in1_cache& in1, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_lp_in1_0102_merged665_248 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[13 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_144 = in1.in1_pw_math_in1_oc46_merged623_144_to_in1_lp_in1_0102_merged665_248.peek(/* one reader or all rams */ (2046 - lp_in1_0101 >= 0) ? (264) : (-2047 + lp_in1_0101 == 0) ? ((261 - lp_in1_0102)) : 0);
  return value_in1_pw_math_in1_oc46_merged623_144;
  return 0;
}

inline hw_uint<32>  in1_lp_in1_0102_merged665_250_select(in1_cache& in1, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_lp_in1_0102_merged665_250 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[12 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_145 = in1.in1_pw_math_in1_oc46_merged623_145_to_in1_lp_in1_0102_merged665_250.peek(/* one reader or all rams */ (2046 - lp_in1_0101 >= 0) ? (264) : (-2047 + lp_in1_0101 == 0) ? ((261 - lp_in1_0102)) : 0);
  return value_in1_pw_math_in1_oc46_merged623_145;
  return 0;
}

inline hw_uint<32>  in1_lp_in1_0102_merged665_252_select(in1_cache& in1, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_lp_in1_0102_merged665_252 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[11 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_146 = in1.in1_pw_math_in1_oc46_merged623_146_to_in1_lp_in1_0102_merged665_252.peek(/* one reader or all rams */ (2046 - lp_in1_0101 >= 0) ? (264) : (-2047 + lp_in1_0101 == 0) ? ((261 - lp_in1_0102)) : 0);
  return value_in1_pw_math_in1_oc46_merged623_146;
  return 0;
}

inline hw_uint<32>  in1_lp_in1_0102_merged665_254_select(in1_cache& in1, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_lp_in1_0102_merged665_254 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[10 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_147 = in1.in1_pw_math_in1_oc46_merged623_147_to_in1_lp_in1_0102_merged665_254.peek(/* one reader or all rams */ (2046 - lp_in1_0101 >= 0) ? (264) : (-2047 + lp_in1_0101 == 0) ? ((261 - lp_in1_0102)) : 0);
  return value_in1_pw_math_in1_oc46_merged623_147;
  return 0;
}

inline hw_uint<32>  in1_lp_in1_0102_merged665_256_select(in1_cache& in1, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_lp_in1_0102_merged665_256 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[9 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_148 = in1.in1_pw_math_in1_oc46_merged623_148_to_in1_lp_in1_0102_merged665_256.peek(/* one reader or all rams */ (2046 - lp_in1_0101 >= 0) ? (264) : (-2047 + lp_in1_0101 == 0) ? ((261 - lp_in1_0102)) : 0);
  return value_in1_pw_math_in1_oc46_merged623_148;
  return 0;
}

inline hw_uint<32>  in1_lp_in1_0102_merged665_258_select(in1_cache& in1, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_lp_in1_0102_merged665_258 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[8 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_149 = in1.in1_pw_math_in1_oc46_merged623_149_to_in1_lp_in1_0102_merged665_258.peek(/* one reader or all rams */ (2046 - lp_in1_0101 >= 0) ? (264) : (-2047 + lp_in1_0101 == 0) ? ((261 - lp_in1_0102)) : 0);
  return value_in1_pw_math_in1_oc46_merged623_149;
  return 0;
}

inline hw_uint<32>  in1_lp_in1_0102_merged665_260_select(in1_cache& in1, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_lp_in1_0102_merged665_260 read pattern: { lp_in1_0102_merged665[root = 0, lp_in1_0101, lp_in1_0102] -> in1[7 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged623_142 = in1.in1_pw_math_in1_oc46_merged623_142_to_in1_lp_in1_0102_merged665_260.peek(/* one reader or all rams */ (2046 - lp_in1_0101 >= 0) ? (265) : (-2047 + lp_in1_0101 == 0) ? ((262 - lp_in1_0102)) : 0);
  return value_in1_pw_math_in1_oc46_merged623_142;
  return 0;
}

// # of bundles = 3
// gp_in1_158_merged647_read
//	in1_gp_in1_158_merged647_337
//	in1_gp_in1_158_merged647_338
//	in1_gp_in1_158_merged647_339
//	in1_gp_in1_158_merged647_340
//	in1_gp_in1_158_merged647_341
//	in1_gp_in1_158_merged647_342
//	in1_gp_in1_158_merged647_343
//	in1_gp_in1_158_merged647_344
//	in1_gp_in1_158_merged647_345
//	in1_gp_in1_158_merged647_346
//	in1_gp_in1_158_merged647_347
//	in1_gp_in1_158_merged647_348
//	in1_gp_in1_158_merged647_349
//	in1_gp_in1_158_merged647_350
//	in1_gp_in1_158_merged647_351
//	in1_gp_in1_158_merged647_352
//	in1_gp_in1_158_merged647_353
//	in1_gp_in1_158_merged647_354
//	in1_gp_in1_158_merged647_355
//	in1_gp_in1_158_merged647_356
//	in1_gp_in1_158_merged647_357
//	in1_gp_in1_158_merged647_358
//	in1_gp_in1_158_merged647_359
//	in1_gp_in1_158_merged647_360
//	in1_gp_in1_158_merged647_361
//	in1_gp_in1_158_merged647_362
//	in1_gp_in1_158_merged647_363
//	in1_gp_in1_158_merged647_364
//	in1_gp_in1_158_merged647_365
//	in1_gp_in1_158_merged647_366
//	in1_gp_in1_158_merged647_367
//	in1_gp_in1_158_merged647_368
//	in1_gp_in1_158_merged647_369
//	in1_gp_in1_158_merged647_370
//	in1_gp_in1_158_merged647_371
//	in1_gp_in1_158_merged647_372
inline hw_uint<1152> in1_gp_in1_158_merged647_read_bundle_read(in1_cache& in1, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  // # of ports in bundle: 36
    // in1_gp_in1_158_merged647_337
    // in1_gp_in1_158_merged647_338
    // in1_gp_in1_158_merged647_339
    // in1_gp_in1_158_merged647_340
    // in1_gp_in1_158_merged647_341
    // in1_gp_in1_158_merged647_342
    // in1_gp_in1_158_merged647_343
    // in1_gp_in1_158_merged647_344
    // in1_gp_in1_158_merged647_345
    // in1_gp_in1_158_merged647_346
    // in1_gp_in1_158_merged647_347
    // in1_gp_in1_158_merged647_348
    // in1_gp_in1_158_merged647_349
    // in1_gp_in1_158_merged647_350
    // in1_gp_in1_158_merged647_351
    // in1_gp_in1_158_merged647_352
    // in1_gp_in1_158_merged647_353
    // in1_gp_in1_158_merged647_354
    // in1_gp_in1_158_merged647_355
    // in1_gp_in1_158_merged647_356
    // in1_gp_in1_158_merged647_357
    // in1_gp_in1_158_merged647_358
    // in1_gp_in1_158_merged647_359
    // in1_gp_in1_158_merged647_360
    // in1_gp_in1_158_merged647_361
    // in1_gp_in1_158_merged647_362
    // in1_gp_in1_158_merged647_363
    // in1_gp_in1_158_merged647_364
    // in1_gp_in1_158_merged647_365
    // in1_gp_in1_158_merged647_366
    // in1_gp_in1_158_merged647_367
    // in1_gp_in1_158_merged647_368
    // in1_gp_in1_158_merged647_369
    // in1_gp_in1_158_merged647_370
    // in1_gp_in1_158_merged647_371
    // in1_gp_in1_158_merged647_372

	hw_uint<1152> result;
	hw_uint<32>  in1_gp_in1_158_merged647_337_res = in1_gp_in1_158_merged647_337_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<0, 1152>(result, in1_gp_in1_158_merged647_337_res);
	hw_uint<32>  in1_gp_in1_158_merged647_338_res = in1_gp_in1_158_merged647_338_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<32, 1152>(result, in1_gp_in1_158_merged647_338_res);
	hw_uint<32>  in1_gp_in1_158_merged647_339_res = in1_gp_in1_158_merged647_339_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<64, 1152>(result, in1_gp_in1_158_merged647_339_res);
	hw_uint<32>  in1_gp_in1_158_merged647_340_res = in1_gp_in1_158_merged647_340_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<96, 1152>(result, in1_gp_in1_158_merged647_340_res);
	hw_uint<32>  in1_gp_in1_158_merged647_341_res = in1_gp_in1_158_merged647_341_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<128, 1152>(result, in1_gp_in1_158_merged647_341_res);
	hw_uint<32>  in1_gp_in1_158_merged647_342_res = in1_gp_in1_158_merged647_342_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<160, 1152>(result, in1_gp_in1_158_merged647_342_res);
	hw_uint<32>  in1_gp_in1_158_merged647_343_res = in1_gp_in1_158_merged647_343_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<192, 1152>(result, in1_gp_in1_158_merged647_343_res);
	hw_uint<32>  in1_gp_in1_158_merged647_344_res = in1_gp_in1_158_merged647_344_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<224, 1152>(result, in1_gp_in1_158_merged647_344_res);
	hw_uint<32>  in1_gp_in1_158_merged647_345_res = in1_gp_in1_158_merged647_345_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<256, 1152>(result, in1_gp_in1_158_merged647_345_res);
	hw_uint<32>  in1_gp_in1_158_merged647_346_res = in1_gp_in1_158_merged647_346_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<288, 1152>(result, in1_gp_in1_158_merged647_346_res);
	hw_uint<32>  in1_gp_in1_158_merged647_347_res = in1_gp_in1_158_merged647_347_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<320, 1152>(result, in1_gp_in1_158_merged647_347_res);
	hw_uint<32>  in1_gp_in1_158_merged647_348_res = in1_gp_in1_158_merged647_348_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<352, 1152>(result, in1_gp_in1_158_merged647_348_res);
	hw_uint<32>  in1_gp_in1_158_merged647_349_res = in1_gp_in1_158_merged647_349_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<384, 1152>(result, in1_gp_in1_158_merged647_349_res);
	hw_uint<32>  in1_gp_in1_158_merged647_350_res = in1_gp_in1_158_merged647_350_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<416, 1152>(result, in1_gp_in1_158_merged647_350_res);
	hw_uint<32>  in1_gp_in1_158_merged647_351_res = in1_gp_in1_158_merged647_351_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<448, 1152>(result, in1_gp_in1_158_merged647_351_res);
	hw_uint<32>  in1_gp_in1_158_merged647_352_res = in1_gp_in1_158_merged647_352_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<480, 1152>(result, in1_gp_in1_158_merged647_352_res);
	hw_uint<32>  in1_gp_in1_158_merged647_353_res = in1_gp_in1_158_merged647_353_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<512, 1152>(result, in1_gp_in1_158_merged647_353_res);
	hw_uint<32>  in1_gp_in1_158_merged647_354_res = in1_gp_in1_158_merged647_354_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<544, 1152>(result, in1_gp_in1_158_merged647_354_res);
	hw_uint<32>  in1_gp_in1_158_merged647_355_res = in1_gp_in1_158_merged647_355_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<576, 1152>(result, in1_gp_in1_158_merged647_355_res);
	hw_uint<32>  in1_gp_in1_158_merged647_356_res = in1_gp_in1_158_merged647_356_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<608, 1152>(result, in1_gp_in1_158_merged647_356_res);
	hw_uint<32>  in1_gp_in1_158_merged647_357_res = in1_gp_in1_158_merged647_357_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<640, 1152>(result, in1_gp_in1_158_merged647_357_res);
	hw_uint<32>  in1_gp_in1_158_merged647_358_res = in1_gp_in1_158_merged647_358_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<672, 1152>(result, in1_gp_in1_158_merged647_358_res);
	hw_uint<32>  in1_gp_in1_158_merged647_359_res = in1_gp_in1_158_merged647_359_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<704, 1152>(result, in1_gp_in1_158_merged647_359_res);
	hw_uint<32>  in1_gp_in1_158_merged647_360_res = in1_gp_in1_158_merged647_360_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<736, 1152>(result, in1_gp_in1_158_merged647_360_res);
	hw_uint<32>  in1_gp_in1_158_merged647_361_res = in1_gp_in1_158_merged647_361_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<768, 1152>(result, in1_gp_in1_158_merged647_361_res);
	hw_uint<32>  in1_gp_in1_158_merged647_362_res = in1_gp_in1_158_merged647_362_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<800, 1152>(result, in1_gp_in1_158_merged647_362_res);
	hw_uint<32>  in1_gp_in1_158_merged647_363_res = in1_gp_in1_158_merged647_363_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<832, 1152>(result, in1_gp_in1_158_merged647_363_res);
	hw_uint<32>  in1_gp_in1_158_merged647_364_res = in1_gp_in1_158_merged647_364_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<864, 1152>(result, in1_gp_in1_158_merged647_364_res);
	hw_uint<32>  in1_gp_in1_158_merged647_365_res = in1_gp_in1_158_merged647_365_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<896, 1152>(result, in1_gp_in1_158_merged647_365_res);
	hw_uint<32>  in1_gp_in1_158_merged647_366_res = in1_gp_in1_158_merged647_366_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<928, 1152>(result, in1_gp_in1_158_merged647_366_res);
	hw_uint<32>  in1_gp_in1_158_merged647_367_res = in1_gp_in1_158_merged647_367_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<960, 1152>(result, in1_gp_in1_158_merged647_367_res);
	hw_uint<32>  in1_gp_in1_158_merged647_368_res = in1_gp_in1_158_merged647_368_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<992, 1152>(result, in1_gp_in1_158_merged647_368_res);
	hw_uint<32>  in1_gp_in1_158_merged647_369_res = in1_gp_in1_158_merged647_369_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1024, 1152>(result, in1_gp_in1_158_merged647_369_res);
	hw_uint<32>  in1_gp_in1_158_merged647_370_res = in1_gp_in1_158_merged647_370_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1056, 1152>(result, in1_gp_in1_158_merged647_370_res);
	hw_uint<32>  in1_gp_in1_158_merged647_371_res = in1_gp_in1_158_merged647_371_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1088, 1152>(result, in1_gp_in1_158_merged647_371_res);
	hw_uint<32>  in1_gp_in1_158_merged647_372_res = in1_gp_in1_158_merged647_372_select(in1, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1120, 1152>(result, in1_gp_in1_158_merged647_372_res);
	return result;
}

// lp_in1_0102_merged665_read
//	in1_lp_in1_0102_merged665_246
//	in1_lp_in1_0102_merged665_248
//	in1_lp_in1_0102_merged665_250
//	in1_lp_in1_0102_merged665_252
//	in1_lp_in1_0102_merged665_254
//	in1_lp_in1_0102_merged665_256
//	in1_lp_in1_0102_merged665_258
//	in1_lp_in1_0102_merged665_260
inline hw_uint<256> in1_lp_in1_0102_merged665_read_bundle_read(in1_cache& in1, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 8
    // in1_lp_in1_0102_merged665_246
    // in1_lp_in1_0102_merged665_248
    // in1_lp_in1_0102_merged665_250
    // in1_lp_in1_0102_merged665_252
    // in1_lp_in1_0102_merged665_254
    // in1_lp_in1_0102_merged665_256
    // in1_lp_in1_0102_merged665_258
    // in1_lp_in1_0102_merged665_260

	hw_uint<256> result;
	hw_uint<32>  in1_lp_in1_0102_merged665_246_res = in1_lp_in1_0102_merged665_246_select(in1, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 256>(result, in1_lp_in1_0102_merged665_246_res);
	hw_uint<32>  in1_lp_in1_0102_merged665_248_res = in1_lp_in1_0102_merged665_248_select(in1, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 256>(result, in1_lp_in1_0102_merged665_248_res);
	hw_uint<32>  in1_lp_in1_0102_merged665_250_res = in1_lp_in1_0102_merged665_250_select(in1, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<64, 256>(result, in1_lp_in1_0102_merged665_250_res);
	hw_uint<32>  in1_lp_in1_0102_merged665_252_res = in1_lp_in1_0102_merged665_252_select(in1, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<96, 256>(result, in1_lp_in1_0102_merged665_252_res);
	hw_uint<32>  in1_lp_in1_0102_merged665_254_res = in1_lp_in1_0102_merged665_254_select(in1, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<128, 256>(result, in1_lp_in1_0102_merged665_254_res);
	hw_uint<32>  in1_lp_in1_0102_merged665_256_res = in1_lp_in1_0102_merged665_256_select(in1, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<160, 256>(result, in1_lp_in1_0102_merged665_256_res);
	hw_uint<32>  in1_lp_in1_0102_merged665_258_res = in1_lp_in1_0102_merged665_258_select(in1, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<192, 256>(result, in1_lp_in1_0102_merged665_258_res);
	hw_uint<32>  in1_lp_in1_0102_merged665_260_res = in1_lp_in1_0102_merged665_260_select(in1, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<224, 256>(result, in1_lp_in1_0102_merged665_260_res);
	return result;
}

// pw_math_in1_oc46_merged623_write
//	in1_pw_math_in1_oc46_merged623_142
//	in1_pw_math_in1_oc46_merged623_143
//	in1_pw_math_in1_oc46_merged623_144
//	in1_pw_math_in1_oc46_merged623_145
//	in1_pw_math_in1_oc46_merged623_146
//	in1_pw_math_in1_oc46_merged623_147
//	in1_pw_math_in1_oc46_merged623_148
//	in1_pw_math_in1_oc46_merged623_149
inline void in1_pw_math_in1_oc46_merged623_write_bundle_write(hw_uint<256>& pw_math_in1_oc46_merged623_write, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
	hw_uint<32>  in1_pw_math_in1_oc46_merged623_142_res = pw_math_in1_oc46_merged623_write.extract<0, 31>();
	in1_pw_math_in1_oc46_merged623_142_write(in1_pw_math_in1_oc46_merged623_142_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged623_143_res = pw_math_in1_oc46_merged623_write.extract<32, 63>();
	in1_pw_math_in1_oc46_merged623_143_write(in1_pw_math_in1_oc46_merged623_143_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged623_144_res = pw_math_in1_oc46_merged623_write.extract<64, 95>();
	in1_pw_math_in1_oc46_merged623_144_write(in1_pw_math_in1_oc46_merged623_144_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged623_145_res = pw_math_in1_oc46_merged623_write.extract<96, 127>();
	in1_pw_math_in1_oc46_merged623_145_write(in1_pw_math_in1_oc46_merged623_145_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged623_146_res = pw_math_in1_oc46_merged623_write.extract<128, 159>();
	in1_pw_math_in1_oc46_merged623_146_write(in1_pw_math_in1_oc46_merged623_146_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged623_147_res = pw_math_in1_oc46_merged623_write.extract<160, 191>();
	in1_pw_math_in1_oc46_merged623_147_write(in1_pw_math_in1_oc46_merged623_147_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged623_148_res = pw_math_in1_oc46_merged623_write.extract<192, 223>();
	in1_pw_math_in1_oc46_merged623_148_write(in1_pw_math_in1_oc46_merged623_148_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged623_149_res = pw_math_in1_oc46_merged623_write.extract<224, 255>();
	in1_pw_math_in1_oc46_merged623_149_write(in1_pw_math_in1_oc46_merged623_149_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
}

struct lp_in0_0_buf52_lp_in0_054_merged644_279_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged644_280_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged644_281_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged644_282_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged644_283_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged644_284_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged644_285_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged644_286_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[7 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[6 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[5 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[4 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[3 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[2 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[1 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // # of banks: 8
  lp_in0_0_buf52_lp_in0_054_merged644_279_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126_cache lp_in0_0_buf52_lp_in0_054_merged644_279_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126;
  lp_in0_0_buf52_lp_in0_054_merged644_280_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128_cache lp_in0_0_buf52_lp_in0_054_merged644_280_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128;
  lp_in0_0_buf52_lp_in0_054_merged644_281_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130_cache lp_in0_0_buf52_lp_in0_054_merged644_281_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130;
  lp_in0_0_buf52_lp_in0_054_merged644_282_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132_cache lp_in0_0_buf52_lp_in0_054_merged644_282_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132;
  lp_in0_0_buf52_lp_in0_054_merged644_283_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134_cache lp_in0_0_buf52_lp_in0_054_merged644_283_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134;
  lp_in0_0_buf52_lp_in0_054_merged644_284_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136_cache lp_in0_0_buf52_lp_in0_054_merged644_284_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136;
  lp_in0_0_buf52_lp_in0_054_merged644_285_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138_cache lp_in0_0_buf52_lp_in0_054_merged644_285_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138;
  lp_in0_0_buf52_lp_in0_054_merged644_286_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140_cache lp_in0_0_buf52_lp_in0_054_merged644_286_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140;
};



inline void lp_in0_0_buf52_lp_in0_054_merged644_279_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged644_279, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_279_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126.push(lp_in0_0_buf52_lp_in0_054_merged644_279);
}

inline void lp_in0_0_buf52_lp_in0_054_merged644_280_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged644_280, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_280_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128.push(lp_in0_0_buf52_lp_in0_054_merged644_280);
}

inline void lp_in0_0_buf52_lp_in0_054_merged644_281_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged644_281, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_281_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130.push(lp_in0_0_buf52_lp_in0_054_merged644_281);
}

inline void lp_in0_0_buf52_lp_in0_054_merged644_282_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged644_282, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_282_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132.push(lp_in0_0_buf52_lp_in0_054_merged644_282);
}

inline void lp_in0_0_buf52_lp_in0_054_merged644_283_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged644_283, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_283_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134.push(lp_in0_0_buf52_lp_in0_054_merged644_283);
}

inline void lp_in0_0_buf52_lp_in0_054_merged644_284_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged644_284, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_284_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136.push(lp_in0_0_buf52_lp_in0_054_merged644_284);
}

inline void lp_in0_0_buf52_lp_in0_054_merged644_285_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged644_285, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_285_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138.push(lp_in0_0_buf52_lp_in0_054_merged644_285);
}

inline void lp_in0_0_buf52_lp_in0_054_merged644_286_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged644_286, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_286_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140.push(lp_in0_0_buf52_lp_in0_054_merged644_286);
}

inline hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[7 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged644_279 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_279_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged644_279;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[6 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged644_280 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_280_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged644_280;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[5 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged644_281 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_281_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged644_281;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[4 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged644_282 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_282_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged644_282;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[3 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged644_283 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_283_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged644_283;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[2 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged644_284 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_284_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged644_284;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[1 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged644_285 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_285_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged644_285;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52[8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged644_286 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged644_286_to_lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged644_286;
  return 0;
}

// # of bundles = 2
// lp_in0_054_merged644_write
//	lp_in0_0_buf52_lp_in0_054_merged644_279
//	lp_in0_0_buf52_lp_in0_054_merged644_280
//	lp_in0_0_buf52_lp_in0_054_merged644_281
//	lp_in0_0_buf52_lp_in0_054_merged644_282
//	lp_in0_0_buf52_lp_in0_054_merged644_283
//	lp_in0_0_buf52_lp_in0_054_merged644_284
//	lp_in0_0_buf52_lp_in0_054_merged644_285
//	lp_in0_0_buf52_lp_in0_054_merged644_286
inline void lp_in0_0_buf52_lp_in0_054_merged644_write_bundle_write(hw_uint<256>& lp_in0_054_merged644_write, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged644_279_res = lp_in0_054_merged644_write.extract<0, 31>();
	lp_in0_0_buf52_lp_in0_054_merged644_279_write(lp_in0_0_buf52_lp_in0_054_merged644_279_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged644_280_res = lp_in0_054_merged644_write.extract<32, 63>();
	lp_in0_0_buf52_lp_in0_054_merged644_280_write(lp_in0_0_buf52_lp_in0_054_merged644_280_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged644_281_res = lp_in0_054_merged644_write.extract<64, 95>();
	lp_in0_0_buf52_lp_in0_054_merged644_281_write(lp_in0_0_buf52_lp_in0_054_merged644_281_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged644_282_res = lp_in0_054_merged644_write.extract<96, 127>();
	lp_in0_0_buf52_lp_in0_054_merged644_282_write(lp_in0_0_buf52_lp_in0_054_merged644_282_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged644_283_res = lp_in0_054_merged644_write.extract<128, 159>();
	lp_in0_0_buf52_lp_in0_054_merged644_283_write(lp_in0_0_buf52_lp_in0_054_merged644_283_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged644_284_res = lp_in0_054_merged644_write.extract<160, 191>();
	lp_in0_0_buf52_lp_in0_054_merged644_284_write(lp_in0_0_buf52_lp_in0_054_merged644_284_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged644_285_res = lp_in0_054_merged644_write.extract<192, 223>();
	lp_in0_0_buf52_lp_in0_054_merged644_285_write(lp_in0_0_buf52_lp_in0_054_merged644_285_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged644_286_res = lp_in0_054_merged644_write.extract<224, 255>();
	lp_in0_0_buf52_lp_in0_054_merged644_286_write(lp_in0_0_buf52_lp_in0_054_merged644_286_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_read
//	lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126
//	lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128
//	lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130
//	lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132
//	lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134
//	lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136
//	lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138
//	lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140
inline hw_uint<256> lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_read_bundle_read(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126
    // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128
    // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130
    // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132
    // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134
    // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136
    // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138
    // lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140

	hw_uint<256> result;
	hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126_res = lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126_select(lp_in0_0_buf52, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 256>(result, lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_126_res);
	hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128_res = lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128_select(lp_in0_0_buf52, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 256>(result, lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_128_res);
	hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130_res = lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130_select(lp_in0_0_buf52, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<64, 256>(result, lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_130_res);
	hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132_res = lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132_select(lp_in0_0_buf52, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<96, 256>(result, lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_132_res);
	hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134_res = lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134_select(lp_in0_0_buf52, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<128, 256>(result, lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_134_res);
	hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136_res = lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136_select(lp_in0_0_buf52, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<160, 256>(result, lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_136_res);
	hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138_res = lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138_select(lp_in0_0_buf52, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<192, 256>(result, lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_138_res);
	hw_uint<32>  lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140_res = lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140_select(lp_in0_0_buf52, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<224, 256>(result, lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_140_res);
	return result;
}

struct lp_in0_1_buf44_lp_in0_146_merged639_267_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged639_268_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged639_269_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged639_270_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44[3 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44[2 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44[1 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44[4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // # of banks: 4
  lp_in0_1_buf44_lp_in0_146_merged639_267_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110_cache lp_in0_1_buf44_lp_in0_146_merged639_267_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110;
  lp_in0_1_buf44_lp_in0_146_merged639_268_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112_cache lp_in0_1_buf44_lp_in0_146_merged639_268_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112;
  lp_in0_1_buf44_lp_in0_146_merged639_269_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114_cache lp_in0_1_buf44_lp_in0_146_merged639_269_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114;
  lp_in0_1_buf44_lp_in0_146_merged639_270_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116_cache lp_in0_1_buf44_lp_in0_146_merged639_270_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116;
};



inline void lp_in0_1_buf44_lp_in0_146_merged639_267_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged639_267, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged639_267_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110.push(lp_in0_1_buf44_lp_in0_146_merged639_267);
}

inline void lp_in0_1_buf44_lp_in0_146_merged639_268_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged639_268, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged639_268_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112.push(lp_in0_1_buf44_lp_in0_146_merged639_268);
}

inline void lp_in0_1_buf44_lp_in0_146_merged639_269_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged639_269, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged639_269_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114.push(lp_in0_1_buf44_lp_in0_146_merged639_269);
}

inline void lp_in0_1_buf44_lp_in0_146_merged639_270_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged639_270, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged639_270_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116.push(lp_in0_1_buf44_lp_in0_146_merged639_270);
}

inline hw_uint<32>  lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44[3 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged639_267 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged639_267_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged639_267;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44[2 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged639_268 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged639_268_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged639_268;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44[1 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged639_269 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged639_269_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged639_269;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44[4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged639_270 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged639_270_to_lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged639_270;
  return 0;
}

// # of bundles = 2
// lp_in0_146_merged639_write
//	lp_in0_1_buf44_lp_in0_146_merged639_267
//	lp_in0_1_buf44_lp_in0_146_merged639_268
//	lp_in0_1_buf44_lp_in0_146_merged639_269
//	lp_in0_1_buf44_lp_in0_146_merged639_270
inline void lp_in0_1_buf44_lp_in0_146_merged639_write_bundle_write(hw_uint<128>& lp_in0_146_merged639_write, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged639_267_res = lp_in0_146_merged639_write.extract<0, 31>();
	lp_in0_1_buf44_lp_in0_146_merged639_267_write(lp_in0_1_buf44_lp_in0_146_merged639_267_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged639_268_res = lp_in0_146_merged639_write.extract<32, 63>();
	lp_in0_1_buf44_lp_in0_146_merged639_268_write(lp_in0_1_buf44_lp_in0_146_merged639_268_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged639_269_res = lp_in0_146_merged639_write.extract<64, 95>();
	lp_in0_1_buf44_lp_in0_146_merged639_269_write(lp_in0_1_buf44_lp_in0_146_merged639_269_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged639_270_res = lp_in0_146_merged639_write.extract<96, 127>();
	lp_in0_1_buf44_lp_in0_146_merged639_270_write(lp_in0_1_buf44_lp_in0_146_merged639_270_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_read
//	lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110
//	lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112
//	lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114
//	lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116
inline hw_uint<128> lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_read_bundle_read(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110
    // lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112
    // lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114
    // lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116

	hw_uint<128> result;
	hw_uint<32>  lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110_res = lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110_select(lp_in0_1_buf44, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 128>(result, lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_110_res);
	hw_uint<32>  lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112_res = lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112_select(lp_in0_1_buf44, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<32, 128>(result, lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_112_res);
	hw_uint<32>  lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114_res = lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114_select(lp_in0_1_buf44, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<64, 128>(result, lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_114_res);
	hw_uint<32>  lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116_res = lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116_select(lp_in0_1_buf44, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<96, 128>(result, lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_116_res);
	return result;
}

struct lp_in0_2_buf36_lp_in0_238_merged634_261_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_lp_in0_238_merged634_262_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36[1 + 2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36[2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // # of banks: 2
  lp_in0_2_buf36_lp_in0_238_merged634_261_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102_cache lp_in0_2_buf36_lp_in0_238_merged634_261_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102;
  lp_in0_2_buf36_lp_in0_238_merged634_262_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104_cache lp_in0_2_buf36_lp_in0_238_merged634_262_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104;
};



inline void lp_in0_2_buf36_lp_in0_238_merged634_261_write(hw_uint<32> & lp_in0_2_buf36_lp_in0_238_merged634_261, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged634_261_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102.push(lp_in0_2_buf36_lp_in0_238_merged634_261);
}

inline void lp_in0_2_buf36_lp_in0_238_merged634_262_write(hw_uint<32> & lp_in0_2_buf36_lp_in0_238_merged634_262, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged634_262_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104.push(lp_in0_2_buf36_lp_in0_238_merged634_262);
}

inline hw_uint<32>  lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36[1 + 2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_238_merged634[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 13] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in0_2_buf36_lp_in0_238_merged634_261 = lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged634_261_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_lp_in0_238_merged634_261;
  return 0;
}

inline hw_uint<32>  lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36[2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_238_merged634[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 13] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in0_2_buf36_lp_in0_238_merged634_262 = lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged634_262_to_lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_lp_in0_238_merged634_262;
  return 0;
}

// # of bundles = 2
// lp_in0_238_merged634_write
//	lp_in0_2_buf36_lp_in0_238_merged634_261
//	lp_in0_2_buf36_lp_in0_238_merged634_262
inline void lp_in0_2_buf36_lp_in0_238_merged634_write_bundle_write(hw_uint<64>& lp_in0_238_merged634_write, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
	hw_uint<32>  lp_in0_2_buf36_lp_in0_238_merged634_261_res = lp_in0_238_merged634_write.extract<0, 31>();
	lp_in0_2_buf36_lp_in0_238_merged634_261_write(lp_in0_2_buf36_lp_in0_238_merged634_261_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
	hw_uint<32>  lp_in0_2_buf36_lp_in0_238_merged634_262_res = lp_in0_238_merged634_write.extract<32, 63>();
	lp_in0_2_buf36_lp_in0_238_merged634_262_write(lp_in0_2_buf36_lp_in0_238_merged634_262_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_read
//	lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102
//	lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104
inline hw_uint<64> lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_read_bundle_read(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102
    // lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104

	hw_uint<64> result;
	hw_uint<32>  lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102_res = lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102_select(lp_in0_2_buf36, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 64>(result, lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_102_res);
	hw_uint<32>  lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104_res = lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104_select(lp_in0_2_buf36, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<32, 64>(result, lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_104_res);
	return result;
}

struct lp_in1_0_buf100_lp_in1_0102_merged665_237_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged665_238_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged665_239_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged665_240_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged665_241_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged665_242_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged665_243_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged665_244_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[7 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[6 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[5 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[4 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[3 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[2 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[1 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // # of banks: 8
  lp_in1_0_buf100_lp_in1_0102_merged665_237_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127_cache lp_in1_0_buf100_lp_in1_0102_merged665_237_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127;
  lp_in1_0_buf100_lp_in1_0102_merged665_238_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129_cache lp_in1_0_buf100_lp_in1_0102_merged665_238_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129;
  lp_in1_0_buf100_lp_in1_0102_merged665_239_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131_cache lp_in1_0_buf100_lp_in1_0102_merged665_239_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131;
  lp_in1_0_buf100_lp_in1_0102_merged665_240_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133_cache lp_in1_0_buf100_lp_in1_0102_merged665_240_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133;
  lp_in1_0_buf100_lp_in1_0102_merged665_241_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135_cache lp_in1_0_buf100_lp_in1_0102_merged665_241_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135;
  lp_in1_0_buf100_lp_in1_0102_merged665_242_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137_cache lp_in1_0_buf100_lp_in1_0102_merged665_242_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137;
  lp_in1_0_buf100_lp_in1_0102_merged665_243_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139_cache lp_in1_0_buf100_lp_in1_0102_merged665_243_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139;
  lp_in1_0_buf100_lp_in1_0102_merged665_244_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141_cache lp_in1_0_buf100_lp_in1_0102_merged665_244_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141;
};



inline void lp_in1_0_buf100_lp_in1_0102_merged665_237_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged665_237, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_237_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127.push(lp_in1_0_buf100_lp_in1_0102_merged665_237);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged665_238_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged665_238, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_238_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129.push(lp_in1_0_buf100_lp_in1_0102_merged665_238);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged665_239_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged665_239, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_239_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131.push(lp_in1_0_buf100_lp_in1_0102_merged665_239);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged665_240_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged665_240, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_240_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133.push(lp_in1_0_buf100_lp_in1_0102_merged665_240);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged665_241_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged665_241, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_241_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135.push(lp_in1_0_buf100_lp_in1_0102_merged665_241);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged665_242_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged665_242, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_242_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137.push(lp_in1_0_buf100_lp_in1_0102_merged665_242);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged665_243_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged665_243, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_243_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139.push(lp_in1_0_buf100_lp_in1_0102_merged665_243);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged665_244_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged665_244, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_244_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141.push(lp_in1_0_buf100_lp_in1_0102_merged665_244);
}

inline hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[7 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged665_237 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_237_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged665_237;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[6 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged665_238 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_238_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged665_238;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[5 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged665_239 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_239_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged665_239;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[4 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged665_240 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_240_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged665_240;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[3 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged665_241 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_241_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged665_241;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[2 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged665_242 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_242_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged665_242;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[1 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged665_243 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_243_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged665_243;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100[8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged665_244 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged665_244_to_lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged665_244;
  return 0;
}

// # of bundles = 2
// lp_in1_0102_merged665_write
//	lp_in1_0_buf100_lp_in1_0102_merged665_237
//	lp_in1_0_buf100_lp_in1_0102_merged665_238
//	lp_in1_0_buf100_lp_in1_0102_merged665_239
//	lp_in1_0_buf100_lp_in1_0102_merged665_240
//	lp_in1_0_buf100_lp_in1_0102_merged665_241
//	lp_in1_0_buf100_lp_in1_0102_merged665_242
//	lp_in1_0_buf100_lp_in1_0102_merged665_243
//	lp_in1_0_buf100_lp_in1_0102_merged665_244
inline void lp_in1_0_buf100_lp_in1_0102_merged665_write_bundle_write(hw_uint<256>& lp_in1_0102_merged665_write, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged665_237_res = lp_in1_0102_merged665_write.extract<0, 31>();
	lp_in1_0_buf100_lp_in1_0102_merged665_237_write(lp_in1_0_buf100_lp_in1_0102_merged665_237_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged665_238_res = lp_in1_0102_merged665_write.extract<32, 63>();
	lp_in1_0_buf100_lp_in1_0102_merged665_238_write(lp_in1_0_buf100_lp_in1_0102_merged665_238_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged665_239_res = lp_in1_0102_merged665_write.extract<64, 95>();
	lp_in1_0_buf100_lp_in1_0102_merged665_239_write(lp_in1_0_buf100_lp_in1_0102_merged665_239_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged665_240_res = lp_in1_0102_merged665_write.extract<96, 127>();
	lp_in1_0_buf100_lp_in1_0102_merged665_240_write(lp_in1_0_buf100_lp_in1_0102_merged665_240_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged665_241_res = lp_in1_0102_merged665_write.extract<128, 159>();
	lp_in1_0_buf100_lp_in1_0102_merged665_241_write(lp_in1_0_buf100_lp_in1_0102_merged665_241_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged665_242_res = lp_in1_0102_merged665_write.extract<160, 191>();
	lp_in1_0_buf100_lp_in1_0102_merged665_242_write(lp_in1_0_buf100_lp_in1_0102_merged665_242_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged665_243_res = lp_in1_0102_merged665_write.extract<192, 223>();
	lp_in1_0_buf100_lp_in1_0102_merged665_243_write(lp_in1_0_buf100_lp_in1_0102_merged665_243_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged665_244_res = lp_in1_0102_merged665_write.extract<224, 255>();
	lp_in1_0_buf100_lp_in1_0102_merged665_244_write(lp_in1_0_buf100_lp_in1_0102_merged665_244_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_read
//	lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127
//	lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129
//	lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131
//	lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133
//	lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135
//	lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137
//	lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139
//	lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141
inline hw_uint<256> lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_read_bundle_read(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127
    // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129
    // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131
    // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133
    // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135
    // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137
    // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139
    // lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141

	hw_uint<256> result;
	hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127_res = lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127_select(lp_in1_0_buf100, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 256>(result, lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_127_res);
	hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129_res = lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129_select(lp_in1_0_buf100, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 256>(result, lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_129_res);
	hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131_res = lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131_select(lp_in1_0_buf100, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<64, 256>(result, lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_131_res);
	hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133_res = lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133_select(lp_in1_0_buf100, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<96, 256>(result, lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_133_res);
	hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135_res = lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135_select(lp_in1_0_buf100, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<128, 256>(result, lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_135_res);
	hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137_res = lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137_select(lp_in1_0_buf100, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<160, 256>(result, lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_137_res);
	hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139_res = lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139_select(lp_in1_0_buf100, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<192, 256>(result, lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_139_res);
	hw_uint<32>  lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141_res = lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141_select(lp_in1_0_buf100, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<224, 256>(result, lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_141_res);
	return result;
}

struct lp_in1_1_buf92_lp_in1_194_merged660_225_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged660_226_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged660_227_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged660_228_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92[3 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92[2 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92[1 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92[4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // # of banks: 4
  lp_in1_1_buf92_lp_in1_194_merged660_225_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111_cache lp_in1_1_buf92_lp_in1_194_merged660_225_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111;
  lp_in1_1_buf92_lp_in1_194_merged660_226_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113_cache lp_in1_1_buf92_lp_in1_194_merged660_226_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113;
  lp_in1_1_buf92_lp_in1_194_merged660_227_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115_cache lp_in1_1_buf92_lp_in1_194_merged660_227_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115;
  lp_in1_1_buf92_lp_in1_194_merged660_228_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117_cache lp_in1_1_buf92_lp_in1_194_merged660_228_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117;
};



inline void lp_in1_1_buf92_lp_in1_194_merged660_225_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged660_225, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged660_225_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111.push(lp_in1_1_buf92_lp_in1_194_merged660_225);
}

inline void lp_in1_1_buf92_lp_in1_194_merged660_226_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged660_226, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged660_226_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113.push(lp_in1_1_buf92_lp_in1_194_merged660_226);
}

inline void lp_in1_1_buf92_lp_in1_194_merged660_227_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged660_227, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged660_227_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115.push(lp_in1_1_buf92_lp_in1_194_merged660_227);
}

inline void lp_in1_1_buf92_lp_in1_194_merged660_228_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged660_228, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged660_228_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117.push(lp_in1_1_buf92_lp_in1_194_merged660_228);
}

inline hw_uint<32>  lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92[3 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged660_225 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged660_225_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged660_225;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92[2 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged660_226 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged660_226_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged660_226;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92[1 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged660_227 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged660_227_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged660_227;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92[4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged660_228 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged660_228_to_lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged660_228;
  return 0;
}

// # of bundles = 2
// lp_in1_194_merged660_write
//	lp_in1_1_buf92_lp_in1_194_merged660_225
//	lp_in1_1_buf92_lp_in1_194_merged660_226
//	lp_in1_1_buf92_lp_in1_194_merged660_227
//	lp_in1_1_buf92_lp_in1_194_merged660_228
inline void lp_in1_1_buf92_lp_in1_194_merged660_write_bundle_write(hw_uint<128>& lp_in1_194_merged660_write, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged660_225_res = lp_in1_194_merged660_write.extract<0, 31>();
	lp_in1_1_buf92_lp_in1_194_merged660_225_write(lp_in1_1_buf92_lp_in1_194_merged660_225_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged660_226_res = lp_in1_194_merged660_write.extract<32, 63>();
	lp_in1_1_buf92_lp_in1_194_merged660_226_write(lp_in1_1_buf92_lp_in1_194_merged660_226_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged660_227_res = lp_in1_194_merged660_write.extract<64, 95>();
	lp_in1_1_buf92_lp_in1_194_merged660_227_write(lp_in1_1_buf92_lp_in1_194_merged660_227_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged660_228_res = lp_in1_194_merged660_write.extract<96, 127>();
	lp_in1_1_buf92_lp_in1_194_merged660_228_write(lp_in1_1_buf92_lp_in1_194_merged660_228_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_read
//	lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111
//	lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113
//	lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115
//	lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117
inline hw_uint<128> lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_read_bundle_read(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111
    // lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113
    // lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115
    // lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117

	hw_uint<128> result;
	hw_uint<32>  lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111_res = lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111_select(lp_in1_1_buf92, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 128>(result, lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_111_res);
	hw_uint<32>  lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113_res = lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113_select(lp_in1_1_buf92, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<32, 128>(result, lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_113_res);
	hw_uint<32>  lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115_res = lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115_select(lp_in1_1_buf92, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<64, 128>(result, lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_115_res);
	hw_uint<32>  lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117_res = lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117_select(lp_in1_1_buf92, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<96, 128>(result, lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_117_res);
	return result;
}

struct lp_in1_2_buf84_lp_in1_286_merged655_219_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_lp_in1_286_merged655_220_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84[1 + 2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84[2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // # of banks: 2
  lp_in1_2_buf84_lp_in1_286_merged655_219_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103_cache lp_in1_2_buf84_lp_in1_286_merged655_219_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103;
  lp_in1_2_buf84_lp_in1_286_merged655_220_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105_cache lp_in1_2_buf84_lp_in1_286_merged655_220_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105;
};



inline void lp_in1_2_buf84_lp_in1_286_merged655_219_write(hw_uint<32> & lp_in1_2_buf84_lp_in1_286_merged655_219, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged655_219_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103.push(lp_in1_2_buf84_lp_in1_286_merged655_219);
}

inline void lp_in1_2_buf84_lp_in1_286_merged655_220_write(hw_uint<32> & lp_in1_2_buf84_lp_in1_286_merged655_220, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged655_220_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105.push(lp_in1_2_buf84_lp_in1_286_merged655_220);
}

inline hw_uint<32>  lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84[1 + 2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_286_merged655[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in1_2_buf84_lp_in1_286_merged655_219 = lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged655_219_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_lp_in1_286_merged655_219;
  return 0;
}

inline hw_uint<32>  lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84[2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_286_merged655[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in1_2_buf84_lp_in1_286_merged655_220 = lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged655_220_to_lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_lp_in1_286_merged655_220;
  return 0;
}

// # of bundles = 2
// lp_in1_286_merged655_write
//	lp_in1_2_buf84_lp_in1_286_merged655_219
//	lp_in1_2_buf84_lp_in1_286_merged655_220
inline void lp_in1_2_buf84_lp_in1_286_merged655_write_bundle_write(hw_uint<64>& lp_in1_286_merged655_write, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
	hw_uint<32>  lp_in1_2_buf84_lp_in1_286_merged655_219_res = lp_in1_286_merged655_write.extract<0, 31>();
	lp_in1_2_buf84_lp_in1_286_merged655_219_write(lp_in1_2_buf84_lp_in1_286_merged655_219_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
	hw_uint<32>  lp_in1_2_buf84_lp_in1_286_merged655_220_res = lp_in1_286_merged655_write.extract<32, 63>();
	lp_in1_2_buf84_lp_in1_286_merged655_220_write(lp_in1_2_buf84_lp_in1_286_merged655_220_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_read
//	lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103
//	lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105
inline hw_uint<64> lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_read_bundle_read(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103
    // lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105

	hw_uint<64> result;
	hw_uint<32>  lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103_res = lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103_select(lp_in1_2_buf84, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 64>(result, lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_103_res);
	hw_uint<32>  lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105_res = lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105_select(lp_in1_2_buf84, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<32, 64>(result, lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_105_res);
	return result;
}

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118_to_merged_0_merged_0_reconstruct_lp138140_merged689_203_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1538
	// # of read delays: 1538
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
	fifo<hw_uint<32> , 1538> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1537 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119_to_merged_0_merged_0_reconstruct_lp138140_merged689_205_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1538
	// # of read delays: 1538
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
	fifo<hw_uint<32> , 1538> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1537 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120_to_merged_0_merged_0_reconstruct_lp138140_merged689_207_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1538
	// # of read delays: 1538
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
	fifo<hw_uint<32> , 1538> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1537 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121_to_merged_0_merged_0_reconstruct_lp138140_merged689_209_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1538
	// # of read delays: 1538
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
	fifo<hw_uint<32> , 1538> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1537 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122_to_merged_0_merged_0_reconstruct_lp138140_merged689_211_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1538
	// # of read delays: 1538
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
	fifo<hw_uint<32> , 1538> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1537 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123_to_merged_0_merged_0_reconstruct_lp138140_merged689_213_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1538
	// # of read delays: 1538
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
	fifo<hw_uint<32> , 1538> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1537 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124_to_merged_0_merged_0_reconstruct_lp138140_merged689_215_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1538
	// # of read delays: 1538
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
	fifo<hw_uint<32> , 1538> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1537 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125_to_merged_0_merged_0_reconstruct_lp138140_merged689_217_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1538
	// # of read delays: 1538
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537
	fifo<hw_uint<32> , 1538> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1537 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[7 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[6 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[5 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[4 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[3 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[2 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[1 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // # of banks: 8
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118_to_merged_0_merged_0_reconstruct_lp138140_merged689_203_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118_to_merged_0_merged_0_reconstruct_lp138140_merged689_203;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119_to_merged_0_merged_0_reconstruct_lp138140_merged689_205_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119_to_merged_0_merged_0_reconstruct_lp138140_merged689_205;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120_to_merged_0_merged_0_reconstruct_lp138140_merged689_207_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120_to_merged_0_merged_0_reconstruct_lp138140_merged689_207;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121_to_merged_0_merged_0_reconstruct_lp138140_merged689_209_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121_to_merged_0_merged_0_reconstruct_lp138140_merged689_209;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122_to_merged_0_merged_0_reconstruct_lp138140_merged689_211_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122_to_merged_0_merged_0_reconstruct_lp138140_merged689_211;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123_to_merged_0_merged_0_reconstruct_lp138140_merged689_213_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123_to_merged_0_merged_0_reconstruct_lp138140_merged689_213;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124_to_merged_0_merged_0_reconstruct_lp138140_merged689_215_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124_to_merged_0_merged_0_reconstruct_lp138140_merged689_215;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125_to_merged_0_merged_0_reconstruct_lp138140_merged689_217_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125_to_merged_0_merged_0_reconstruct_lp138140_merged689_217;
};



inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118_to_merged_0_merged_0_reconstruct_lp138140_merged689_203.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119_to_merged_0_merged_0_reconstruct_lp138140_merged689_205.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120_to_merged_0_merged_0_reconstruct_lp138140_merged689_207.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121_to_merged_0_merged_0_reconstruct_lp138140_merged689_209.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122_to_merged_0_merged_0_reconstruct_lp138140_merged689_211.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123_to_merged_0_merged_0_reconstruct_lp138140_merged689_213.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124_to_merged_0_merged_0_reconstruct_lp138140_merged689_215.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125_to_merged_0_merged_0_reconstruct_lp138140_merged689_217.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125);
}

inline hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_203_select(merged_0_cache& merged_0, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_reconstruct_lp138140_merged689_203 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[7 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118_to_merged_0_merged_0_reconstruct_lp138140_merged689_203.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1537) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_205_select(merged_0_cache& merged_0, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_reconstruct_lp138140_merged689_205 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[6 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119_to_merged_0_merged_0_reconstruct_lp138140_merged689_205.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1537) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_207_select(merged_0_cache& merged_0, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_reconstruct_lp138140_merged689_207 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[5 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120_to_merged_0_merged_0_reconstruct_lp138140_merged689_207.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1537) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_209_select(merged_0_cache& merged_0, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_reconstruct_lp138140_merged689_209 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[4 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121_to_merged_0_merged_0_reconstruct_lp138140_merged689_209.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1537) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_211_select(merged_0_cache& merged_0, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_reconstruct_lp138140_merged689_211 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[3 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122_to_merged_0_merged_0_reconstruct_lp138140_merged689_211.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1537) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_213_select(merged_0_cache& merged_0, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_reconstruct_lp138140_merged689_213 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[2 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123_to_merged_0_merged_0_reconstruct_lp138140_merged689_213.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1537) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_215_select(merged_0_cache& merged_0, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_reconstruct_lp138140_merged689_215 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[1 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124_to_merged_0_merged_0_reconstruct_lp138140_merged689_215.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1537) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_217_select(merged_0_cache& merged_0, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_reconstruct_lp138140_merged689_217 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0[8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125_to_merged_0_merged_0_reconstruct_lp138140_merged689_217.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1537) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged689_read
//	merged_0_merged_0_reconstruct_lp138140_merged689_203
//	merged_0_merged_0_reconstruct_lp138140_merged689_205
//	merged_0_merged_0_reconstruct_lp138140_merged689_207
//	merged_0_merged_0_reconstruct_lp138140_merged689_209
//	merged_0_merged_0_reconstruct_lp138140_merged689_211
//	merged_0_merged_0_reconstruct_lp138140_merged689_213
//	merged_0_merged_0_reconstruct_lp138140_merged689_215
//	merged_0_merged_0_reconstruct_lp138140_merged689_217
inline hw_uint<256> merged_0_merged_0_reconstruct_lp138140_merged689_read_bundle_read(merged_0_cache& merged_0, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_0_merged_0_reconstruct_lp138140_merged689_203
    // merged_0_merged_0_reconstruct_lp138140_merged689_205
    // merged_0_merged_0_reconstruct_lp138140_merged689_207
    // merged_0_merged_0_reconstruct_lp138140_merged689_209
    // merged_0_merged_0_reconstruct_lp138140_merged689_211
    // merged_0_merged_0_reconstruct_lp138140_merged689_213
    // merged_0_merged_0_reconstruct_lp138140_merged689_215
    // merged_0_merged_0_reconstruct_lp138140_merged689_217

	hw_uint<256> result;
	hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_203_res = merged_0_merged_0_reconstruct_lp138140_merged689_203_select(merged_0, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 256>(result, merged_0_merged_0_reconstruct_lp138140_merged689_203_res);
	hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_205_res = merged_0_merged_0_reconstruct_lp138140_merged689_205_select(merged_0, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 256>(result, merged_0_merged_0_reconstruct_lp138140_merged689_205_res);
	hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_207_res = merged_0_merged_0_reconstruct_lp138140_merged689_207_select(merged_0, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<64, 256>(result, merged_0_merged_0_reconstruct_lp138140_merged689_207_res);
	hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_209_res = merged_0_merged_0_reconstruct_lp138140_merged689_209_select(merged_0, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<96, 256>(result, merged_0_merged_0_reconstruct_lp138140_merged689_209_res);
	hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_211_res = merged_0_merged_0_reconstruct_lp138140_merged689_211_select(merged_0, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<128, 256>(result, merged_0_merged_0_reconstruct_lp138140_merged689_211_res);
	hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_213_res = merged_0_merged_0_reconstruct_lp138140_merged689_213_select(merged_0, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<160, 256>(result, merged_0_merged_0_reconstruct_lp138140_merged689_213_res);
	hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_215_res = merged_0_merged_0_reconstruct_lp138140_merged689_215_select(merged_0, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<192, 256>(result, merged_0_merged_0_reconstruct_lp138140_merged689_215_res);
	hw_uint<32>  merged_0_merged_0_reconstruct_lp138140_merged689_217_res = merged_0_merged_0_reconstruct_lp138140_merged689_217_select(merged_0, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<224, 256>(result, merged_0_merged_0_reconstruct_lp138140_merged689_217_res);
	return result;
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125
inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write_bundle_write(hw_uint<256>& pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write.extract<0, 31>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_118_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write.extract<32, 63>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_119_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write.extract<64, 95>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_120_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write.extract<96, 127>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_121_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write.extract<128, 159>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_122_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write.extract<160, 191>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_123_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write.extract<192, 223>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_124_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write.extract<224, 255>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_125_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
}

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_cache {
  // Reader addrs...
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[7 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[6 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[5 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[4 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[3 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[2 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[1 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // # of banks: 8
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99;
};



inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202);
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[7 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[6 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[5 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[4 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[3 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[2 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[1 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141[8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202_to_merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged689_write
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202
inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_write_bundle_write(hw_uint<256>& merged_0_reconstruct_lp138140_merged689_write, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195_res = merged_0_reconstruct_lp138140_merged689_write.extract<0, 31>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_195_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196_res = merged_0_reconstruct_lp138140_merged689_write.extract<32, 63>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_196_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197_res = merged_0_reconstruct_lp138140_merged689_write.extract<64, 95>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_197_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198_res = merged_0_reconstruct_lp138140_merged689_write.extract<96, 127>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_198_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199_res = merged_0_reconstruct_lp138140_merged689_write.extract<128, 159>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_199_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200_res = merged_0_reconstruct_lp138140_merged689_write.extract<160, 191>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_200_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201_res = merged_0_reconstruct_lp138140_merged689_write.extract<192, 223>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_201_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202_res = merged_0_reconstruct_lp138140_merged689_write.extract<224, 255>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_202_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
}

// pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_read
//	merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92
//	merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93
//	merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94
//	merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95
//	merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96
//	merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97
//	merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98
//	merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99
inline hw_uint<256> merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_read_bundle_read(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92
    // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93
    // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94
    // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95
    // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96
    // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97
    // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98
    // merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99

	hw_uint<256> result;
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92_res = merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92_select(merged_0_reconstruct_lp138_buf141, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<0, 256>(result, merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_92_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93_res = merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93_select(merged_0_reconstruct_lp138_buf141, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<32, 256>(result, merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_93_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94_res = merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94_select(merged_0_reconstruct_lp138_buf141, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<64, 256>(result, merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_94_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95_res = merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95_select(merged_0_reconstruct_lp138_buf141, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<96, 256>(result, merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_95_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96_res = merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96_select(merged_0_reconstruct_lp138_buf141, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<128, 256>(result, merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_96_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97_res = merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97_select(merged_0_reconstruct_lp138_buf141, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<160, 256>(result, merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_97_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98_res = merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98_select(merged_0_reconstruct_lp138_buf141, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<192, 256>(result, merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_98_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99_res = merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99_select(merged_0_reconstruct_lp138_buf141, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<224, 256>(result, merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_99_res);
	return result;
}

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106_to_merged_1_merged_1_reconstruct_lp129131_merged684_187_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 513
	// # of read delays: 513
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
	fifo<hw_uint<32> , 513> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(512 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107_to_merged_1_merged_1_reconstruct_lp129131_merged684_189_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 513
	// # of read delays: 513
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
	fifo<hw_uint<32> , 513> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(512 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108_to_merged_1_merged_1_reconstruct_lp129131_merged684_191_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 513
	// # of read delays: 513
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
	fifo<hw_uint<32> , 513> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(512 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109_to_merged_1_merged_1_reconstruct_lp129131_merged684_193_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 513
	// # of read delays: 513
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
	fifo<hw_uint<32> , 513> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(512 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1[3 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1[2 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1[1 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1[4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // # of banks: 4
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106_to_merged_1_merged_1_reconstruct_lp129131_merged684_187_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106_to_merged_1_merged_1_reconstruct_lp129131_merged684_187;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107_to_merged_1_merged_1_reconstruct_lp129131_merged684_189_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107_to_merged_1_merged_1_reconstruct_lp129131_merged684_189;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108_to_merged_1_merged_1_reconstruct_lp129131_merged684_191_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108_to_merged_1_merged_1_reconstruct_lp129131_merged684_191;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109_to_merged_1_merged_1_reconstruct_lp129131_merged684_193_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109_to_merged_1_merged_1_reconstruct_lp129131_merged684_193;
};



inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106_to_merged_1_merged_1_reconstruct_lp129131_merged684_187.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107_to_merged_1_merged_1_reconstruct_lp129131_merged684_189.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108_to_merged_1_merged_1_reconstruct_lp129131_merged684_191.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109_to_merged_1_merged_1_reconstruct_lp129131_merged684_193.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109);
}

inline hw_uint<32>  merged_1_merged_1_reconstruct_lp129131_merged684_187_select(merged_1_cache& merged_1, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_reconstruct_lp129131_merged684_187 read pattern: { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1[3 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106_to_merged_1_merged_1_reconstruct_lp129131_merged684_187.peek(/* one reader or all rams */ (-255 + merged_1_reconstruct_lp129131 == 0 && -1022 + merged_1_reconstruct_lp129130 == 0) ? (256) : (254 - merged_1_reconstruct_lp129131 >= 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (512) : (-1023 + merged_1_reconstruct_lp129130 == 0 && 254 - merged_1_reconstruct_lp129131 >= 0) ? ((255 - merged_1_reconstruct_lp129131)) : (-255 + merged_1_reconstruct_lp129131 == 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (512) : (-1022 + merged_1_reconstruct_lp129130 == 0 && 254 - merged_1_reconstruct_lp129131 >= 0) ? ((511 - merged_1_reconstruct_lp129131)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_reconstruct_lp129131_merged684_189_select(merged_1_cache& merged_1, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_reconstruct_lp129131_merged684_189 read pattern: { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1[2 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107_to_merged_1_merged_1_reconstruct_lp129131_merged684_189.peek(/* one reader or all rams */ (-255 + merged_1_reconstruct_lp129131 == 0 && -1022 + merged_1_reconstruct_lp129130 == 0) ? (256) : (254 - merged_1_reconstruct_lp129131 >= 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (512) : (-1023 + merged_1_reconstruct_lp129130 == 0 && 254 - merged_1_reconstruct_lp129131 >= 0) ? ((255 - merged_1_reconstruct_lp129131)) : (-255 + merged_1_reconstruct_lp129131 == 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (512) : (-1022 + merged_1_reconstruct_lp129130 == 0 && 254 - merged_1_reconstruct_lp129131 >= 0) ? ((511 - merged_1_reconstruct_lp129131)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_reconstruct_lp129131_merged684_191_select(merged_1_cache& merged_1, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_reconstruct_lp129131_merged684_191 read pattern: { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1[1 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108_to_merged_1_merged_1_reconstruct_lp129131_merged684_191.peek(/* one reader or all rams */ (-255 + merged_1_reconstruct_lp129131 == 0 && -1022 + merged_1_reconstruct_lp129130 == 0) ? (256) : (254 - merged_1_reconstruct_lp129131 >= 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (512) : (-1023 + merged_1_reconstruct_lp129130 == 0 && 254 - merged_1_reconstruct_lp129131 >= 0) ? ((255 - merged_1_reconstruct_lp129131)) : (-255 + merged_1_reconstruct_lp129131 == 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (512) : (-1022 + merged_1_reconstruct_lp129130 == 0 && 254 - merged_1_reconstruct_lp129131 >= 0) ? ((511 - merged_1_reconstruct_lp129131)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_reconstruct_lp129131_merged684_193_select(merged_1_cache& merged_1, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_reconstruct_lp129131_merged684_193 read pattern: { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1[4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109_to_merged_1_merged_1_reconstruct_lp129131_merged684_193.peek(/* one reader or all rams */ (-255 + merged_1_reconstruct_lp129131 == 0 && -1022 + merged_1_reconstruct_lp129130 == 0) ? (256) : (254 - merged_1_reconstruct_lp129131 >= 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (512) : (-1023 + merged_1_reconstruct_lp129130 == 0 && 254 - merged_1_reconstruct_lp129131 >= 0) ? ((255 - merged_1_reconstruct_lp129131)) : (-255 + merged_1_reconstruct_lp129131 == 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (512) : (-1022 + merged_1_reconstruct_lp129130 == 0 && 254 - merged_1_reconstruct_lp129131 >= 0) ? ((511 - merged_1_reconstruct_lp129131)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged684_read
//	merged_1_merged_1_reconstruct_lp129131_merged684_187
//	merged_1_merged_1_reconstruct_lp129131_merged684_189
//	merged_1_merged_1_reconstruct_lp129131_merged684_191
//	merged_1_merged_1_reconstruct_lp129131_merged684_193
inline hw_uint<128> merged_1_merged_1_reconstruct_lp129131_merged684_read_bundle_read(merged_1_cache& merged_1, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_1_merged_1_reconstruct_lp129131_merged684_187
    // merged_1_merged_1_reconstruct_lp129131_merged684_189
    // merged_1_merged_1_reconstruct_lp129131_merged684_191
    // merged_1_merged_1_reconstruct_lp129131_merged684_193

	hw_uint<128> result;
	hw_uint<32>  merged_1_merged_1_reconstruct_lp129131_merged684_187_res = merged_1_merged_1_reconstruct_lp129131_merged684_187_select(merged_1, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 128>(result, merged_1_merged_1_reconstruct_lp129131_merged684_187_res);
	hw_uint<32>  merged_1_merged_1_reconstruct_lp129131_merged684_189_res = merged_1_merged_1_reconstruct_lp129131_merged684_189_select(merged_1, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<32, 128>(result, merged_1_merged_1_reconstruct_lp129131_merged684_189_res);
	hw_uint<32>  merged_1_merged_1_reconstruct_lp129131_merged684_191_res = merged_1_merged_1_reconstruct_lp129131_merged684_191_select(merged_1, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<64, 128>(result, merged_1_merged_1_reconstruct_lp129131_merged684_191_res);
	hw_uint<32>  merged_1_merged_1_reconstruct_lp129131_merged684_193_res = merged_1_merged_1_reconstruct_lp129131_merged684_193_select(merged_1, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<96, 128>(result, merged_1_merged_1_reconstruct_lp129131_merged684_193_res);
	return result;
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_write
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109
inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_write_bundle_write(hw_uint<128>& pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_write, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_write.extract<0, 31>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_106_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_write.extract<32, 63>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_107_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_write.extract<64, 95>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_108_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_write.extract<96, 127>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_109_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
}

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_cache {
  // Reader addrs...
    // { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[3 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[3 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[2 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[2 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[1 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[1 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // # of banks: 8
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27;
};



inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183);
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184);
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185);
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186);
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[3 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[3 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[2 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[2 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[1 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[1 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged686[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132[4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_to_merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged684_write
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186
inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_write_bundle_write(hw_uint<128>& merged_1_reconstruct_lp129131_merged684_write, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_res = merged_1_reconstruct_lp129131_merged684_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_183_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_res = merged_1_reconstruct_lp129131_merged684_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_184_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_res = merged_1_reconstruct_lp129131_merged684_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_185_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_res = merged_1_reconstruct_lp129131_merged684_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_186_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
}

// us_merged_1_reconstruct_lp129_buf132144_merged686_read
//	merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20
//	merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21
//	merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22
//	merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23
//	merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24
//	merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25
//	merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26
//	merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27
inline hw_uint<256> merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_read_bundle_read(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20
    // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21
    // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22
    // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23
    // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24
    // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25
    // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26
    // merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27

	hw_uint<256> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20_res = merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20_select(merged_1_reconstruct_lp129_buf132, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<0, 256>(result, merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_20_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21_res = merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21_select(merged_1_reconstruct_lp129_buf132, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<32, 256>(result, merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_21_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22_res = merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22_select(merged_1_reconstruct_lp129_buf132, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<64, 256>(result, merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_22_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23_res = merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23_select(merged_1_reconstruct_lp129_buf132, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<96, 256>(result, merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_23_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24_res = merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24_select(merged_1_reconstruct_lp129_buf132, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<128, 256>(result, merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_24_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25_res = merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25_select(merged_1_reconstruct_lp129_buf132, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<160, 256>(result, merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_25_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26_res = merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26_select(merged_1_reconstruct_lp129_buf132, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<192, 256>(result, merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_26_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27_res = merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27_select(merged_1_reconstruct_lp129_buf132, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<224, 256>(result, merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_27_res);
	return result;
}

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[7 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[6 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[5 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[4 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[3 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[2 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[1 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // # of banks: 8
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218;
};



inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[7 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[6 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[5 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[4 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[3 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[2 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[1 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218 read pattern: { merged_0_reconstruct_lp138140_merged689[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142[8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged689_read
//	merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204
//	merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206
//	merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208
//	merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210
//	merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212
//	merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214
//	merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216
//	merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218
inline hw_uint<256> merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204
    // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206
    // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208
    // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210
    // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212
    // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214
    // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216
    // merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218

	hw_uint<256> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204_res = merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_204_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206_res = merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_206_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208_res = merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<64, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_208_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210_res = merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<96, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_210_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212_res = merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<128, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_212_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214_res = merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<160, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_214_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216_res = merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<192, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_216_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218_res = merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<224, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_218_res);
	return result;
}

// us_merged_1_reconstruct_lp129_buf132144_merged686_write
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19
inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_write_bundle_write(hw_uint<256>& us_merged_1_reconstruct_lp129_buf132144_merged686_write, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12_res = us_merged_1_reconstruct_lp129_buf132144_merged686_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_12_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13_res = us_merged_1_reconstruct_lp129_buf132144_merged686_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_13_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14_res = us_merged_1_reconstruct_lp129_buf132144_merged686_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_14_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15_res = us_merged_1_reconstruct_lp129_buf132144_merged686_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_15_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16_res = us_merged_1_reconstruct_lp129_buf132144_merged686_write.extract<128, 159>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_16_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17_res = us_merged_1_reconstruct_lp129_buf132144_merged686_write.extract<160, 191>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_17_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18_res = us_merged_1_reconstruct_lp129_buf132144_merged686_write.extract<192, 223>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_18_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19_res = us_merged_1_reconstruct_lp129_buf132144_merged686_write.extract<224, 255>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_19_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
}

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100_to_merged_2_merged_2_reconstruct_lp120122_merged679_179_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101_to_merged_2_merged_2_reconstruct_lp120122_merged679_181_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120122_merged679[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2[1 + 2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
    // { merged_2_reconstruct_lp120122_merged679[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2[2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // # of banks: 2
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100_to_merged_2_merged_2_reconstruct_lp120122_merged679_179_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100_to_merged_2_merged_2_reconstruct_lp120122_merged679_179;
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101_to_merged_2_merged_2_reconstruct_lp120122_merged679_181_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101_to_merged_2_merged_2_reconstruct_lp120122_merged679_181;
};



inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100_to_merged_2_merged_2_reconstruct_lp120122_merged679_179.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100);
}

inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101_to_merged_2_merged_2_reconstruct_lp120122_merged679_181.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101);
}

inline hw_uint<32>  merged_2_merged_2_reconstruct_lp120122_merged679_179_select(merged_2_cache& merged_2, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_merged_2_reconstruct_lp120122_merged679_179 read pattern: { merged_2_reconstruct_lp120122_merged679[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2[1 + 2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100_to_merged_2_merged_2_reconstruct_lp120122_merged679_179.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100;
  return 0;
}

inline hw_uint<32>  merged_2_merged_2_reconstruct_lp120122_merged679_181_select(merged_2_cache& merged_2, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_merged_2_reconstruct_lp120122_merged679_181 read pattern: { merged_2_reconstruct_lp120122_merged679[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2[2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101_to_merged_2_merged_2_reconstruct_lp120122_merged679_181.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120122_merged679_read
//	merged_2_merged_2_reconstruct_lp120122_merged679_179
//	merged_2_merged_2_reconstruct_lp120122_merged679_181
inline hw_uint<64> merged_2_merged_2_reconstruct_lp120122_merged679_read_bundle_read(merged_2_cache& merged_2, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_2_merged_2_reconstruct_lp120122_merged679_179
    // merged_2_merged_2_reconstruct_lp120122_merged679_181

	hw_uint<64> result;
	hw_uint<32>  merged_2_merged_2_reconstruct_lp120122_merged679_179_res = merged_2_merged_2_reconstruct_lp120122_merged679_179_select(merged_2, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 64>(result, merged_2_merged_2_reconstruct_lp120122_merged679_179_res);
	hw_uint<32>  merged_2_merged_2_reconstruct_lp120122_merged679_181_res = merged_2_merged_2_reconstruct_lp120122_merged679_181_select(merged_2, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<32, 64>(result, merged_2_merged_2_reconstruct_lp120122_merged679_181_res);
	return result;
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_write
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101
inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_write_bundle_write(hw_uint<64>& pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_write, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_write.extract<0, 31>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_100_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_write.extract<32, 63>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_101_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
}

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_cache {
  // Reader addrs...
    // { us_merged_2_reconstruct_lp120_buf123135_merged681[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123[2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged681[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123[2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged681[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123[1 + 2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged681[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123[1 + 2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // # of banks: 4
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10;
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11;
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8;
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9;
};



inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177);
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177);
}

inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178);
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged681[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123[2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 254 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((255 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged681[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123[2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 254 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((255 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged681[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123[1 + 2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 254 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((255 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged681[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123[1 + 2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_to_merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 254 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((255 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120122_merged679_write
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178
inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_write_bundle_write(hw_uint<64>& merged_2_reconstruct_lp120122_merged679_write, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_res = merged_2_reconstruct_lp120122_merged679_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_write(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_177_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_res = merged_2_reconstruct_lp120122_merged679_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_write(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_178_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
}

// us_merged_2_reconstruct_lp120_buf123135_merged681_read
//	merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8
//	merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9
//	merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10
//	merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11
inline hw_uint<128> merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_read_bundle_read(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8
    // merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9
    // merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10
    // merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11

	hw_uint<128> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8_res = merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8_select(merged_2_reconstruct_lp120_buf123, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<0, 128>(result, merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_8_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9_res = merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9_select(merged_2_reconstruct_lp120_buf123, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<32, 128>(result, merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_9_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10_res = merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10_select(merged_2_reconstruct_lp120_buf123, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<64, 128>(result, merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_10_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11_res = merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11_select(merged_2_reconstruct_lp120_buf123, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<96, 128>(result, merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_11_res);
	return result;
}

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133[3 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133[2 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133[1 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133[4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // # of banks: 4
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194;
};



inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188 read pattern: { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133[3 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190 read pattern: { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133[2 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192 read pattern: { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133[1 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194 read pattern: { merged_1_reconstruct_lp129131_merged684[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133[4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged684_read
//	merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188
//	merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190
//	merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192
//	merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194
inline hw_uint<128> merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188
    // merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190
    // merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192
    // merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194

	hw_uint<128> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188_res = merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 128>(result, merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_188_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190_res = merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<32, 128>(result, merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_190_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192_res = merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<64, 128>(result, merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_192_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194_res = merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<96, 128>(result, merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_194_res);
	return result;
}

// us_merged_2_reconstruct_lp120_buf123135_merged681_write
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7
inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_write_bundle_write(hw_uint<128>& us_merged_2_reconstruct_lp120_buf123135_merged681_write, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4_res = us_merged_2_reconstruct_lp120_buf123135_merged681_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_4_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5_res = us_merged_2_reconstruct_lp120_buf123135_merged681_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_5_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6_res = us_merged_2_reconstruct_lp120_buf123135_merged681_write.extract<64, 95>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_6_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7_res = us_merged_2_reconstruct_lp120_buf123135_merged681_write.extract<96, 127>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_7_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
}

struct merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_2_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_3_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_cache {
  // Reader addrs...
    // { us_merged_3126_merged676[root = 0, us_merged_3125, us_merged_3126] -> merged_3[us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 255 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
    // { us_merged_3126_merged676[root = 0, us_merged_3125, us_merged_3126] -> merged_3[us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 255 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // # of banks: 2
  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_2_cache merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_2;
  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_3_cache merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_3;
};



inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_write(hw_uint<32> & merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_2.push(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174);
  merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_3.push(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174);
}

inline hw_uint<32>  merged_3_us_merged_3126_merged676_2_select(merged_3_cache& merged_3, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us_merged_3126_merged676_2 read pattern: { us_merged_3126_merged676[root = 0, us_merged_3125, us_merged_3126] -> merged_3[us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 255 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us_merged_3126_merged676[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 18] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 17] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174 = merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_2.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 254 - us_merged_3126 >= 0) ? ((255 - us_merged_3126)) : 0);
  return value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174;
  return 0;
}

inline hw_uint<32>  merged_3_us_merged_3126_merged676_3_select(merged_3_cache& merged_3, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us_merged_3126_merged676_3 read pattern: { us_merged_3126_merged676[root = 0, us_merged_3125, us_merged_3126] -> merged_3[us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 255 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us_merged_3126_merged676[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 18] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 17] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174 = merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_to_merged_3_us_merged_3126_merged676_3.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 254 - us_merged_3126 >= 0) ? ((255 - us_merged_3126)) : 0);
  return value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174;
  return 0;
}

// # of bundles = 2
// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_write
//	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174
inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_write_bundle_write(hw_uint<32>& pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_write, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
	hw_uint<32>  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_res = pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_write.extract<0, 31>();
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_write(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_174_res, merged_3, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
}

// us_merged_3126_merged676_read
//	merged_3_us_merged_3126_merged676_2
//	merged_3_us_merged_3126_merged676_3
inline hw_uint<64> merged_3_us_merged_3126_merged676_read_bundle_read(merged_3_cache& merged_3, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_3_us_merged_3126_merged676_2
    // merged_3_us_merged_3126_merged676_3

	hw_uint<64> result;
	hw_uint<32>  merged_3_us_merged_3126_merged676_2_res = merged_3_us_merged_3126_merged676_2_select(merged_3, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<0, 64>(result, merged_3_us_merged_3126_merged676_2_res);
	hw_uint<32>  merged_3_us_merged_3126_merged676_3_res = merged_3_us_merged_3126_merged676_3_select(merged_3, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<32, 64>(result, merged_3_us_merged_3126_merged676_3_res);
	return result;
}

struct merged_3_us124_us_merged_3126_merged676_0_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_180_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_us_merged_3126_merged676_1_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_182_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120122_merged679[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124[1 + 2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
    // { merged_2_reconstruct_lp120122_merged679[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124[2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // # of banks: 2
  merged_3_us124_us_merged_3126_merged676_0_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_180_cache merged_3_us124_us_merged_3126_merged676_0_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_180;
  merged_3_us124_us_merged_3126_merged676_1_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_182_cache merged_3_us124_us_merged_3126_merged676_1_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_182;
};



inline void merged_3_us124_us_merged_3126_merged676_0_write(hw_uint<32> & merged_3_us124_us_merged_3126_merged676_0, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us_merged_3126_merged676_0_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_180.push(merged_3_us124_us_merged_3126_merged676_0);
}

inline void merged_3_us124_us_merged_3126_merged676_1_write(hw_uint<32> & merged_3_us124_us_merged_3126_merged676_1, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us_merged_3126_merged676_1_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_182.push(merged_3_us124_us_merged_3126_merged676_1);
}

inline hw_uint<32>  merged_3_us124_merged_2_reconstruct_lp120122_merged679_180_select(merged_3_us124_cache& merged_3_us124, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_merged_2_reconstruct_lp120122_merged679_180 read pattern: { merged_2_reconstruct_lp120122_merged679[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124[1 + 2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_3126_merged676[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 18] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_3_us124_us_merged_3126_merged676_0 = merged_3_us124.merged_3_us124_us_merged_3126_merged676_0_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_180.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us_merged_3126_merged676_0;
  return 0;
}

inline hw_uint<32>  merged_3_us124_merged_2_reconstruct_lp120122_merged679_182_select(merged_3_us124_cache& merged_3_us124, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_merged_2_reconstruct_lp120122_merged679_182 read pattern: { merged_2_reconstruct_lp120122_merged679[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124[2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_3126_merged676[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 18] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_3_us124_us_merged_3126_merged676_1 = merged_3_us124.merged_3_us124_us_merged_3126_merged676_1_to_merged_3_us124_merged_2_reconstruct_lp120122_merged679_182.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us_merged_3126_merged676_1;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120122_merged679_read
//	merged_3_us124_merged_2_reconstruct_lp120122_merged679_180
//	merged_3_us124_merged_2_reconstruct_lp120122_merged679_182
inline hw_uint<64> merged_3_us124_merged_2_reconstruct_lp120122_merged679_read_bundle_read(merged_3_us124_cache& merged_3_us124, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_3_us124_merged_2_reconstruct_lp120122_merged679_180
    // merged_3_us124_merged_2_reconstruct_lp120122_merged679_182

	hw_uint<64> result;
	hw_uint<32>  merged_3_us124_merged_2_reconstruct_lp120122_merged679_180_res = merged_3_us124_merged_2_reconstruct_lp120122_merged679_180_select(merged_3_us124, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 64>(result, merged_3_us124_merged_2_reconstruct_lp120122_merged679_180_res);
	hw_uint<32>  merged_3_us124_merged_2_reconstruct_lp120122_merged679_182_res = merged_3_us124_merged_2_reconstruct_lp120122_merged679_182_select(merged_3_us124, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<32, 64>(result, merged_3_us124_merged_2_reconstruct_lp120122_merged679_182_res);
	return result;
}

// us_merged_3126_merged676_write
//	merged_3_us124_us_merged_3126_merged676_0
//	merged_3_us124_us_merged_3126_merged676_1
inline void merged_3_us124_us_merged_3126_merged676_write_bundle_write(hw_uint<64>& us_merged_3126_merged676_write, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
	hw_uint<32>  merged_3_us124_us_merged_3126_merged676_0_res = us_merged_3126_merged676_write.extract<0, 31>();
	merged_3_us124_us_merged_3126_merged676_0_write(merged_3_us124_us_merged_3126_merged676_0_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
	hw_uint<32>  merged_3_us124_us_merged_3126_merged676_1_res = us_merged_3126_merged676_write.extract<32, 63>();
	merged_3_us124_us_merged_3126_merged676_1_write(merged_3_us124_us_merged_3126_merged676_1_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
}

// Total re-use buffer capacity: 1512192 bits


// Operation logic
inline void pw_math_in0_oc02_merged620(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in0_oc, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02) {
  // Dynamic address computation

	// Consume: in0_oc
	auto in0_oc__lp__lp_8_m_pw_math_in0_oc02__p__7_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value = in0_oc.read();
	auto compute_result = pw_math_in0_oc02_cu618(in0_oc__lp__lp_8_m_pw_math_in0_oc02__p__7_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value);
	// Produce: in0
	in0_pw_math_in0_oc02_merged620_write_bundle_write(/* arg names */compute_result, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_in1_oc46_merged623(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in1_oc, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46) {
  // Dynamic address computation

	// Consume: in1_oc
	auto in1_oc__lp__lp_8_m_pw_math_in1_oc46__p__7_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value = in1_oc.read();
	auto compute_result = pw_math_in1_oc46_cu621(in1_oc__lp__lp_8_m_pw_math_in1_oc46__p__7_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value);
	// Produce: in1
	in1_pw_math_in1_oc46_merged623_write_bundle_write(/* arg names */compute_result, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_reconstruct_lp138140_merged689(merged_0_cache& merged_0, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140) {
  // Dynamic address computation

	// Consume: merged_0
	auto merged_0__lp_8_m_merged_0_reconstruct_lp138140__p__7_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_0_merged_0_reconstruct_lp138140_merged689_read_bundle_read(merged_0/* source_delay */, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_1_reconstruct_lp129_buf132_us142
	auto merged_1_reconstruct_lp129_buf132_us142__lp_8_m_merged_0_reconstruct_lp138140__p__7_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_1_reconstruct_lp129_buf132_us142_merged_0_reconstruct_lp138140_merged689_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142/* source_delay */, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_reconstruct_lp138140_cu687(merged_0__lp_8_m_merged_0_reconstruct_lp138140__p__7_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value, merged_1_reconstruct_lp129_buf132_us142__lp_8_m_merged_0_reconstruct_lp138140__p__7_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value);
	// Produce: merged_0_reconstruct_lp138_buf141
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged689_write_bundle_write(/* arg names */compute_result, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_110_merged626(in0_cache& in0, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110) {
  // Dynamic address computation

	// Consume: in0
	auto in0_2_m__lp__lp_4_m_gp_in0_110__p__3_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value = in0_gp_in0_110_merged626_read_bundle_read(in0/* source_delay */, root, gp_in0_19, gp_in0_110, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_110_cu624(in0_2_m__lp__lp_4_m_gp_in0_110__p__3_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in0_1_buf8
	gp_in0_1_buf8_gp_in0_110_merged626_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_merged_0_reconstruct_lp138_buf141147149_merged692(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */out, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141
	auto merged_0_reconstruct_lp138_buf141__lp_8_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__7_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value = merged_0_reconstruct_lp138_buf141_pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_read_bundle_read(merged_0_reconstruct_lp138_buf141/* source_delay */, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_merged_0_reconstruct_lp138_buf141147149_cu690(merged_0_reconstruct_lp138_buf141__lp_8_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__7_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value);
	// Produce: out
	out.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_374_merged312_sm326_0538(gp_in1_2_buf64_cache& gp_in1_2_buf64, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64_2_m__lp_1_m_gp_in1_374__p__0_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value = gp_in1_2_buf64_gp_in1_374_merged312_sm326_0538_read_bundle_read(gp_in1_2_buf64/* source_delay */, root, gp_in1_373, gp_in1_374, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_374_cu310(gp_in1_2_buf64_2_m__lp_1_m_gp_in1_374__p__0_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value);
	// Produce: gp_in1_3_buf72
	gp_in1_3_buf72_gp_in1_374_merged312_sm326_0538_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72, root, gp_in1_373, gp_in1_374, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544(gp_in0_3_buf24_cache& gp_in0_3_buf24, gp_in1_3_buf72_cache& gp_in1_3_buf72, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in0_3_buf24_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_read_bundle_read(gp_in0_3_buf24/* source_delay */, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in1_3_buf72_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_read_bundle_read(gp_in1_3_buf72/* source_delay */, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_float_average(gp_in0_3_buf24__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value, gp_in1_3_buf72__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value);
	// Produce: merged_3
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544_write_bundle_write(/* arg names */compute_result, merged_3, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_218_merged629(gp_in0_1_buf8_cache& gp_in0_1_buf8, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8_2_m__lp__lp_2_m_gp_in0_218__p__1_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value = gp_in0_1_buf8_gp_in0_218_merged629_read_bundle_read(gp_in0_1_buf8/* source_delay */, root, gp_in0_217, gp_in0_218, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_218_cu627(gp_in0_1_buf8_2_m__lp__lp_2_m_gp_in0_218__p__1_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in0_2_buf16
	gp_in0_2_buf16_gp_in0_218_merged629_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_238_merged634(gp_in0_2_buf16_cache& gp_in0_2_buf16, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp_2_m_lp_in0_238__p__1_rp__p_1_c_____lp_in0_237_p_1_value = gp_in0_2_buf16_lp_in0_238_merged634_read_bundle_read(gp_in0_2_buf16/* source_delay */, root, lp_in0_237, lp_in0_238, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_3_buf24_us32
	auto gp_in0_3_buf24_us32__lp_2_m_lp_in0_238__p__1_rp__p_0_c_____lp_in0_237_p_0_value = gp_in0_3_buf24_us32_lp_in0_238_merged634_read_bundle_read(gp_in0_3_buf24_us32/* source_delay */, root, lp_in0_237, lp_in0_238, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_238_cu632(gp_in0_2_buf16__lp_2_m_lp_in0_238__p__1_rp__p_1_c_____lp_in0_237_p_1_value, gp_in0_3_buf24_us32__lp_2_m_lp_in0_238__p__1_rp__p_0_c_____lp_in0_237_p_0_value);
	// Produce: lp_in0_2_buf36
	lp_in0_2_buf36_lp_in0_238_merged634_write_bundle_write(/* arg names */compute_result, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_3_buf2434_merged631(gp_in0_3_buf24_cache& gp_in0_3_buf24, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24_floor_lp__lp_2_m_us_gp_in0_3_buf2434__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value = gp_in0_3_buf24_us_gp_in0_3_buf2434_merged631_read_bundle_read(gp_in0_3_buf24/* source_delay */, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_3_buf2434_cu630(gp_in0_3_buf24_floor_lp__lp_2_m_us_gp_in0_3_buf2434__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value);
	// Produce: gp_in0_3_buf24_us32
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged631_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_2_buf1642_merged636(gp_in0_2_buf16_cache& gp_in0_2_buf16, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16_floor_lp__lp_4_m_us_gp_in0_2_buf1642__p__3_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value = gp_in0_2_buf16_us_gp_in0_2_buf1642_merged636_read_bundle_read(gp_in0_2_buf16/* source_delay */, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_2_buf1642_cu635(gp_in0_2_buf16_floor_lp__lp_4_m_us_gp_in0_2_buf1642__p__3_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value);
	// Produce: gp_in0_2_buf16_us40
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged636_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_1_buf850_merged641(gp_in0_1_buf8_cache& gp_in0_1_buf8, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8_floor_lp__lp_8_m_us_gp_in0_1_buf850__p__7_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value = gp_in0_1_buf8_us_gp_in0_1_buf850_merged641_read_bundle_read(gp_in0_1_buf8/* source_delay */, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_1_buf850_cu640(gp_in0_1_buf8_floor_lp__lp_8_m_us_gp_in0_1_buf850__p__7_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value);
	// Produce: gp_in0_1_buf8_us48
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged641_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_146_merged639(gp_in0_1_buf8_cache& gp_in0_1_buf8, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp_4_m_lp_in0_146__p__3_rp__p_3_c_____lp_in0_145_p_3_value = gp_in0_1_buf8_lp_in0_146_merged639_read_bundle_read(gp_in0_1_buf8/* source_delay */, root, lp_in0_145, lp_in0_146, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_2_buf16_us40
	auto gp_in0_2_buf16_us40__lp_4_m_lp_in0_146__p__3_rp__p_0_c_____lp_in0_145_p_0_value = gp_in0_2_buf16_us40_lp_in0_146_merged639_read_bundle_read(gp_in0_2_buf16_us40/* source_delay */, root, lp_in0_145, lp_in0_146, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_146_cu637(gp_in0_1_buf8__lp_4_m_lp_in0_146__p__3_rp__p_3_c_____lp_in0_145_p_3_value, gp_in0_2_buf16_us40__lp_4_m_lp_in0_146__p__3_rp__p_0_c_____lp_in0_145_p_0_value);
	// Produce: lp_in0_1_buf44
	lp_in0_1_buf44_lp_in0_146_merged639_write_bundle_write(/* arg names */compute_result, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_054_merged644(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, in0_cache& in0, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48
	auto gp_in0_1_buf8_us48__lp_8_m_lp_in0_054__p__7_rp__p_0_c_____lp_in0_053_p_0_value = gp_in0_1_buf8_us48_lp_in0_054_merged644_read_bundle_read(gp_in0_1_buf8_us48/* source_delay */, root, lp_in0_053, lp_in0_054, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in0
	auto in0__lp_8_m_lp_in0_054__p__7_rp__p_7_c_____lp_in0_053_p_7_value = in0_lp_in0_054_merged644_read_bundle_read(in0/* source_delay */, root, lp_in0_053, lp_in0_054, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_054_cu642(gp_in0_1_buf8_us48__lp_8_m_lp_in0_054__p__7_rp__p_0_c_____lp_in0_053_p_0_value, in0__lp_8_m_lp_in0_054__p__7_rp__p_7_c_____lp_in0_053_p_7_value);
	// Produce: lp_in0_0_buf52
	lp_in0_0_buf52_lp_in0_054_merged644_write_bundle_write(/* arg names */compute_result, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_266_merged650(gp_in1_1_buf56_cache& gp_in1_1_buf56, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56_2_m__lp__lp_2_m_gp_in1_266__p__1_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value = gp_in1_1_buf56_gp_in1_266_merged650_read_bundle_read(gp_in1_1_buf56/* source_delay */, root, gp_in1_265, gp_in1_266, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_266_cu648(gp_in1_1_buf56_2_m__lp__lp_2_m_gp_in1_266__p__1_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in1_2_buf64
	gp_in1_2_buf64_gp_in1_266_merged650_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_158_merged647(in1_cache& in1, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158) {
  // Dynamic address computation

	// Consume: in1
	auto in1_2_m__lp__lp_4_m_gp_in1_158__p__3_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value = in1_gp_in1_158_merged647_read_bundle_read(in1/* source_delay */, root, gp_in1_157, gp_in1_158, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_158_cu645(in1_2_m__lp__lp_4_m_gp_in1_158__p__3_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in1_1_buf56
	gp_in1_1_buf56_gp_in1_158_merged647_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_286_merged655(gp_in1_2_buf64_cache& gp_in1_2_buf64, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp_2_m_lp_in1_286__p__1_rp__p_1_c_____lp_in1_285_p_1_value = gp_in1_2_buf64_lp_in1_286_merged655_read_bundle_read(gp_in1_2_buf64/* source_delay */, root, lp_in1_285, lp_in1_286, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72_us80
	auto gp_in1_3_buf72_us80__lp_2_m_lp_in1_286__p__1_rp__p_0_c_____lp_in1_285_p_0_value = gp_in1_3_buf72_us80_lp_in1_286_merged655_read_bundle_read(gp_in1_3_buf72_us80/* source_delay */, root, lp_in1_285, lp_in1_286, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_286_cu653(gp_in1_2_buf64__lp_2_m_lp_in1_286__p__1_rp__p_1_c_____lp_in1_285_p_1_value, gp_in1_3_buf72_us80__lp_2_m_lp_in1_286__p__1_rp__p_0_c_____lp_in1_285_p_0_value);
	// Produce: lp_in1_2_buf84
	lp_in1_2_buf84_lp_in1_286_merged655_write_bundle_write(/* arg names */compute_result, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_2_buf6490_merged657(gp_in1_2_buf64_cache& gp_in1_2_buf64, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64_floor_lp__lp_4_m_us_gp_in1_2_buf6490__p__3_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value = gp_in1_2_buf64_us_gp_in1_2_buf6490_merged657_read_bundle_read(gp_in1_2_buf64/* source_delay */, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_2_buf6490_cu656(gp_in1_2_buf64_floor_lp__lp_4_m_us_gp_in1_2_buf6490__p__3_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value);
	// Produce: gp_in1_2_buf64_us88
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged657_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_3_buf7282_merged652(gp_in1_3_buf72_cache& gp_in1_3_buf72, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72_floor_lp__lp_2_m_us_gp_in1_3_buf7282__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value = gp_in1_3_buf72_us_gp_in1_3_buf7282_merged652_read_bundle_read(gp_in1_3_buf72/* source_delay */, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_3_buf7282_cu651(gp_in1_3_buf72_floor_lp__lp_2_m_us_gp_in1_3_buf7282__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value);
	// Produce: gp_in1_3_buf72_us80
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged652_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_194_merged660(gp_in1_1_buf56_cache& gp_in1_1_buf56, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp_4_m_lp_in1_194__p__3_rp__p_3_c_____lp_in1_193_p_3_value = gp_in1_1_buf56_lp_in1_194_merged660_read_bundle_read(gp_in1_1_buf56/* source_delay */, root, lp_in1_193, lp_in1_194, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_2_buf64_us88
	auto gp_in1_2_buf64_us88__lp_4_m_lp_in1_194__p__3_rp__p_0_c_____lp_in1_193_p_0_value = gp_in1_2_buf64_us88_lp_in1_194_merged660_read_bundle_read(gp_in1_2_buf64_us88/* source_delay */, root, lp_in1_193, lp_in1_194, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_194_cu658(gp_in1_1_buf56__lp_4_m_lp_in1_194__p__3_rp__p_3_c_____lp_in1_193_p_3_value, gp_in1_2_buf64_us88__lp_4_m_lp_in1_194__p__3_rp__p_0_c_____lp_in1_193_p_0_value);
	// Produce: lp_in1_1_buf92
	lp_in1_1_buf92_lp_in1_194_merged660_write_bundle_write(/* arg names */compute_result, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671(lp_in0_1_buf44_cache& lp_in0_1_buf44, lp_in1_1_buf92_cache& lp_in1_1_buf92, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44
	auto lp_in0_1_buf44__lp_4_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__3_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in0_1_buf44_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_read_bundle_read(lp_in0_1_buf44/* source_delay */, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_1_buf92
	auto lp_in1_1_buf92__lp_4_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__3_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in1_1_buf92_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_read_bundle_read(lp_in1_1_buf92/* source_delay */, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_cu669(lp_in0_1_buf44__lp_4_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__3_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value, lp_in1_1_buf92__lp_4_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__3_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value);
	// Produce: merged_1
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671_write_bundle_write(/* arg names */compute_result, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_1_buf5698_merged662(gp_in1_1_buf56_cache& gp_in1_1_buf56, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56_floor_lp__lp_8_m_us_gp_in1_1_buf5698__p__7_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value = gp_in1_1_buf56_us_gp_in1_1_buf5698_merged662_read_bundle_read(gp_in1_1_buf56/* source_delay */, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_1_buf5698_cu661(gp_in1_1_buf56_floor_lp__lp_8_m_us_gp_in1_1_buf5698__p__7_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value);
	// Produce: gp_in1_1_buf56_us96
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged662_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0102_merged665(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, in1_cache& in1, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96
	auto gp_in1_1_buf56_us96__lp_8_m_lp_in1_0102__p__7_rp__p_0_c_____lp_in1_0101_p_0_value = gp_in1_1_buf56_us96_lp_in1_0102_merged665_read_bundle_read(gp_in1_1_buf56_us96/* source_delay */, root, lp_in1_0101, lp_in1_0102, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in1
	auto in1__lp_8_m_lp_in1_0102__p__7_rp__p_7_c_____lp_in1_0101_p_7_value = in1_lp_in1_0102_merged665_read_bundle_read(in1/* source_delay */, root, lp_in1_0101, lp_in1_0102, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_0102_cu663(gp_in1_1_buf56_us96__lp_8_m_lp_in1_0102__p__7_rp__p_0_c_____lp_in1_0101_p_0_value, in1__lp_8_m_lp_in1_0102__p__7_rp__p_7_c_____lp_in1_0101_p_7_value);
	// Produce: lp_in1_0_buf100
	lp_in1_0_buf100_lp_in1_0102_merged665_write_bundle_write(/* arg names */compute_result, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674(lp_in0_2_buf36_cache& lp_in0_2_buf36, lp_in1_2_buf84_cache& lp_in1_2_buf84, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36
	auto lp_in0_2_buf36__lp_2_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__1_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in0_2_buf36_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_read_bundle_read(lp_in0_2_buf36/* source_delay */, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_2_buf84
	auto lp_in1_2_buf84__lp_2_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__1_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in1_2_buf84_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_read_bundle_read(lp_in1_2_buf84/* source_delay */, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_cu672(lp_in0_2_buf36__lp_2_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__1_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value, lp_in1_2_buf84__lp_2_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__1_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value);
	// Produce: merged_2
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674_write_bundle_write(/* arg names */compute_result, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668(lp_in0_0_buf52_cache& lp_in0_0_buf52, lp_in1_0_buf100_cache& lp_in1_0_buf100, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52
	auto lp_in0_0_buf52__lp_8_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__7_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in0_0_buf52_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_read_bundle_read(lp_in0_0_buf52/* source_delay */, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_0_buf100
	auto lp_in1_0_buf100__lp_8_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__7_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in1_0_buf100_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_read_bundle_read(lp_in1_0_buf100/* source_delay */, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_cu666(lp_in0_0_buf52__lp_8_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__7_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value, lp_in1_0_buf100__lp_8_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__7_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value);
	// Produce: merged_0
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668_write_bundle_write(/* arg names */compute_result, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_3126_merged676(merged_3_cache& merged_3, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126) {
  // Dynamic address computation

	// Consume: merged_3
	auto merged_3_floor_lp__lp_2_m_us_merged_3126__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value = merged_3_us_merged_3126_merged676_read_bundle_read(merged_3/* source_delay */, root, us_merged_3125, us_merged_3126, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_3126_cu675(merged_3_floor_lp__lp_2_m_us_merged_3126__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value);
	// Produce: merged_3_us124
	merged_3_us124_us_merged_3126_merged676_write_bundle_write(/* arg names */compute_result, merged_3_us124, root, us_merged_3125, us_merged_3126, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_reconstruct_lp120122_merged679(merged_2_cache& merged_2, merged_3_us124_cache& merged_3_us124, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122) {
  // Dynamic address computation

	// Consume: merged_2
	auto merged_2__lp_2_m_merged_2_reconstruct_lp120122__p__1_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_2_merged_2_reconstruct_lp120122_merged679_read_bundle_read(merged_2/* source_delay */, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_3_us124
	auto merged_3_us124__lp_2_m_merged_2_reconstruct_lp120122__p__1_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_3_us124_merged_2_reconstruct_lp120122_merged679_read_bundle_read(merged_3_us124/* source_delay */, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_reconstruct_lp120122_cu677(merged_2__lp_2_m_merged_2_reconstruct_lp120122__p__1_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value, merged_3_us124__lp_2_m_merged_2_reconstruct_lp120122__p__1_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value);
	// Produce: merged_2_reconstruct_lp120_buf123
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged679_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_2_reconstruct_lp120_buf123135_merged681(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123
	auto merged_2_reconstruct_lp120_buf123_floor_lp__lp_4_m_us_merged_2_reconstruct_lp120_buf123135__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value = merged_2_reconstruct_lp120_buf123_us_merged_2_reconstruct_lp120_buf123135_merged681_read_bundle_read(merged_2_reconstruct_lp120_buf123/* source_delay */, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_2_reconstruct_lp120_buf123135_cu680(merged_2_reconstruct_lp120_buf123_floor_lp__lp_4_m_us_merged_2_reconstruct_lp120_buf123135__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged681_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129131_merged684(merged_1_cache& merged_1, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131) {
  // Dynamic address computation

	// Consume: merged_1
	auto merged_1__lp_4_m_merged_1_reconstruct_lp129131__p__3_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_1_merged_1_reconstruct_lp129131_merged684_read_bundle_read(merged_1/* source_delay */, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_2_reconstruct_lp120_buf123_us133
	auto merged_2_reconstruct_lp120_buf123_us133__lp_4_m_merged_1_reconstruct_lp129131__p__3_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_2_reconstruct_lp120_buf123_us133_merged_1_reconstruct_lp129131_merged684_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133/* source_delay */, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129131_cu682(merged_1__lp_4_m_merged_1_reconstruct_lp129131__p__3_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value, merged_2_reconstruct_lp120_buf123_us133__lp_4_m_merged_1_reconstruct_lp129131__p__3_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged684_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_1_reconstruct_lp129_buf132144_merged686(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132
	auto merged_1_reconstruct_lp129_buf132_floor_lp__lp_8_m_us_merged_1_reconstruct_lp129_buf132144__p__7_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value = merged_1_reconstruct_lp129_buf132_us_merged_1_reconstruct_lp129_buf132144_merged686_read_bundle_read(merged_1_reconstruct_lp129_buf132/* source_delay */, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_1_reconstruct_lp129_buf132144_cu685(merged_1_reconstruct_lp129_buf132_floor_lp__lp_8_m_us_merged_1_reconstruct_lp129_buf132144__p__7_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged686_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_326_merged303_sm317_0368(gp_in0_2_buf16_cache& gp_in0_2_buf16, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16_2_m__lp_1_m_gp_in0_326__p__0_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value = gp_in0_2_buf16_gp_in0_326_merged303_sm317_0368_read_bundle_read(gp_in0_2_buf16/* source_delay */, root, gp_in0_325, gp_in0_326, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_326_cu301(gp_in0_2_buf16_2_m__lp_1_m_gp_in0_326__p__0_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value);
	// Produce: gp_in0_3_buf24
	gp_in0_3_buf24_gp_in0_326_merged303_sm317_0368_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24, root, gp_in0_325, gp_in0_326, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void two_in_blnd_8(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in0_oc, HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in1_oc, HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("two_in_blnd_8_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_cache gp_in0_1_buf8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_us48_cache gp_in0_1_buf8_us48;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_cache gp_in0_2_buf16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_us40_cache gp_in0_2_buf16_us40;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_cache gp_in0_3_buf24;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_us32_cache gp_in0_3_buf24_us32;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_cache gp_in1_1_buf56;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_us96_cache gp_in1_1_buf56_us96;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_cache gp_in1_2_buf64;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_us88_cache gp_in1_2_buf64_us88;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_cache gp_in1_3_buf72;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_us80_cache gp_in1_3_buf72_us80;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_cache in0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_cache in1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_0_buf52_cache lp_in0_0_buf52;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_1_buf44_cache lp_in0_1_buf44;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_2_buf36_cache lp_in0_2_buf36;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_0_buf100_cache lp_in1_0_buf100;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_1_buf92_cache lp_in1_1_buf92;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_2_buf84_cache lp_in1_2_buf84;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_cache merged_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_reconstruct_lp138_buf141_cache merged_0_reconstruct_lp138_buf141;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_cache merged_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_cache merged_1_reconstruct_lp129_buf132;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_us142_cache merged_1_reconstruct_lp129_buf132_us142;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_cache merged_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_cache merged_2_reconstruct_lp120_buf123;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_us133_cache merged_2_reconstruct_lp120_buf123_us133;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_cache merged_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_us124_cache merged_3_us124;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255; us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259; pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261; us_gp_in1_3_buf7282_merged652[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 22] : 0 <= d1 <= 511 and 0 <= d2 <= 255; lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 17] : 0 <= d1 <= 255 and 0 <= d2 <= 255; us_gp_in0_3_buf2434_merged631[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 12] : 0 <= d1 <= 511 and 0 <= d2 <= 255; us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; us_merged_3126_merged676[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 18] : 0 <= d1 <= 511 and 0 <= d2 <= 255; us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262; us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262; pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; lp_in1_286_merged655[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 255; merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255; us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259; gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255; merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261; pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 255; lp_in0_238_merged634[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 13] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
//   { gp_in1_374_merged312_sm326_0538[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 15] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for gp_in1_374_merged312_sm326_0538(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-15 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_merged_2_reconstruct_lp120_buf123135_merged681[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 26] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for us_merged_2_reconstruct_lp120_buf123135_merged681(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-26 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_218_merged629[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 3] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
// Condition for gp_in0_218_merged629(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 21] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-21 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_110_merged626[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 1] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
// Condition for gp_in0_110_merged626(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { us_gp_in1_3_buf7282_merged652[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 22] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for us_gp_in1_3_buf7282_merged652(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-22 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in0_054_merged644[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for lp_in0_054_merged644(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { lp_in1_0102_merged665[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 16] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for lp_in1_0102_merged665(((((-16 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { lp_in1_194_merged660[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 19] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for lp_in1_194_merged660(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-19 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 17] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-17 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_gp_in0_3_buf2434_merged631[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 12] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for us_gp_in0_3_buf2434_merged631(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-12 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_merged_1_reconstruct_lp129_buf132144_merged686[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for us_merged_1_reconstruct_lp129_buf132144_merged686(((((-28 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_merged_3126_merged676[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 18] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for us_merged_3126_merged676(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-18 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_gp_in0_1_buf850_merged641[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for us_gp_in0_1_buf850_merged641(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { pw_math_in0_oc02_merged620[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
// Condition for pw_math_in0_oc02_merged620(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { us_gp_in1_2_buf6490_merged657[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for us_gp_in1_2_buf6490_merged657(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-11 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { pw_math_in1_oc46_merged623[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
// Condition for pw_math_in1_oc46_merged623(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668(((((-20 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { lp_in0_146_merged639[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 8] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for lp_in0_146_merged639(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_gp_in1_1_buf5698_merged662[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 14] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for us_gp_in1_1_buf5698_merged662(((((-14 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { lp_in1_286_merged655[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for lp_in1_286_merged655(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-23 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138140_merged689[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for merged_0_reconstruct_lp138140_merged689(((((-29 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 30] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for pw_math_merged_0_reconstruct_lp138_buf141147149_merged692(((((-30 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120122_merged679[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for merged_2_reconstruct_lp120122_merged679(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-25 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_gp_in0_2_buf1642_merged636[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 6] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for us_gp_in0_2_buf1642_merged636(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_266_merged650[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 10] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
// Condition for gp_in1_266_merged650(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))
//   { gp_in0_326_merged303_sm317_0368[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 9] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for gp_in0_326_merged303_sm317_0368(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-9 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129131_merged684[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for merged_1_reconstruct_lp129131_merged684(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-27 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_158_merged647[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
// Condition for gp_in1_158_merged647(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-7 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-24 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in0_238_merged634[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 13] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for lp_in0_238_merged634(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-13 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 2061 and i2 >= 2 and i3 >= 2 and ((i1 >= 14 and 3 <= i2 <= 258 and 28 <= i3 <= 30) or (i1 <= 2055 and 2i3 >= 12 - i1 and 4i3 >= -249 + i2 and 4*floor((2 + i1)/4) >= -7 + i1 + 3i3) or ((2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 and 22 <= i3 <= 25) or ((2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 and 12 <= i3 <= 13) or ((i1) mod 2 = 0 and 14 <= i1 <= 2060 and 3 <= i2 <= 258 and 26 <= i3 <= 27)); [0, i1, i2, 8] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 7] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 262; [0, i1, i2, 6] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 1] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 262; [0, i1, i2, 20] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 16] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 14] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 5] : 0 <= i1 <= 2054 and 0 <= i2 <= 262; [0, i1, i2, 4] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 0] : 0 <= i1 <= 2054 and 0 <= i2 <= 262; [0, i1, i2, 21] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 19] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 18] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 17] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 15] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 11] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 10] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261; [0, i1, i2, 9] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2061; i1++) {
	    for (int i2 = 0; i2 <= 262; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          pw_math_in0_oc02_merged620(in0_oc /* buf name */, in0, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in0_110_merged626(in0 /* buf name */, gp_in0_1_buf8, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : 2055 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          us_gp_in0_1_buf850_merged641(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_us48, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 261 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))) {
	          gp_in0_218_merged629(gp_in0_1_buf8 /* buf name */, gp_in0_2_buf16, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : 2055 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          lp_in0_054_merged644(gp_in0_1_buf8_us48 /* buf name */, in0 /* buf name */, lp_in0_0_buf52, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          pw_math_in1_oc46_merged623(in1_oc /* buf name */, in1, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          us_gp_in0_2_buf1642_merged636(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_us40, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in1_158_merged647(in1 /* buf name */, gp_in1_1_buf56, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          lp_in0_146_merged639(gp_in0_1_buf8 /* buf name */, gp_in0_2_buf16_us40 /* buf name */, lp_in0_1_buf44, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          gp_in0_326_merged303_sm317_0368(gp_in0_2_buf16 /* buf name */, gp_in0_3_buf24, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 261 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))) {
	          gp_in1_266_merged650(gp_in1_1_buf56 /* buf name */, gp_in1_2_buf64, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          us_gp_in1_2_buf6490_merged657(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_us88, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          us_gp_in0_3_buf2434_merged631(gp_in0_3_buf24 /* buf name */, gp_in0_3_buf24_us32, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          lp_in0_238_merged634(gp_in0_2_buf16 /* buf name */, gp_in0_3_buf24_us32 /* buf name */, lp_in0_2_buf36, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : 2055 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          us_gp_in1_1_buf5698_merged662(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_us96, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          gp_in1_374_merged312_sm326_0538(gp_in1_2_buf64 /* buf name */, gp_in1_3_buf72, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : 2055 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          lp_in1_0102_merged665(gp_in1_1_buf56_us96 /* buf name */, in1 /* buf name */, lp_in1_0_buf100, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm336_0544(gp_in0_3_buf24 /* buf name */, gp_in1_3_buf72 /* buf name */, merged_3, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          us_merged_3126_merged676(merged_3 /* buf name */, merged_3_us124, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          lp_in1_194_merged660(gp_in1_1_buf56 /* buf name */, gp_in1_2_buf64_us88 /* buf name */, lp_in1_1_buf92, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	        // { [i0, i1, i2] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : 2055 - i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged668(lp_in0_0_buf52 /* buf name */, lp_in1_0_buf100 /* buf name */, merged_0, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged671(lp_in0_1_buf44 /* buf name */, lp_in1_1_buf92 /* buf name */, merged_1, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          us_gp_in1_3_buf7282_merged652(gp_in1_3_buf72 /* buf name */, gp_in1_3_buf72_us80, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          lp_in1_286_merged655(gp_in1_2_buf64 /* buf name */, gp_in1_3_buf72_us80 /* buf name */, lp_in1_2_buf84, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged674(lp_in0_2_buf36 /* buf name */, lp_in1_2_buf84 /* buf name */, merged_2, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          merged_2_reconstruct_lp120122_merged679(merged_2 /* buf name */, merged_3_us124 /* buf name */, merged_2_reconstruct_lp120_buf123, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          us_merged_2_reconstruct_lp120_buf123135_merged681(merged_2_reconstruct_lp120_buf123 /* buf name */, merged_2_reconstruct_lp120_buf123_us133, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          merged_1_reconstruct_lp129131_merged684(merged_1 /* buf name */, merged_2_reconstruct_lp120_buf123_us133 /* buf name */, merged_1_reconstruct_lp129_buf132, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          us_merged_1_reconstruct_lp129_buf132144_merged686(merged_1_reconstruct_lp129_buf132 /* buf name */, merged_1_reconstruct_lp129_buf132_us142, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          merged_0_reconstruct_lp138140_merged689(merged_0 /* buf name */, merged_1_reconstruct_lp129_buf132_us142 /* buf name */, merged_0_reconstruct_lp138_buf141, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          pw_math_merged_0_reconstruct_lp138_buf141147149_merged692(merged_0_reconstruct_lp138_buf141 /* buf name */, out, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void two_in_blnd_8_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in0_oc, HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in1_oc, HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    two_in_blnd_8(in0_oc, in1_oc, out);
  }
}
#ifdef __VIVADO_SYNTH__
  // { pw_math_in0_oc02_merged620[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[7 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged620[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[6 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged620[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[5 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged620[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[4 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged620[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[3 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged620[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[2 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged620[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[1 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged620[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262 }
const int pw_math_in0_oc02_merged620_read_pipe0_num_transfers = 540465;
  // { pw_math_in1_oc46_merged623[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[7 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged623[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[6 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged623[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[5 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged623[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[4 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged623[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[3 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged623[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[2 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged623[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[1 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged623[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262 }
const int pw_math_in1_oc46_merged623_read_pipe0_num_transfers = 540465;
  // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[7 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[6 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[5 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[4 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[3 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[2 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[1 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged692[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
const int pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0_num_transfers = 524288;


extern "C" {

void two_in_blnd_8_accel(hw_uint<256>* pw_math_in0_oc02_merged620_read_pipe0, hw_uint<256>* pw_math_in1_oc46_merged623_read_pipe0, hw_uint<256>* pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = pw_math_in0_oc02_merged620_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = pw_math_in1_oc46_merged623_read_pipe0 offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0 offset = slave depth = 65536 bundle = gmem2

#pragma HLS INTERFACE s_axilite port = pw_math_in0_oc02_merged620_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_in1_oc46_merged623_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > pw_math_in0_oc02_merged620_read_pipe0_channel;
  static HWStream<hw_uint<256> > pw_math_in1_oc46_merged623_read_pipe0_channel;
  static HWStream<hw_uint<256> > pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0_channel;

  burst_read<256>(pw_math_in0_oc02_merged620_read_pipe0, pw_math_in0_oc02_merged620_read_pipe0_channel, pw_math_in0_oc02_merged620_read_pipe0_num_transfers*size);
  burst_read<256>(pw_math_in1_oc46_merged623_read_pipe0, pw_math_in1_oc46_merged623_read_pipe0_channel, pw_math_in1_oc46_merged623_read_pipe0_num_transfers*size);

  two_in_blnd_8_wrapper(pw_math_in0_oc02_merged620_read_pipe0_channel, pw_math_in1_oc46_merged623_read_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0_channel, size);

  burst_write<256>(pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0_num_transfers*size);
}

}
extern "C" {

void two_in_blnd_8_rdai(HWStream<hw_uint<256> >& pw_math_in0_oc02_merged620_read_pipe0, HWStream<hw_uint<256> >& pw_math_in1_oc46_merged623_read_pipe0, HWStream<hw_uint<256> >&  pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = pw_math_in0_oc02_merged620_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_in1_oc46_merged623_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  two_in_blnd_8(pw_math_in0_oc02_merged620_read_pipe0, pw_math_in1_oc46_merged623_read_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged692_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

