Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct 23 01:50:40 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab8_elevator_control_timing_summary_routed.rpt -rpx lab8_elevator_control_timing_summary_routed.rpx
| Design       : lab8_elevator_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/status_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/status_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/status_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/currentfloor_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/currentfloor_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/lift_register_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/lift_register_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/lift_register_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/lift_register_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/status_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/status_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/status_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.422        0.000                      0                  617        0.212        0.000                      0                  617        4.500        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.422        0.000                      0                  617        0.212        0.000                      0                  617        4.500        0.000                       0                   258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 l2_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/send1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 1.180ns (17.940%)  route 5.398ns (82.060%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.622     5.143    l2_control/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  l2_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  l2_control/currentfloor_reg[0]/Q
                         net (fo=69, routed)          2.325     7.924    req_handle/l2_floor[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.048 f  req_handle/send1[3]_i_11/O
                         net (fo=10, routed)          1.388     9.437    l1_control/currentfloor_reg[0]_3
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.587 r  l1_control/send2[2]_i_3/O
                         net (fo=5, routed)           0.860    10.447    l1_control/send2_reg[2]_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.326    10.773 r  l1_control/send1[0]_i_2/O
                         net (fo=1, routed)           0.824    11.597    l1_control/send1[0]_i_2_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.124    11.721 r  l1_control/send1[0]_i_1/O
                         net (fo=1, routed)           0.000    11.721    req_handle/send1_reg[0]_4
    SLICE_X6Y24          FDRE                                         r  req_handle/send1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.500    14.841    req_handle/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  req_handle/send1_reg[0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)        0.077    15.143    req_handle/send1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/send2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.368ns (21.693%)  route 4.938ns (78.307%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.556     5.077    l1_control/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  l1_control/currentfloor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  l1_control/currentfloor_reg[1]/Q
                         net (fo=98, routed)          2.106     7.701    l2_control/l1_floor[1]
    SLICE_X4Y28          LUT5 (Prop_lut5_I1_O)        0.152     7.853 r  l2_control/send2[3]_i_10/O
                         net (fo=2, routed)           0.827     8.680    l2_control/send2[3]_i_10_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.326     9.006 r  l2_control/send2[1]_i_11/O
                         net (fo=1, routed)           0.806     9.813    l2_control/send2[1]_i_11_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.937 r  l2_control/send2[1]_i_3/O
                         net (fo=3, routed)           0.746    10.682    l2_control/send2[1]_i_3_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124    10.806 r  l2_control/send2[3]_i_3/O
                         net (fo=2, routed)           0.453    11.259    l2_control/send2[3]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  l2_control/send2[3]_i_1/O
                         net (fo=1, routed)           0.000    11.383    req_handle/send2_reg[3]_1
    SLICE_X4Y26          FDRE                                         r  req_handle/send2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.502    14.843    req_handle/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  req_handle/send2_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.031    15.099    req_handle/send2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/send2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 1.368ns (21.761%)  route 4.919ns (78.239%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.556     5.077    l1_control/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  l1_control/currentfloor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  l1_control/currentfloor_reg[1]/Q
                         net (fo=98, routed)          2.106     7.701    l2_control/l1_floor[1]
    SLICE_X4Y28          LUT5 (Prop_lut5_I1_O)        0.152     7.853 r  l2_control/send2[3]_i_10/O
                         net (fo=2, routed)           0.827     8.680    l2_control/send2[3]_i_10_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.326     9.006 r  l2_control/send2[1]_i_11/O
                         net (fo=1, routed)           0.806     9.813    l2_control/send2[1]_i_11_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.937 r  l2_control/send2[1]_i_3/O
                         net (fo=3, routed)           0.746    10.682    l2_control/send2[1]_i_3_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124    10.806 r  l2_control/send2[3]_i_3/O
                         net (fo=2, routed)           0.433    11.240    l2_control/send2[3]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I3_O)        0.124    11.364 r  l2_control/send2[0]_i_1/O
                         net (fo=1, routed)           0.000    11.364    req_handle/send2_reg[0]_3
    SLICE_X4Y27          FDRE                                         r  req_handle/send2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.503    14.844    req_handle/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  req_handle/send2_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.031    15.100    req_handle/send2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/send2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.368ns (22.443%)  route 4.727ns (77.557%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.556     5.077    l1_control/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  l1_control/currentfloor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  l1_control/currentfloor_reg[1]/Q
                         net (fo=98, routed)          2.106     7.701    l2_control/l1_floor[1]
    SLICE_X4Y28          LUT5 (Prop_lut5_I1_O)        0.152     7.853 r  l2_control/send2[3]_i_10/O
                         net (fo=2, routed)           0.827     8.680    l2_control/send2[3]_i_10_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.326     9.006 r  l2_control/send2[1]_i_11/O
                         net (fo=1, routed)           0.806     9.813    l2_control/send2[1]_i_11_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.937 r  l2_control/send2[1]_i_3/O
                         net (fo=3, routed)           0.323    10.260    l2_control/send2[1]_i_3_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124    10.384 r  l2_control/send2[2]_i_6/O
                         net (fo=1, routed)           0.665    11.049    l2_control/send2[2]_i_6_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.173 r  l2_control/send2[2]_i_1/O
                         net (fo=1, routed)           0.000    11.173    req_handle/send2_reg[2]_2
    SLICE_X5Y27          FDRE                                         r  req_handle/send2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.503    14.844    req_handle/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  req_handle/send2_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.029    15.098    req_handle/send2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 l2_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/send1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.180ns (19.575%)  route 4.848ns (80.425%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.622     5.143    l2_control/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  l2_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  l2_control/currentfloor_reg[0]/Q
                         net (fo=69, routed)          2.325     7.924    req_handle/l2_floor[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.048 f  req_handle/send1[3]_i_11/O
                         net (fo=10, routed)          1.388     9.437    l1_control/currentfloor_reg[0]_3
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.150     9.587 r  l1_control/send2[2]_i_3/O
                         net (fo=5, routed)           0.657    10.243    req_handle/currentfloor_reg[0]_3
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.326    10.569 r  req_handle/send1[2]_i_3/O
                         net (fo=1, routed)           0.478    11.047    l1_control/up_request_register_reg[2]_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.124    11.171 r  l1_control/send1[2]_i_1/O
                         net (fo=1, routed)           0.000    11.171    req_handle/send1_reg[2]_1
    SLICE_X6Y25          FDRE                                         r  req_handle/send1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.500    14.841    req_handle/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  req_handle/send1_reg[2]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.077    15.156    req_handle/send1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/send1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 1.492ns (24.592%)  route 4.575ns (75.408%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.556     5.077    l1_control/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  l1_control/currentfloor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  l1_control/currentfloor_reg[1]/Q
                         net (fo=98, routed)          1.781     7.376    l1_control/l1_floor[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I2_O)        0.152     7.528 r  l1_control/send1[1]_i_11/O
                         net (fo=2, routed)           0.607     8.136    l2_control/down_request_register_reg[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.326     8.462 r  l2_control/send1[1]_i_16/O
                         net (fo=1, routed)           0.670     9.132    req_handle/up_request_register_reg[1]_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.124     9.256 f  req_handle/send1[1]_i_9/O
                         net (fo=1, routed)           0.491     9.747    req_handle/send1[1]_i_9_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I5_O)        0.124     9.871 r  req_handle/send1[1]_i_5/O
                         net (fo=1, routed)           0.426    10.298    l1_control/down_request_register_reg[1]_1
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124    10.422 f  l1_control/send1[1]_i_3/O
                         net (fo=1, routed)           0.599    11.020    l1_control/send1[1]_i_3_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.144 r  l1_control/send1[1]_i_1/O
                         net (fo=1, routed)           0.000    11.144    req_handle/send1_reg[1]_1
    SLICE_X6Y24          FDRE                                         r  req_handle/send1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.500    14.841    req_handle/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  req_handle/send1_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)        0.081    15.147    req_handle/send1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 l1_control/counter2sec_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.430ns (24.419%)  route 4.426ns (75.581%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.557     5.078    l1_control/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  l1_control/counter2sec_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  l1_control/counter2sec_reg[26]/Q
                         net (fo=4, routed)           0.994     6.529    l1_control/counter2sec_reg[26]
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.150     6.679 f  l1_control/start2sec_i_5/O
                         net (fo=1, routed)           0.882     7.560    l1_control/start2sec_i_5_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.328     7.888 f  l1_control/start2sec_i_2/O
                         net (fo=3, routed)           0.580     8.468    l1_control/start2sec_i_2_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.592 r  l1_control/status[0]_i_16/O
                         net (fo=1, routed)           0.428     9.020    l1_control/status[0]_i_16_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.144 r  l1_control/status[0]_i_10/O
                         net (fo=1, routed)           0.826     9.970    l1_control/status[0]_i_10_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.124    10.094 r  l1_control/status[0]_i_3/O
                         net (fo=1, routed)           0.716    10.810    l1_control/status[0]_i_3_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.934 r  l1_control/status[0]_i_1/O
                         net (fo=1, routed)           0.000    10.934    l1_control/status[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  l1_control/status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.437    14.778    l1_control/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  l1_control/status_reg[0]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.031    15.047    l1_control/status_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/send2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.138ns (19.724%)  route 4.632ns (80.276%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.556     5.077    l1_control/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  l1_control/currentfloor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  l1_control/currentfloor_reg[1]/Q
                         net (fo=98, routed)          1.495     7.090    l1_control/l1_floor[1]
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.124     7.214 f  l1_control/cath[1]_inv_i_2/O
                         net (fo=16, routed)          1.269     8.483    req_handle/currentfloor_reg[1]_1
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.124     8.607 f  req_handle/send2[1]_i_17/O
                         net (fo=1, routed)           0.829     9.436    l1_control/currentfloor_reg[1]_1
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124     9.560 f  l1_control/send2[1]_i_7/O
                         net (fo=1, routed)           0.433     9.993    l1_control/send2[1]_i_7_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.124    10.117 r  l1_control/send2[1]_i_2/O
                         net (fo=1, routed)           0.606    10.723    l2_control/down_request_register_reg[1]_1
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.847 r  l2_control/send2[1]_i_1/O
                         net (fo=1, routed)           0.000    10.847    req_handle/send2_reg[1]_3
    SLICE_X4Y26          FDRE                                         r  req_handle/send2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.502    14.843    req_handle/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  req_handle/send2_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.029    15.097    req_handle/send2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 l2_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/send1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.952ns (17.077%)  route 4.623ns (82.923%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.622     5.143    l2_control/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  l2_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  l2_control/currentfloor_reg[0]/Q
                         net (fo=69, routed)          2.325     7.924    req_handle/l2_floor[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.048 f  req_handle/send1[3]_i_11/O
                         net (fo=10, routed)          1.388     9.437    l1_control/currentfloor_reg[0]_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.124     9.561 r  l1_control/send2[2]_i_5/O
                         net (fo=6, routed)           0.465    10.026    l1_control/send2_reg[2]_1
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.150 r  l1_control/send1[3]_i_3/O
                         net (fo=1, routed)           0.444    10.594    l1_control/send1[3]_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  l1_control/send1[3]_i_1/O
                         net (fo=1, routed)           0.000    10.718    req_handle/send1_reg[3]_7
    SLICE_X4Y25          FDRE                                         r  req_handle/send1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.500    14.841    req_handle/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  req_handle/send1_reg[3]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.029    15.108    req_handle/send1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 l2_control/start2sec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l2_control/next_target_floor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.844ns (33.560%)  route 3.651ns (66.440%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.552     5.073    l2_control/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  l2_control/start2sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  l2_control/start2sec_reg/Q
                         net (fo=6, routed)           1.076     6.605    l2_control/start2sec
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  l2_control/direction[0]_i_4__0/O
                         net (fo=1, routed)           0.154     6.883    l2_control/direction[0]_i_4__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.007 f  l2_control/direction[0]_i_3__0/O
                         net (fo=7, routed)           0.702     7.708    l2_control/direction[0]_i_3__0_n_0
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.117     7.825 r  l2_control/direction[1]_i_2__0/O
                         net (fo=9, routed)           0.716     8.542    l2_control/direction[1]_i_2__0_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.341     8.883 r  l2_control/next_target_floor[1]_i_6__0/O
                         net (fo=4, routed)           0.694     9.576    l2_control/next_target_floor[1]_i_6__0_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.354     9.930 r  l2_control/next_target_floor[0]_i_5__0/O
                         net (fo=1, routed)           0.310    10.240    l2_control/next_target_floor[0]_i_5__0_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.328    10.568 r  l2_control/next_target_floor[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.568    l2_control/next_target_floor[0]_i_1__0_n_0
    SLICE_X6Y30          FDRE                                         r  l2_control/next_target_floor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.506    14.847    l2_control/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  l2_control/next_target_floor_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)        0.077    15.149    l2_control/next_target_floor_reg[0]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  4.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 req_handle/send2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/send2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.583     1.466    req_handle/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  req_handle/send2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  req_handle/send2_reg[2]/Q
                         net (fo=2, routed)           0.117     1.724    l2_control/s2[2]
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  l2_control/send2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    req_handle/send2_reg[2]_2
    SLICE_X5Y27          FDRE                                         r  req_handle/send2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.851     1.978    req_handle/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  req_handle/send2_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091     1.557    req_handle/send2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 l2_control/next_status_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l2_control/status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.556     1.439    l2_control/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  l2_control/next_status_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.148     1.587 r  l2_control/next_status_reg[2]/Q
                         net (fo=2, routed)           0.099     1.686    l2_control/next_status_reg_n_0_[2]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.099     1.785 r  l2_control/status[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    l2_control/status[2]_i_1__0_n_0
    SLICE_X8Y27          FDRE                                         r  l2_control/status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.823     1.950    l2_control/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  l2_control/status_reg[2]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121     1.560    l2_control/status_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 req_handle/up_request_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            req_handle/up_request_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.996%)  route 0.135ns (42.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.585     1.468    req_handle/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  req_handle/up_request_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  req_handle/up_request_register_reg[2]/Q
                         net (fo=25, routed)          0.135     1.744    l1_control/up_request_indicator_OBUF[2]
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  l1_control/up_request_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    req_handle/currentfloor_reg[0]
    SLICE_X1Y22          FDRE                                         r  req_handle/up_request_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.853     1.980    req_handle/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  req_handle/up_request_register_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.092     1.560    req_handle/up_request_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 l1_control/direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.565%)  route 0.137ns (42.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.556     1.439    l1_control/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  l1_control/direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  l1_control/direction_reg[1]/Q
                         net (fo=14, routed)          0.137     1.717    l1_control/direction[1]
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.762 r  l1_control/direction[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    l1_control/direction[1]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  l1_control/direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.823     1.950    l1_control/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  l1_control/direction_reg[1]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.091     1.530    l1_control/direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 l2_control/start0_5sec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l2_control/clear_counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.505%)  route 0.182ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.583     1.466    l2_control/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  l2_control/start0_5sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  l2_control/start0_5sec_reg/Q
                         net (fo=6, routed)           0.182     1.789    l2_control/start0_5sec_reg_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.045     1.834 r  l2_control/clear_counter_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    l2_control/clear_counter_i_1__0_n_0
    SLICE_X6Y26          FDRE                                         r  l2_control/clear_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.849     1.976    l2_control/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  l2_control/clear_counter_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120     1.597    l2_control/clear_counter_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.556     1.439    display/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  display/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  display/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.688    display/counter_reg_n_0_[3]
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  display/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.796    display/counter_reg[0]_i_2_n_4
    SLICE_X13Y21         FDRE                                         r  display/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.824     1.951    display/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  display/counter_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    display/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 l2_control/counter1sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l2_control/counter1sec_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.584     1.467    l2_control/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  l2_control/counter1sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  l2_control/counter1sec_reg[7]/Q
                         net (fo=1, routed)           0.108     1.716    l2_control/counter1sec_reg_n_0_[7]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  l2_control/counter1sec_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.824    l2_control/counter1sec_reg[4]_i_1__0_n_4
    SLICE_X5Y20          FDRE                                         r  l2_control/counter1sec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.853     1.980    l2_control/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  l2_control/counter1sec_reg[7]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.105     1.572    l2_control/counter1sec_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 l1_control/counter0_5sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter0_5sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.590     1.473    l1_control/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  l1_control/counter0_5sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  l1_control/counter0_5sec_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    l1_control/counter0_5sec_reg_n_0_[3]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  l1_control/counter0_5sec_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.830    l1_control/counter0_5sec_reg[0]_i_3_n_4
    SLICE_X5Y12          FDRE                                         r  l1_control/counter0_5sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.860     1.987    l1_control/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  l1_control/counter0_5sec_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.105     1.578    l1_control/counter0_5sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 l1_control/counter1sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter1sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.563     1.446    l1_control/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  l1_control/counter1sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  l1_control/counter1sec_reg[3]/Q
                         net (fo=1, routed)           0.108     1.695    l1_control/counter1sec_reg_n_0_[3]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  l1_control/counter1sec_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.803    l1_control/counter1sec_reg[0]_i_3_n_4
    SLICE_X9Y12          FDRE                                         r  l1_control/counter1sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.832     1.959    l1_control/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  l1_control/counter1sec_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.105     1.551    l1_control/counter1sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 l1_control/counter1sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter1sec_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.562     1.445    l1_control/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  l1_control/counter1sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  l1_control/counter1sec_reg[7]/Q
                         net (fo=1, routed)           0.108     1.694    l1_control/counter1sec_reg_n_0_[7]
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  l1_control/counter1sec_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    l1_control/counter1sec_reg[4]_i_1_n_4
    SLICE_X9Y13          FDRE                                         r  l1_control/counter1sec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.831     1.958    l1_control/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  l1_control/counter1sec_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.105     1.550    l1_control/counter1sec_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y25   display/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y25   display/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y21   display/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y21   display/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y21   display/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   display/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   display/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   display/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   display/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    l1_control/counter1sec_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    l1_control/counter1sec_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    l1_control/counter1sec_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    l1_control/counter1sec_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    l1_control/counter1sec_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    l1_control/counter1sec_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    l1_control/counter1sec_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    l1_control/counter1sec_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    l1_control/counter1sec_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    l1_control/counter1sec_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   display/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   display/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    l1_control/counter0_5sec_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    l1_control/counter0_5sec_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    l1_control/counter1sec_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   l1_control/counter2sec_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   l1_control/counter2sec_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   l1_control/counter2sec_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   l1_control/counter2sec_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   l1_control/counter2sec_reg[24]/C



