# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../riscv_matmul.srcs/sources_1/new/alu_control.v" \

sv xil_defaultlib  \
"../../../../riscv_matmul.srcs/sim_1/new/tb_alu_control.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
