// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "12/06/2016 01:23:39"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module xmitTop (
	f_hi_priority,
	f_rec_data_valid,
	f_rec_frame_valid,
	f_data_in,
	f_ctrl_in,
	clk_sys,
	clk_phy,
	reset,
	phy_data_out,
	phy_tx_en,
	m_discard_en,
	m_discard_frame,
	m_tx_frame,
	m_tx_done);
input 	f_hi_priority;
input 	f_rec_data_valid;
input 	f_rec_frame_valid;
input 	[7:0] f_data_in;
input 	[23:0] f_ctrl_in;
input 	clk_sys;
input 	clk_phy;
input 	reset;
output 	[3:0] phy_data_out;
output 	phy_tx_en;
output 	m_discard_en;
output 	[11:0] m_discard_frame;
output 	[23:0] m_tx_frame;
output 	m_tx_done;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk_phy~input_o ;
wire \output_FSM_inst|Add0~1_sumout ;
wire \reset~input_o ;
wire \output_FSM_inst|Add0~2 ;
wire \output_FSM_inst|Add0~5_sumout ;
wire \output_FSM_inst|Add0~6 ;
wire \output_FSM_inst|Add0~9_sumout ;
wire \output_FSM_inst|Add0~10 ;
wire \output_FSM_inst|Add0~13_sumout ;
wire \output_FSM_inst|Add0~14 ;
wire \output_FSM_inst|Add0~17_sumout ;
wire \output_FSM_inst|Add0~18 ;
wire \output_FSM_inst|Add0~45_sumout ;
wire \output_FSM_inst|Add0~46 ;
wire \output_FSM_inst|Add0~41_sumout ;
wire \output_FSM_inst|Add0~42 ;
wire \output_FSM_inst|Add0~37_sumout ;
wire \output_FSM_inst|Add0~38 ;
wire \output_FSM_inst|Add0~33_sumout ;
wire \output_FSM_inst|Add0~34 ;
wire \output_FSM_inst|Add0~21_sumout ;
wire \output_FSM_inst|Add0~22 ;
wire \output_FSM_inst|Add0~25_sumout ;
wire \output_FSM_inst|LessThan5~0_combout ;
wire \output_FSM_inst|Add0~26 ;
wire \output_FSM_inst|Add0~29_sumout ;
wire \output_FSM_inst|LessThan0~0_combout ;
wire \output_FSM_inst|Equal0~0_combout ;
wire \output_FSM_inst|LessThan3~0_combout ;
wire \output_FSM_inst|LessThan3~1_combout ;
wire \output_FSM_inst|Equal0~1_combout ;
wire \output_FSM_inst|my_state.s_SA~0_combout ;
wire \output_FSM_inst|my_state.s_SA~q ;
wire \output_FSM_inst|Selector5~2_combout ;
wire \output_FSM_inst|my_state.s_length~q ;
wire \output_FSM_inst|Selector3~2_combout ;
wire \output_FSM_inst|Selector3~7_combout ;
wire \output_FSM_inst|LessThan5~1_combout ;
wire \output_FSM_inst|process_5~0_combout ;
wire \output_FSM_inst|LessThan5~2_combout ;
wire \output_FSM_inst|LessThan5~3_combout ;
wire \output_FSM_inst|Selector6~0_combout ;
wire \output_FSM_inst|my_state.s_data~q ;
wire \output_FSM_inst|Selector3~6_combout ;
wire \output_FSM_inst|Selector3~8_combout ;
wire \output_FSM_inst|Selector3~9_combout ;
wire \output_FSM_inst|my_state.s_DA~q ;
wire \output_FSM_inst|Selector1~0_combout ;
wire \output_FSM_inst|Selector2~0_combout ;
wire \output_FSM_inst|Selector1~1_combout ;
wire \output_FSM_inst|my_state.s_preamble~q ;
wire \output_FSM_inst|LessThan1~0_combout ;
wire \output_FSM_inst|Selector3~4_combout ;
wire \output_FSM_inst|my_state.s_FCS~0_combout ;
wire \output_FSM_inst|my_state.s_FCS~1_combout ;
wire \output_FSM_inst|my_state.s_FCS~q ;
wire \output_FSM_inst|Selector0~0_combout ;
wire \output_FSM_inst|my_state.s_gap~q ;
wire \output_FSM_inst|Selector3~3_combout ;
wire \output_FSM_inst|Selector2~1_combout ;
wire \output_FSM_inst|my_state.s_SFD~q ;
wire \output_FSM_inst|count[3]~0_combout ;
wire \output_FSM_inst|count[3]~1_combout ;
wire \output_FSM_inst|count[3]~2_combout ;
wire \output_FSM_inst|Selector5~1_combout ;
wire \output_FSM_inst|Selector3~5_combout ;
wire \output_FSM_inst|count[3]~3_combout ;
wire \output_FSM_inst|count[3]~4_combout ;
wire \output_FSM_inst|Selector23~0_combout ;
wire \output_FSM_inst|clk_phy_2~0_combout ;
wire \output_FSM_inst|clk_phy_2~q ;
wire \output_FSM_inst|rden~q ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \clk_sys~input_o ;
wire \f_rec_frame_valid~input_o ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \f_rec_data_valid~input_o ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \f_ctrl_in[11]~input_o ;
wire \f_ctrl_in[10]~input_o ;
wire \f_ctrl_in[9]~input_o ;
wire \f_ctrl_in[8]~input_o ;
wire \f_ctrl_in[7]~input_o ;
wire \f_ctrl_in[6]~input_o ;
wire \f_ctrl_in[5]~input_o ;
wire \f_ctrl_in[4]~input_o ;
wire \f_ctrl_in[3]~input_o ;
wire \f_ctrl_in[2]~input_o ;
wire \f_ctrl_in[1]~input_o ;
wire \in_FSM_inst|Add1~42 ;
wire \in_FSM_inst|Add1~38 ;
wire \in_FSM_inst|Add1~34 ;
wire \in_FSM_inst|Add1~30 ;
wire \in_FSM_inst|Add1~26 ;
wire \in_FSM_inst|Add1~22 ;
wire \in_FSM_inst|Add1~18 ;
wire \in_FSM_inst|Add1~14 ;
wire \in_FSM_inst|Add1~10 ;
wire \in_FSM_inst|Add1~6 ;
wire \in_FSM_inst|Add1~1_sumout ;
wire \in_FSM_inst|Add1~5_sumout ;
wire \in_FSM_inst|Add1~9_sumout ;
wire \in_FSM_inst|Add1~13_sumout ;
wire \in_FSM_inst|Add1~17_sumout ;
wire \in_FSM_inst|Add1~21_sumout ;
wire \in_FSM_inst|Add1~25_sumout ;
wire \in_FSM_inst|Add1~29_sumout ;
wire \in_FSM_inst|Add1~33_sumout ;
wire \in_FSM_inst|Add1~37_sumout ;
wire \in_FSM_inst|Add1~41_sumout ;
wire \f_ctrl_in[0]~input_o ;
wire \in_FSM_inst|Add2~45_sumout ;
wire \in_FSM_inst|cntit~12_combout ;
wire \in_FSM_inst|LessThan1~1_combout ;
wire \in_FSM_inst|cntit[10]~1_combout ;
wire \in_FSM_inst|Add2~46 ;
wire \in_FSM_inst|Add2~41_sumout ;
wire \in_FSM_inst|cntit~11_combout ;
wire \in_FSM_inst|Add2~42 ;
wire \in_FSM_inst|Add2~37_sumout ;
wire \in_FSM_inst|cntit~10_combout ;
wire \in_FSM_inst|Add2~38 ;
wire \in_FSM_inst|Add2~33_sumout ;
wire \in_FSM_inst|cntit~9_combout ;
wire \in_FSM_inst|Add2~34 ;
wire \in_FSM_inst|Add2~29_sumout ;
wire \in_FSM_inst|cntit~8_combout ;
wire \in_FSM_inst|Add2~30 ;
wire \in_FSM_inst|Add2~25_sumout ;
wire \in_FSM_inst|cntit~7_combout ;
wire \in_FSM_inst|Add2~26 ;
wire \in_FSM_inst|Add2~21_sumout ;
wire \in_FSM_inst|cntit~6_combout ;
wire \in_FSM_inst|Add2~22 ;
wire \in_FSM_inst|Add2~17_sumout ;
wire \in_FSM_inst|cntit~5_combout ;
wire \in_FSM_inst|Add2~18 ;
wire \in_FSM_inst|Add2~13_sumout ;
wire \in_FSM_inst|cntit~4_combout ;
wire \in_FSM_inst|Add2~14 ;
wire \in_FSM_inst|Add2~9_sumout ;
wire \in_FSM_inst|cntit~3_combout ;
wire \in_FSM_inst|Add2~10 ;
wire \in_FSM_inst|Add2~5_sumout ;
wire \in_FSM_inst|cntit~2_combout ;
wire \in_FSM_inst|Add2~6 ;
wire \in_FSM_inst|Add2~1_sumout ;
wire \in_FSM_inst|cntit~0_combout ;
wire \in_FSM_inst|LessThan1~0_combout ;
wire \in_FSM_inst|last~0_combout ;
wire \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \in_FSM_inst|packetstack|outonl~q ;
wire \in_FSM_inst|packetstack|inonl~q ;
wire \in_FSM_inst|packetstack|currst~57_combout ;
wire \in_FSM_inst|packetstack|currst~58_combout ;
wire \in_FSM_inst|packetstack|currst~59_combout ;
wire \in_FSM_inst|packetstack|process_3~0_combout ;
wire \in_FSM_inst|packetstack|currst.z~q ;
wire \in_FSM_inst|packetstack|currst~56_combout ;
wire \in_FSM_inst|packetstack|currst~33_combout ;
wire \in_FSM_inst|packetstack|currst.y~q ;
wire \in_FSM_inst|packetstack|currst~55_combout ;
wire \in_FSM_inst|packetstack|currst.x~q ;
wire \in_FSM_inst|packetstack|currst~54_combout ;
wire \in_FSM_inst|packetstack|currst.w~q ;
wire \in_FSM_inst|packetstack|currst~53_combout ;
wire \in_FSM_inst|packetstack|currst.v~q ;
wire \in_FSM_inst|packetstack|currst~52_combout ;
wire \in_FSM_inst|packetstack|currst.u~q ;
wire \in_FSM_inst|packetstack|currst~51_combout ;
wire \in_FSM_inst|packetstack|currst.t~q ;
wire \in_FSM_inst|packetstack|currst~50_combout ;
wire \in_FSM_inst|packetstack|currst.s~q ;
wire \in_FSM_inst|packetstack|currst~49_combout ;
wire \in_FSM_inst|packetstack|currst.r~q ;
wire \in_FSM_inst|packetstack|currst~48_combout ;
wire \in_FSM_inst|packetstack|currst.q~q ;
wire \in_FSM_inst|packetstack|currst~47_combout ;
wire \in_FSM_inst|packetstack|currst.p~q ;
wire \in_FSM_inst|packetstack|currst~46_combout ;
wire \in_FSM_inst|packetstack|currst.o~q ;
wire \in_FSM_inst|packetstack|currst~45_combout ;
wire \in_FSM_inst|packetstack|currst.n~q ;
wire \in_FSM_inst|packetstack|currst~44_combout ;
wire \in_FSM_inst|packetstack|currst.m~q ;
wire \in_FSM_inst|packetstack|currst~43_combout ;
wire \in_FSM_inst|packetstack|currst.l~q ;
wire \in_FSM_inst|packetstack|currst~42_combout ;
wire \in_FSM_inst|packetstack|currst.k~q ;
wire \in_FSM_inst|packetstack|currst~41_combout ;
wire \in_FSM_inst|packetstack|currst.j~q ;
wire \in_FSM_inst|packetstack|currst~40_combout ;
wire \in_FSM_inst|packetstack|currst.i~q ;
wire \in_FSM_inst|packetstack|currst~39_combout ;
wire \in_FSM_inst|packetstack|currst.h~q ;
wire \in_FSM_inst|packetstack|currst~38_combout ;
wire \in_FSM_inst|packetstack|currst.g~q ;
wire \in_FSM_inst|packetstack|currst~37_combout ;
wire \in_FSM_inst|packetstack|currst.f~q ;
wire \in_FSM_inst|packetstack|currst~36_combout ;
wire \in_FSM_inst|packetstack|currst.e~q ;
wire \in_FSM_inst|packetstack|currst~35_combout ;
wire \in_FSM_inst|packetstack|currst.d~q ;
wire \in_FSM_inst|packetstack|currst~34_combout ;
wire \in_FSM_inst|packetstack|currst.c~q ;
wire \in_FSM_inst|packetstack|currst~32_combout ;
wire \in_FSM_inst|packetstack|currst.b~q ;
wire \in_FSM_inst|packetstack|currst~30_combout ;
wire \in_FSM_inst|packetstack|currst~31_combout ;
wire \in_FSM_inst|packetstack|currst.a~q ;
wire \in_FSM_inst|transmitenable|ncurr.a~0_combout ;
wire \in_FSM_inst|transmitenable|curr.a~q ;
wire \in_FSM_inst|transmitenable|ncurr.b~0_combout ;
wire \in_FSM_inst|transmitenable|curr.b~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \f_hi_priority~input_o ;
wire \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \in_FSM_inst|out_priority~q ;
wire \in_FSM_inst|txen2~q ;
wire \in_FSM_inst|out_wren~q ;
wire \hi_fifo_enable~0_combout ;
wire \hi_fifo_enable~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \priority_FSM_inst|pop_hi~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \low_fifo_enable~0_combout ;
wire \low_fifo_enable~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \priority_FSM_inst|process_1~0_combout ;
wire \priority_FSM_inst|pop_lo~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \priority_FSM_inst|ctrl_block_out[4]~0_combout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout ;
wire \output_FSM_inst|Selector23~1_combout ;
wire \output_FSM_inst|WideNor0~combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \f_data_in[4]~input_o ;
wire \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \priority_FSM_inst|data_out[4]~0_combout ;
wire \f_data_in[0]~input_o ;
wire \priority_FSM_inst|data_out[0]~1_combout ;
wire \output_FSM_inst|Selector23~2_combout ;
wire \priority_FSM_inst|ctrl_block_out[0]~1_combout ;
wire \priority_FSM_inst|ctrl_block_out[8]~2_combout ;
wire \output_FSM_inst|Selector23~3_combout ;
wire \output_FSM_inst|Selector23~4_combout ;
wire \priority_FSM_inst|ctrl_block_out[1]~3_combout ;
wire \priority_FSM_inst|ctrl_block_out[9]~4_combout ;
wire \priority_FSM_inst|ctrl_block_out[5]~5_combout ;
wire \output_FSM_inst|data_out~0_combout ;
wire \output_FSM_inst|Selector20~0_combout ;
wire \output_FSM_inst|Selector20~1_combout ;
wire \output_FSM_inst|Selector22~0_combout ;
wire \f_data_in[5]~input_o ;
wire \priority_FSM_inst|data_out[5]~2_combout ;
wire \f_data_in[1]~input_o ;
wire \priority_FSM_inst|data_out[1]~3_combout ;
wire \output_FSM_inst|Selector22~1_combout ;
wire \priority_FSM_inst|ctrl_block_out[10]~8_combout ;
wire \output_FSM_inst|Selector21~2_combout ;
wire \priority_FSM_inst|ctrl_block_out[6]~7_combout ;
wire \output_FSM_inst|Selector21~1_combout ;
wire \f_data_in[6]~input_o ;
wire \priority_FSM_inst|data_out[6]~4_combout ;
wire \priority_FSM_inst|ctrl_block_out[2]~6_combout ;
wire \output_FSM_inst|Selector21~0_combout ;
wire \f_data_in[2]~input_o ;
wire \priority_FSM_inst|data_out[2]~5_combout ;
wire \output_FSM_inst|Selector21~3_combout ;
wire \priority_FSM_inst|ctrl_block_out[3]~9_combout ;
wire \priority_FSM_inst|ctrl_block_out[11]~10_combout ;
wire \priority_FSM_inst|ctrl_block_out[7]~11_combout ;
wire \output_FSM_inst|Selector20~2_combout ;
wire \f_data_in[7]~input_o ;
wire \priority_FSM_inst|data_out[7]~6_combout ;
wire \f_data_in[3]~input_o ;
wire \priority_FSM_inst|data_out[3]~7_combout ;
wire \output_FSM_inst|Selector20~3_combout ;
wire \in_FSM_inst|process_1~0_combout ;
wire \in_FSM_inst|out_m_discard_en~q ;
wire \monitoring_logic_inst|discard_looknow~q ;
wire \f_ctrl_in[12]~input_o ;
wire \f_ctrl_in[13]~input_o ;
wire \f_ctrl_in[14]~input_o ;
wire \f_ctrl_in[15]~input_o ;
wire \f_ctrl_in[16]~input_o ;
wire \f_ctrl_in[17]~input_o ;
wire \f_ctrl_in[18]~input_o ;
wire \f_ctrl_in[19]~input_o ;
wire \f_ctrl_in[20]~input_o ;
wire \f_ctrl_in[21]~input_o ;
wire \f_ctrl_in[22]~input_o ;
wire \f_ctrl_in[23]~input_o ;
wire \priority_FSM_inst|ctrl_block_out[12]~12_combout ;
wire \priority_FSM_inst|ctrl_block_out[13]~13_combout ;
wire \priority_FSM_inst|ctrl_block_out[14]~14_combout ;
wire \priority_FSM_inst|ctrl_block_out[15]~15_combout ;
wire \priority_FSM_inst|ctrl_block_out[16]~16_combout ;
wire \priority_FSM_inst|ctrl_block_out[17]~17_combout ;
wire \priority_FSM_inst|ctrl_block_out[18]~18_combout ;
wire \priority_FSM_inst|ctrl_block_out[19]~19_combout ;
wire \priority_FSM_inst|ctrl_block_out[20]~20_combout ;
wire \priority_FSM_inst|ctrl_block_out[21]~21_combout ;
wire \priority_FSM_inst|ctrl_block_out[22]~22_combout ;
wire \priority_FSM_inst|ctrl_block_out[23]~23_combout ;
wire \~GND~combout ;
wire \output_FSM_inst|process_5~1_combout ;
wire \output_FSM_inst|process_5~2_combout ;
wire \output_FSM_inst|xmit_done_out~q ;
wire \monitoring_logic_inst|xmit_looknow~q ;
wire [11:0] \output_FSM_inst|count ;
wire [7:0] \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [8:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a ;
wire [63:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [11:0] \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a ;
wire [11:0] \monitoring_logic_inst|discard_frame_out ;
wire [23:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [0:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [0:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [7:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [11:0] \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g ;
wire [23:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [23:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [11:0] \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a ;
wire [7:0] \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [0:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [23:0] \monitoring_logic_inst|ctrl_block_out ;
wire [9:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [11:0] \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a ;
wire [11:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [9:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [9:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [11:0] \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g ;
wire [23:0] \in_FSM_inst|controlo ;
wire [11:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [9:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [11:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g ;
wire [11:0] \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g ;
wire [11:0] \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [11:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a ;
wire [11:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g ;
wire [1:0] \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [11:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a ;
wire [11:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g ;
wire [10:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a ;
wire [10:0] \data_lo_fifo|dcfifo_component|auto_generated|ram_address_a ;
wire [11:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a ;
wire [11:0] \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [11:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g ;
wire [11:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [10:0] \data_hi_fifo|dcfifo_component|auto_generated|ram_address_a ;
wire [7:0] \in_FSM_inst|datao ;
wire [10:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a ;
wire [11:0] \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a ;
wire [11:0] \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g ;
wire [11:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [11:0] \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [7:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a ;
wire [9:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [11:0] \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [8:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [11:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a ;
wire [11:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [11:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [11:0] \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [8:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g ;
wire [8:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [8:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g ;
wire [1:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [11:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [9:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g ;
wire [1:0] \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [11:0] \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [8:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [8:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [11:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g ;
wire [11:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g ;
wire [11:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [10:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ram_address_a ;
wire [1:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [1:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [1:0] \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [9:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [9:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [11:0] \in_FSM_inst|cntit ;
wire [11:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g ;
wire [11:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [11:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g ;
wire [11:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [11:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [10:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [11:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [11:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [0:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [9:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [11:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [11:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [0:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [1:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [11:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [1:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;

wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus ;
wire [0:0] \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus ;
wire [0:0] \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus ;
wire [0:0] \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10_PORTBDATAOUT_bus ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus ;
wire [0:0] \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus ;
wire [0:0] \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus ;
wire [0:0] \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus ;
wire [0:0] \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus ;
wire [0:0] \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23_PORTBDATAOUT_bus ;
wire [0:0] \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [0:0] \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus [0];

assign \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus [0];

assign \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus [0];

assign \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];

assign \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus [0];

assign \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus [0];

assign \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus [0];

assign \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus [0];

assign \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10_PORTBDATAOUT_bus [0];

assign \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus [0];

assign \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus [0];

assign \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus [0];

assign \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus [0];

assign \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus [0];

assign \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus [0];

assign \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus [0];

assign \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [37] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [38] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [39] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [40] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [41] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [42] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBDATAOUT_bus [0];

assign \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [43] = \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22_PORTBDATAOUT_bus [0];

assign \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23_PORTBDATAOUT_bus [0];

assign \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];

assign \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \phy_data_out[0]~output (
	.i(\output_FSM_inst|Selector23~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(phy_data_out[0]),
	.obar());
// synopsys translate_off
defparam \phy_data_out[0]~output .bus_hold = "false";
defparam \phy_data_out[0]~output .open_drain_output = "false";
defparam \phy_data_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \phy_data_out[1]~output (
	.i(\output_FSM_inst|Selector22~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(phy_data_out[1]),
	.obar());
// synopsys translate_off
defparam \phy_data_out[1]~output .bus_hold = "false";
defparam \phy_data_out[1]~output .open_drain_output = "false";
defparam \phy_data_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \phy_data_out[2]~output (
	.i(\output_FSM_inst|Selector21~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(phy_data_out[2]),
	.obar());
// synopsys translate_off
defparam \phy_data_out[2]~output .bus_hold = "false";
defparam \phy_data_out[2]~output .open_drain_output = "false";
defparam \phy_data_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \phy_data_out[3]~output (
	.i(\output_FSM_inst|Selector20~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(phy_data_out[3]),
	.obar());
// synopsys translate_off
defparam \phy_data_out[3]~output .bus_hold = "false";
defparam \phy_data_out[3]~output .open_drain_output = "false";
defparam \phy_data_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \phy_tx_en~output (
	.i(\output_FSM_inst|my_state.s_gap~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(phy_tx_en),
	.obar());
// synopsys translate_off
defparam \phy_tx_en~output .bus_hold = "false";
defparam \phy_tx_en~output .open_drain_output = "false";
defparam \phy_tx_en~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_en~output (
	.i(\monitoring_logic_inst|discard_looknow~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_en),
	.obar());
// synopsys translate_off
defparam \m_discard_en~output .bus_hold = "false";
defparam \m_discard_en~output .open_drain_output = "false";
defparam \m_discard_en~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[0]~output (
	.i(\monitoring_logic_inst|discard_frame_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[0]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[0]~output .bus_hold = "false";
defparam \m_discard_frame[0]~output .open_drain_output = "false";
defparam \m_discard_frame[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[1]~output (
	.i(\monitoring_logic_inst|discard_frame_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[1]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[1]~output .bus_hold = "false";
defparam \m_discard_frame[1]~output .open_drain_output = "false";
defparam \m_discard_frame[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[2]~output (
	.i(\monitoring_logic_inst|discard_frame_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[2]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[2]~output .bus_hold = "false";
defparam \m_discard_frame[2]~output .open_drain_output = "false";
defparam \m_discard_frame[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[3]~output (
	.i(\monitoring_logic_inst|discard_frame_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[3]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[3]~output .bus_hold = "false";
defparam \m_discard_frame[3]~output .open_drain_output = "false";
defparam \m_discard_frame[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[4]~output (
	.i(\monitoring_logic_inst|discard_frame_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[4]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[4]~output .bus_hold = "false";
defparam \m_discard_frame[4]~output .open_drain_output = "false";
defparam \m_discard_frame[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[5]~output (
	.i(\monitoring_logic_inst|discard_frame_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[5]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[5]~output .bus_hold = "false";
defparam \m_discard_frame[5]~output .open_drain_output = "false";
defparam \m_discard_frame[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[6]~output (
	.i(\monitoring_logic_inst|discard_frame_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[6]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[6]~output .bus_hold = "false";
defparam \m_discard_frame[6]~output .open_drain_output = "false";
defparam \m_discard_frame[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[7]~output (
	.i(\monitoring_logic_inst|discard_frame_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[7]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[7]~output .bus_hold = "false";
defparam \m_discard_frame[7]~output .open_drain_output = "false";
defparam \m_discard_frame[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[8]~output (
	.i(\monitoring_logic_inst|discard_frame_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[8]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[8]~output .bus_hold = "false";
defparam \m_discard_frame[8]~output .open_drain_output = "false";
defparam \m_discard_frame[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[9]~output (
	.i(\monitoring_logic_inst|discard_frame_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[9]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[9]~output .bus_hold = "false";
defparam \m_discard_frame[9]~output .open_drain_output = "false";
defparam \m_discard_frame[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[10]~output (
	.i(\monitoring_logic_inst|discard_frame_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[10]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[10]~output .bus_hold = "false";
defparam \m_discard_frame[10]~output .open_drain_output = "false";
defparam \m_discard_frame[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_discard_frame[11]~output (
	.i(\monitoring_logic_inst|discard_frame_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_discard_frame[11]),
	.obar());
// synopsys translate_off
defparam \m_discard_frame[11]~output .bus_hold = "false";
defparam \m_discard_frame[11]~output .open_drain_output = "false";
defparam \m_discard_frame[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[0]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[0]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[0]~output .bus_hold = "false";
defparam \m_tx_frame[0]~output .open_drain_output = "false";
defparam \m_tx_frame[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[1]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[1]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[1]~output .bus_hold = "false";
defparam \m_tx_frame[1]~output .open_drain_output = "false";
defparam \m_tx_frame[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[2]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[2]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[2]~output .bus_hold = "false";
defparam \m_tx_frame[2]~output .open_drain_output = "false";
defparam \m_tx_frame[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[3]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[3]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[3]~output .bus_hold = "false";
defparam \m_tx_frame[3]~output .open_drain_output = "false";
defparam \m_tx_frame[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[4]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[4]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[4]~output .bus_hold = "false";
defparam \m_tx_frame[4]~output .open_drain_output = "false";
defparam \m_tx_frame[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[5]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[5]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[5]~output .bus_hold = "false";
defparam \m_tx_frame[5]~output .open_drain_output = "false";
defparam \m_tx_frame[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[6]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[6]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[6]~output .bus_hold = "false";
defparam \m_tx_frame[6]~output .open_drain_output = "false";
defparam \m_tx_frame[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[7]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[7]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[7]~output .bus_hold = "false";
defparam \m_tx_frame[7]~output .open_drain_output = "false";
defparam \m_tx_frame[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[8]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[8]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[8]~output .bus_hold = "false";
defparam \m_tx_frame[8]~output .open_drain_output = "false";
defparam \m_tx_frame[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[9]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[9]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[9]~output .bus_hold = "false";
defparam \m_tx_frame[9]~output .open_drain_output = "false";
defparam \m_tx_frame[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[10]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[10]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[10]~output .bus_hold = "false";
defparam \m_tx_frame[10]~output .open_drain_output = "false";
defparam \m_tx_frame[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[11]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[11]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[11]~output .bus_hold = "false";
defparam \m_tx_frame[11]~output .open_drain_output = "false";
defparam \m_tx_frame[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[12]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[12]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[12]~output .bus_hold = "false";
defparam \m_tx_frame[12]~output .open_drain_output = "false";
defparam \m_tx_frame[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[13]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[13]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[13]~output .bus_hold = "false";
defparam \m_tx_frame[13]~output .open_drain_output = "false";
defparam \m_tx_frame[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[14]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[14]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[14]~output .bus_hold = "false";
defparam \m_tx_frame[14]~output .open_drain_output = "false";
defparam \m_tx_frame[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[15]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[15]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[15]~output .bus_hold = "false";
defparam \m_tx_frame[15]~output .open_drain_output = "false";
defparam \m_tx_frame[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[16]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[16]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[16]~output .bus_hold = "false";
defparam \m_tx_frame[16]~output .open_drain_output = "false";
defparam \m_tx_frame[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[17]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[17]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[17]~output .bus_hold = "false";
defparam \m_tx_frame[17]~output .open_drain_output = "false";
defparam \m_tx_frame[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[18]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[18]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[18]~output .bus_hold = "false";
defparam \m_tx_frame[18]~output .open_drain_output = "false";
defparam \m_tx_frame[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[19]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[19]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[19]~output .bus_hold = "false";
defparam \m_tx_frame[19]~output .open_drain_output = "false";
defparam \m_tx_frame[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[20]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[20]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[20]~output .bus_hold = "false";
defparam \m_tx_frame[20]~output .open_drain_output = "false";
defparam \m_tx_frame[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[21]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[21]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[21]~output .bus_hold = "false";
defparam \m_tx_frame[21]~output .open_drain_output = "false";
defparam \m_tx_frame[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[22]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[22]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[22]~output .bus_hold = "false";
defparam \m_tx_frame[22]~output .open_drain_output = "false";
defparam \m_tx_frame[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_frame[23]~output (
	.i(\monitoring_logic_inst|ctrl_block_out [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_frame[23]),
	.obar());
// synopsys translate_off
defparam \m_tx_frame[23]~output .bus_hold = "false";
defparam \m_tx_frame[23]~output .open_drain_output = "false";
defparam \m_tx_frame[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \m_tx_done~output (
	.i(\monitoring_logic_inst|xmit_looknow~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_tx_done),
	.obar());
// synopsys translate_off
defparam \m_tx_done~output .bus_hold = "false";
defparam \m_tx_done~output .open_drain_output = "false";
defparam \m_tx_done~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk_phy~input (
	.i(clk_phy),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_phy~input_o ));
// synopsys translate_off
defparam \clk_phy~input .bus_hold = "false";
defparam \clk_phy~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~1 (
// Equation(s):
// \output_FSM_inst|Add0~1_sumout  = SUM(( \output_FSM_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \output_FSM_inst|Add0~2  = CARRY(( \output_FSM_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~1_sumout ),
	.cout(\output_FSM_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~1 .extended_lut = "off";
defparam \output_FSM_inst|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \output_FSM_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~5 (
// Equation(s):
// \output_FSM_inst|Add0~5_sumout  = SUM(( \output_FSM_inst|count [1] ) + ( GND ) + ( \output_FSM_inst|Add0~2  ))
// \output_FSM_inst|Add0~6  = CARRY(( \output_FSM_inst|count [1] ) + ( GND ) + ( \output_FSM_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~5_sumout ),
	.cout(\output_FSM_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~5 .extended_lut = "off";
defparam \output_FSM_inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[1] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[1] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~9 (
// Equation(s):
// \output_FSM_inst|Add0~9_sumout  = SUM(( \output_FSM_inst|count [2] ) + ( GND ) + ( \output_FSM_inst|Add0~6  ))
// \output_FSM_inst|Add0~10  = CARRY(( \output_FSM_inst|count [2] ) + ( GND ) + ( \output_FSM_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~9_sumout ),
	.cout(\output_FSM_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~9 .extended_lut = "off";
defparam \output_FSM_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[2] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[2] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~13 (
// Equation(s):
// \output_FSM_inst|Add0~13_sumout  = SUM(( \output_FSM_inst|count [3] ) + ( GND ) + ( \output_FSM_inst|Add0~10  ))
// \output_FSM_inst|Add0~14  = CARRY(( \output_FSM_inst|count [3] ) + ( GND ) + ( \output_FSM_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~13_sumout ),
	.cout(\output_FSM_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~13 .extended_lut = "off";
defparam \output_FSM_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[3] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[3] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~17 (
// Equation(s):
// \output_FSM_inst|Add0~17_sumout  = SUM(( \output_FSM_inst|count [4] ) + ( GND ) + ( \output_FSM_inst|Add0~14  ))
// \output_FSM_inst|Add0~18  = CARRY(( \output_FSM_inst|count [4] ) + ( GND ) + ( \output_FSM_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~17_sumout ),
	.cout(\output_FSM_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~17 .extended_lut = "off";
defparam \output_FSM_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[4] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[4] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~45 (
// Equation(s):
// \output_FSM_inst|Add0~45_sumout  = SUM(( \output_FSM_inst|count [5] ) + ( GND ) + ( \output_FSM_inst|Add0~18  ))
// \output_FSM_inst|Add0~46  = CARRY(( \output_FSM_inst|count [5] ) + ( GND ) + ( \output_FSM_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~45_sumout ),
	.cout(\output_FSM_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~45 .extended_lut = "off";
defparam \output_FSM_inst|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[5] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[5] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~41 (
// Equation(s):
// \output_FSM_inst|Add0~41_sumout  = SUM(( \output_FSM_inst|count [6] ) + ( GND ) + ( \output_FSM_inst|Add0~46  ))
// \output_FSM_inst|Add0~42  = CARRY(( \output_FSM_inst|count [6] ) + ( GND ) + ( \output_FSM_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~41_sumout ),
	.cout(\output_FSM_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~41 .extended_lut = "off";
defparam \output_FSM_inst|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[6] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[6] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~37 (
// Equation(s):
// \output_FSM_inst|Add0~37_sumout  = SUM(( \output_FSM_inst|count [7] ) + ( GND ) + ( \output_FSM_inst|Add0~42  ))
// \output_FSM_inst|Add0~38  = CARRY(( \output_FSM_inst|count [7] ) + ( GND ) + ( \output_FSM_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~37_sumout ),
	.cout(\output_FSM_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~37 .extended_lut = "off";
defparam \output_FSM_inst|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[7] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[7] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~33 (
// Equation(s):
// \output_FSM_inst|Add0~33_sumout  = SUM(( \output_FSM_inst|count [8] ) + ( GND ) + ( \output_FSM_inst|Add0~38  ))
// \output_FSM_inst|Add0~34  = CARRY(( \output_FSM_inst|count [8] ) + ( GND ) + ( \output_FSM_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~33_sumout ),
	.cout(\output_FSM_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~33 .extended_lut = "off";
defparam \output_FSM_inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[8] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[8] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~21 (
// Equation(s):
// \output_FSM_inst|Add0~21_sumout  = SUM(( \output_FSM_inst|count [9] ) + ( GND ) + ( \output_FSM_inst|Add0~34  ))
// \output_FSM_inst|Add0~22  = CARRY(( \output_FSM_inst|count [9] ) + ( GND ) + ( \output_FSM_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~21_sumout ),
	.cout(\output_FSM_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~21 .extended_lut = "off";
defparam \output_FSM_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[9] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[9] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~25 (
// Equation(s):
// \output_FSM_inst|Add0~25_sumout  = SUM(( \output_FSM_inst|count [10] ) + ( GND ) + ( \output_FSM_inst|Add0~22  ))
// \output_FSM_inst|Add0~26  = CARRY(( \output_FSM_inst|count [10] ) + ( GND ) + ( \output_FSM_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~25_sumout ),
	.cout(\output_FSM_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~25 .extended_lut = "off";
defparam \output_FSM_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[10] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[10] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|LessThan5~0 (
// Equation(s):
// \output_FSM_inst|LessThan5~0_combout  = (!\output_FSM_inst|count [9] & !\output_FSM_inst|count [10])

	.dataa(!\output_FSM_inst|count [9]),
	.datab(!\output_FSM_inst|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|LessThan5~0 .extended_lut = "off";
defparam \output_FSM_inst|LessThan5~0 .lut_mask = 64'h8888888888888888;
defparam \output_FSM_inst|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Add0~29 (
// Equation(s):
// \output_FSM_inst|Add0~29_sumout  = SUM(( \output_FSM_inst|count [11] ) + ( GND ) + ( \output_FSM_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Add0~29 .extended_lut = "off";
defparam \output_FSM_inst|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[11] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[11] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|LessThan0~0 (
// Equation(s):
// \output_FSM_inst|LessThan0~0_combout  = ( !\output_FSM_inst|count [5] & ( (!\output_FSM_inst|count [11] & (!\output_FSM_inst|count [8] & (!\output_FSM_inst|count [7] & !\output_FSM_inst|count [6]))) ) )

	.dataa(!\output_FSM_inst|count [11]),
	.datab(!\output_FSM_inst|count [8]),
	.datac(!\output_FSM_inst|count [7]),
	.datad(!\output_FSM_inst|count [6]),
	.datae(!\output_FSM_inst|count [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|LessThan0~0 .extended_lut = "off";
defparam \output_FSM_inst|LessThan0~0 .lut_mask = 64'h8000000080000000;
defparam \output_FSM_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Equal0~0 (
// Equation(s):
// \output_FSM_inst|Equal0~0_combout  = ( \output_FSM_inst|LessThan5~0_combout  & ( \output_FSM_inst|LessThan0~0_combout  & ( (!\output_FSM_inst|count [1] & (!\output_FSM_inst|count [2] & (!\output_FSM_inst|count [3] & !\output_FSM_inst|count [4]))) ) ) )

	.dataa(!\output_FSM_inst|count [1]),
	.datab(!\output_FSM_inst|count [2]),
	.datac(!\output_FSM_inst|count [3]),
	.datad(!\output_FSM_inst|count [4]),
	.datae(!\output_FSM_inst|LessThan5~0_combout ),
	.dataf(!\output_FSM_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Equal0~0 .extended_lut = "off";
defparam \output_FSM_inst|Equal0~0 .lut_mask = 64'h0000000000008000;
defparam \output_FSM_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|LessThan3~0 (
// Equation(s):
// \output_FSM_inst|LessThan3~0_combout  = (\output_FSM_inst|count [2] & \output_FSM_inst|count [3])

	.dataa(!\output_FSM_inst|count [2]),
	.datab(!\output_FSM_inst|count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|LessThan3~0 .extended_lut = "off";
defparam \output_FSM_inst|LessThan3~0 .lut_mask = 64'h1111111111111111;
defparam \output_FSM_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|LessThan3~1 (
// Equation(s):
// \output_FSM_inst|LessThan3~1_combout  = (!\output_FSM_inst|count [4] & (\output_FSM_inst|LessThan5~0_combout  & (\output_FSM_inst|LessThan0~0_combout  & !\output_FSM_inst|LessThan3~0_combout )))

	.dataa(!\output_FSM_inst|count [4]),
	.datab(!\output_FSM_inst|LessThan5~0_combout ),
	.datac(!\output_FSM_inst|LessThan0~0_combout ),
	.datad(!\output_FSM_inst|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|LessThan3~1 .extended_lut = "off";
defparam \output_FSM_inst|LessThan3~1 .lut_mask = 64'h0200020002000200;
defparam \output_FSM_inst|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Equal0~1 (
// Equation(s):
// \output_FSM_inst|Equal0~1_combout  = ( \output_FSM_inst|LessThan0~0_combout  & ( (!\output_FSM_inst|count [2] & (!\output_FSM_inst|count [3] & (!\output_FSM_inst|count [4] & \output_FSM_inst|LessThan5~0_combout ))) ) )

	.dataa(!\output_FSM_inst|count [2]),
	.datab(!\output_FSM_inst|count [3]),
	.datac(!\output_FSM_inst|count [4]),
	.datad(!\output_FSM_inst|LessThan5~0_combout ),
	.datae(!\output_FSM_inst|LessThan0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Equal0~1 .extended_lut = "off";
defparam \output_FSM_inst|Equal0~1 .lut_mask = 64'h0000008000000080;
defparam \output_FSM_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|my_state.s_SA~0 (
// Equation(s):
// \output_FSM_inst|my_state.s_SA~0_combout  = ( \output_FSM_inst|my_state.s_DA~q  & ( \output_FSM_inst|my_state.s_SA~q  ) ) # ( !\output_FSM_inst|my_state.s_DA~q  & ( \output_FSM_inst|my_state.s_SA~q  & ( (!\output_FSM_inst|count [4] & 
// (\output_FSM_inst|LessThan5~0_combout  & (\output_FSM_inst|LessThan0~0_combout  & !\output_FSM_inst|LessThan3~0_combout ))) ) ) ) # ( \output_FSM_inst|my_state.s_DA~q  & ( !\output_FSM_inst|my_state.s_SA~q  & ( ((!\output_FSM_inst|LessThan5~0_combout ) # 
// ((!\output_FSM_inst|LessThan0~0_combout ) # (\output_FSM_inst|LessThan3~0_combout ))) # (\output_FSM_inst|count [4]) ) ) )

	.dataa(!\output_FSM_inst|count [4]),
	.datab(!\output_FSM_inst|LessThan5~0_combout ),
	.datac(!\output_FSM_inst|LessThan0~0_combout ),
	.datad(!\output_FSM_inst|LessThan3~0_combout ),
	.datae(!\output_FSM_inst|my_state.s_DA~q ),
	.dataf(!\output_FSM_inst|my_state.s_SA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|my_state.s_SA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_SA~0 .extended_lut = "off";
defparam \output_FSM_inst|my_state.s_SA~0 .lut_mask = 64'h0000FDFF0200FFFF;
defparam \output_FSM_inst|my_state.s_SA~0 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|my_state.s_SA (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|my_state.s_SA~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|my_state.s_SA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_SA .is_wysiwyg = "true";
defparam \output_FSM_inst|my_state.s_SA .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector5~2 (
// Equation(s):
// \output_FSM_inst|Selector5~2_combout  = (!\output_FSM_inst|Equal0~1_combout  & (((!\output_FSM_inst|LessThan3~1_combout  & \output_FSM_inst|my_state.s_SA~q )))) # (\output_FSM_inst|Equal0~1_combout  & (((!\output_FSM_inst|LessThan3~1_combout  & 
// \output_FSM_inst|my_state.s_SA~q )) # (\output_FSM_inst|my_state.s_length~q )))

	.dataa(!\output_FSM_inst|Equal0~1_combout ),
	.datab(!\output_FSM_inst|my_state.s_length~q ),
	.datac(!\output_FSM_inst|LessThan3~1_combout ),
	.datad(!\output_FSM_inst|my_state.s_SA~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector5~2 .extended_lut = "off";
defparam \output_FSM_inst|Selector5~2 .lut_mask = 64'h11F111F111F111F1;
defparam \output_FSM_inst|Selector5~2 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|my_state.s_length (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|my_state.s_length~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_length .is_wysiwyg = "true";
defparam \output_FSM_inst|my_state.s_length .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector3~2 (
// Equation(s):
// \output_FSM_inst|Selector3~2_combout  = ( \output_FSM_inst|LessThan0~0_combout  & ( \output_FSM_inst|my_state.s_length~q  & ( (((!\output_FSM_inst|LessThan5~0_combout ) # (\output_FSM_inst|count [4])) # (\output_FSM_inst|count [3])) # 
// (\output_FSM_inst|count [2]) ) ) ) # ( !\output_FSM_inst|LessThan0~0_combout  & ( \output_FSM_inst|my_state.s_length~q  ) )

	.dataa(!\output_FSM_inst|count [2]),
	.datab(!\output_FSM_inst|count [3]),
	.datac(!\output_FSM_inst|count [4]),
	.datad(!\output_FSM_inst|LessThan5~0_combout ),
	.datae(!\output_FSM_inst|LessThan0~0_combout ),
	.dataf(!\output_FSM_inst|my_state.s_length~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector3~2 .extended_lut = "off";
defparam \output_FSM_inst|Selector3~2 .lut_mask = 64'h00000000FFFFFF7F;
defparam \output_FSM_inst|Selector3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector3~7 (
// Equation(s):
// \output_FSM_inst|Selector3~7_combout  = ( \output_FSM_inst|my_state.s_FCS~q  & ( (((!\output_FSM_inst|LessThan5~0_combout ) # (!\output_FSM_inst|LessThan0~0_combout )) # (\output_FSM_inst|count [4])) # (\output_FSM_inst|count [3]) ) )

	.dataa(!\output_FSM_inst|count [3]),
	.datab(!\output_FSM_inst|count [4]),
	.datac(!\output_FSM_inst|LessThan5~0_combout ),
	.datad(!\output_FSM_inst|LessThan0~0_combout ),
	.datae(!\output_FSM_inst|my_state.s_FCS~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector3~7 .extended_lut = "off";
defparam \output_FSM_inst|Selector3~7 .lut_mask = 64'h0000FFF70000FFF7;
defparam \output_FSM_inst|Selector3~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|LessThan5~1 (
// Equation(s):
// \output_FSM_inst|LessThan5~1_combout  = (\output_FSM_inst|count [3] & (\output_FSM_inst|count [4] & \output_FSM_inst|count [5]))

	.dataa(!\output_FSM_inst|count [3]),
	.datab(!\output_FSM_inst|count [4]),
	.datac(!\output_FSM_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|LessThan5~1 .extended_lut = "off";
defparam \output_FSM_inst|LessThan5~1 .lut_mask = 64'h0101010101010101;
defparam \output_FSM_inst|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|process_5~0 (
// Equation(s):
// \output_FSM_inst|process_5~0_combout  = (!\output_FSM_inst|count [3] & (!\output_FSM_inst|count [4] & (\output_FSM_inst|LessThan5~0_combout  & \output_FSM_inst|LessThan0~0_combout )))

	.dataa(!\output_FSM_inst|count [3]),
	.datab(!\output_FSM_inst|count [4]),
	.datac(!\output_FSM_inst|LessThan5~0_combout ),
	.datad(!\output_FSM_inst|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|process_5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|process_5~0 .extended_lut = "off";
defparam \output_FSM_inst|process_5~0 .lut_mask = 64'h0008000800080008;
defparam \output_FSM_inst|process_5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|LessThan5~2 (
// Equation(s):
// \output_FSM_inst|LessThan5~2_combout  = ( \output_FSM_inst|count [10] & ( \output_FSM_inst|count [11] ) ) # ( !\output_FSM_inst|count [10] & ( (\output_FSM_inst|count [11] & (\output_FSM_inst|count [8] & (\output_FSM_inst|count [7] & 
// \output_FSM_inst|count [9]))) ) )

	.dataa(!\output_FSM_inst|count [11]),
	.datab(!\output_FSM_inst|count [8]),
	.datac(!\output_FSM_inst|count [7]),
	.datad(!\output_FSM_inst|count [9]),
	.datae(!\output_FSM_inst|count [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|LessThan5~2 .extended_lut = "off";
defparam \output_FSM_inst|LessThan5~2 .lut_mask = 64'h0001555500015555;
defparam \output_FSM_inst|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|LessThan5~3 (
// Equation(s):
// \output_FSM_inst|LessThan5~3_combout  = (\output_FSM_inst|LessThan5~2_combout  & (((\output_FSM_inst|LessThan5~1_combout ) # (\output_FSM_inst|count [10])) # (\output_FSM_inst|count [6])))

	.dataa(!\output_FSM_inst|count [6]),
	.datab(!\output_FSM_inst|count [10]),
	.datac(!\output_FSM_inst|LessThan5~1_combout ),
	.datad(!\output_FSM_inst|LessThan5~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|LessThan5~3 .extended_lut = "off";
defparam \output_FSM_inst|LessThan5~3 .lut_mask = 64'h007F007F007F007F;
defparam \output_FSM_inst|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector6~0 (
// Equation(s):
// \output_FSM_inst|Selector6~0_combout  = ( !\output_FSM_inst|my_state.s_data~q  & ( \output_FSM_inst|LessThan5~3_combout  & ( (\output_FSM_inst|my_state.s_length~q  & ((!\output_FSM_inst|process_5~0_combout  & ((!\output_FSM_inst|my_state.s_FCS~q ))) # 
// (\output_FSM_inst|process_5~0_combout  & (\output_FSM_inst|count [2])))) ) ) ) # ( \output_FSM_inst|my_state.s_data~q  & ( !\output_FSM_inst|LessThan5~3_combout  & ( (!\output_FSM_inst|my_state.s_FCS~q ) # (\output_FSM_inst|process_5~0_combout ) ) ) ) # ( 
// !\output_FSM_inst|my_state.s_data~q  & ( !\output_FSM_inst|LessThan5~3_combout  & ( (\output_FSM_inst|my_state.s_length~q  & ((!\output_FSM_inst|process_5~0_combout  & ((!\output_FSM_inst|my_state.s_FCS~q ))) # (\output_FSM_inst|process_5~0_combout  & 
// (\output_FSM_inst|count [2])))) ) ) )

	.dataa(!\output_FSM_inst|count [2]),
	.datab(!\output_FSM_inst|process_5~0_combout ),
	.datac(!\output_FSM_inst|my_state.s_length~q ),
	.datad(!\output_FSM_inst|my_state.s_FCS~q ),
	.datae(!\output_FSM_inst|my_state.s_data~q ),
	.dataf(!\output_FSM_inst|LessThan5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector6~0 .extended_lut = "off";
defparam \output_FSM_inst|Selector6~0 .lut_mask = 64'h0D01FF330D010000;
defparam \output_FSM_inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|my_state.s_data (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|my_state.s_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_data .is_wysiwyg = "true";
defparam \output_FSM_inst|my_state.s_data .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector3~6 (
// Equation(s):
// \output_FSM_inst|Selector3~6_combout  = ( \output_FSM_inst|LessThan5~2_combout  & ( (\output_FSM_inst|my_state.s_data~q  & (((\output_FSM_inst|LessThan5~1_combout ) # (\output_FSM_inst|count [10])) # (\output_FSM_inst|count [6]))) ) )

	.dataa(!\output_FSM_inst|count [6]),
	.datab(!\output_FSM_inst|count [10]),
	.datac(!\output_FSM_inst|LessThan5~1_combout ),
	.datad(!\output_FSM_inst|my_state.s_data~q ),
	.datae(!\output_FSM_inst|LessThan5~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector3~6 .extended_lut = "off";
defparam \output_FSM_inst|Selector3~6 .lut_mask = 64'h0000007F0000007F;
defparam \output_FSM_inst|Selector3~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector3~8 (
// Equation(s):
// \output_FSM_inst|Selector3~8_combout  = ( \output_FSM_inst|my_state.s_DA~q  & ( (!\output_FSM_inst|count [4] & (\output_FSM_inst|LessThan5~0_combout  & (\output_FSM_inst|LessThan0~0_combout  & !\output_FSM_inst|LessThan3~0_combout ))) ) )

	.dataa(!\output_FSM_inst|count [4]),
	.datab(!\output_FSM_inst|LessThan5~0_combout ),
	.datac(!\output_FSM_inst|LessThan0~0_combout ),
	.datad(!\output_FSM_inst|LessThan3~0_combout ),
	.datae(!\output_FSM_inst|my_state.s_DA~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector3~8 .extended_lut = "off";
defparam \output_FSM_inst|Selector3~8 .lut_mask = 64'h0000020000000200;
defparam \output_FSM_inst|Selector3~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector3~9 (
// Equation(s):
// \output_FSM_inst|Selector3~9_combout  = ( !\output_FSM_inst|Selector3~6_combout  & ( \output_FSM_inst|Selector3~8_combout  & ( (!\output_FSM_inst|Selector3~2_combout  & !\output_FSM_inst|Selector3~7_combout ) ) ) ) # ( 
// !\output_FSM_inst|Selector3~6_combout  & ( !\output_FSM_inst|Selector3~8_combout  & ( (!\output_FSM_inst|Equal0~0_combout  & (\output_FSM_inst|my_state.s_SFD~q  & (!\output_FSM_inst|Selector3~2_combout  & !\output_FSM_inst|Selector3~7_combout ))) ) ) )

	.dataa(!\output_FSM_inst|Equal0~0_combout ),
	.datab(!\output_FSM_inst|my_state.s_SFD~q ),
	.datac(!\output_FSM_inst|Selector3~2_combout ),
	.datad(!\output_FSM_inst|Selector3~7_combout ),
	.datae(!\output_FSM_inst|Selector3~6_combout ),
	.dataf(!\output_FSM_inst|Selector3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector3~9 .extended_lut = "off";
defparam \output_FSM_inst|Selector3~9 .lut_mask = 64'h20000000F0000000;
defparam \output_FSM_inst|Selector3~9 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|my_state.s_DA (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Selector3~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|my_state.s_DA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_DA .is_wysiwyg = "true";
defparam \output_FSM_inst|my_state.s_DA .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector1~0 (
// Equation(s):
// \output_FSM_inst|Selector1~0_combout  = ( \output_FSM_inst|my_state.s_SA~q  & ( (\output_FSM_inst|LessThan3~1_combout  & ((!\output_FSM_inst|my_state.s_SFD~q ) # (\output_FSM_inst|Equal0~0_combout ))) ) ) # ( !\output_FSM_inst|my_state.s_SA~q  & ( 
// (!\output_FSM_inst|Equal0~0_combout  & (!\output_FSM_inst|my_state.s_SFD~q  & ((!\output_FSM_inst|my_state.s_DA~q ) # (\output_FSM_inst|LessThan3~1_combout )))) # (\output_FSM_inst|Equal0~0_combout  & (((!\output_FSM_inst|my_state.s_DA~q ) # 
// (\output_FSM_inst|LessThan3~1_combout )))) ) )

	.dataa(!\output_FSM_inst|Equal0~0_combout ),
	.datab(!\output_FSM_inst|my_state.s_SFD~q ),
	.datac(!\output_FSM_inst|LessThan3~1_combout ),
	.datad(!\output_FSM_inst|my_state.s_DA~q ),
	.datae(!\output_FSM_inst|my_state.s_SA~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector1~0 .extended_lut = "off";
defparam \output_FSM_inst|Selector1~0 .lut_mask = 64'hDD0D0D0DDD0D0D0D;
defparam \output_FSM_inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector2~0 (
// Equation(s):
// \output_FSM_inst|Selector2~0_combout  = ( !\output_FSM_inst|my_state.s_data~q  & ( \output_FSM_inst|LessThan5~3_combout  & ( (!\output_FSM_inst|process_5~0_combout  & (((!\output_FSM_inst|my_state.s_length~q  & !\output_FSM_inst|my_state.s_FCS~q )))) # 
// (\output_FSM_inst|process_5~0_combout  & ((!\output_FSM_inst|count [2]) # ((!\output_FSM_inst|my_state.s_length~q )))) ) ) ) # ( \output_FSM_inst|my_state.s_data~q  & ( !\output_FSM_inst|LessThan5~3_combout  & ( (!\output_FSM_inst|process_5~0_combout  & 
// (((!\output_FSM_inst|my_state.s_length~q  & !\output_FSM_inst|my_state.s_FCS~q )))) # (\output_FSM_inst|process_5~0_combout  & ((!\output_FSM_inst|count [2]) # ((!\output_FSM_inst|my_state.s_length~q )))) ) ) ) # ( !\output_FSM_inst|my_state.s_data~q  & ( 
// !\output_FSM_inst|LessThan5~3_combout  & ( (!\output_FSM_inst|process_5~0_combout  & (((!\output_FSM_inst|my_state.s_length~q  & !\output_FSM_inst|my_state.s_FCS~q )))) # (\output_FSM_inst|process_5~0_combout  & ((!\output_FSM_inst|count [2]) # 
// ((!\output_FSM_inst|my_state.s_length~q )))) ) ) )

	.dataa(!\output_FSM_inst|count [2]),
	.datab(!\output_FSM_inst|process_5~0_combout ),
	.datac(!\output_FSM_inst|my_state.s_length~q ),
	.datad(!\output_FSM_inst|my_state.s_FCS~q ),
	.datae(!\output_FSM_inst|my_state.s_data~q ),
	.dataf(!\output_FSM_inst|LessThan5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector2~0 .extended_lut = "off";
defparam \output_FSM_inst|Selector2~0 .lut_mask = 64'hF232F232F2320000;
defparam \output_FSM_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector1~1 (
// Equation(s):
// \output_FSM_inst|Selector1~1_combout  = ( \output_FSM_inst|Selector2~0_combout  & ( ((\output_FSM_inst|my_state.s_preamble~q  & (!\output_FSM_inst|Selector3~4_combout  & \output_FSM_inst|Selector1~0_combout ))) # (\output_FSM_inst|Selector3~3_combout ) ) 
// )

	.dataa(!\output_FSM_inst|my_state.s_preamble~q ),
	.datab(!\output_FSM_inst|Selector3~3_combout ),
	.datac(!\output_FSM_inst|Selector3~4_combout ),
	.datad(!\output_FSM_inst|Selector1~0_combout ),
	.datae(!\output_FSM_inst|Selector2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector1~1 .extended_lut = "off";
defparam \output_FSM_inst|Selector1~1 .lut_mask = 64'h0000337300003373;
defparam \output_FSM_inst|Selector1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|my_state.s_preamble (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|my_state.s_preamble~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_preamble .is_wysiwyg = "true";
defparam \output_FSM_inst|my_state.s_preamble .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|LessThan1~0 (
// Equation(s):
// \output_FSM_inst|LessThan1~0_combout  = (\output_FSM_inst|count [1] & (\output_FSM_inst|count [2] & \output_FSM_inst|count [3]))

	.dataa(!\output_FSM_inst|count [1]),
	.datab(!\output_FSM_inst|count [2]),
	.datac(!\output_FSM_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|LessThan1~0 .extended_lut = "off";
defparam \output_FSM_inst|LessThan1~0 .lut_mask = 64'h0101010101010101;
defparam \output_FSM_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector3~4 (
// Equation(s):
// \output_FSM_inst|Selector3~4_combout  = ( \output_FSM_inst|LessThan1~0_combout  & ( \output_FSM_inst|my_state.s_preamble~q  ) ) # ( !\output_FSM_inst|LessThan1~0_combout  & ( (\output_FSM_inst|my_state.s_preamble~q  & 
// (((!\output_FSM_inst|LessThan5~0_combout ) # (!\output_FSM_inst|LessThan0~0_combout )) # (\output_FSM_inst|count [4]))) ) )

	.dataa(!\output_FSM_inst|count [4]),
	.datab(!\output_FSM_inst|LessThan5~0_combout ),
	.datac(!\output_FSM_inst|LessThan0~0_combout ),
	.datad(!\output_FSM_inst|my_state.s_preamble~q ),
	.datae(!\output_FSM_inst|LessThan1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector3~4 .extended_lut = "off";
defparam \output_FSM_inst|Selector3~4 .lut_mask = 64'h00FD00FF00FD00FF;
defparam \output_FSM_inst|Selector3~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|my_state.s_FCS~0 (
// Equation(s):
// \output_FSM_inst|my_state.s_FCS~0_combout  = (!\output_FSM_inst|process_5~0_combout  & (((!\output_FSM_inst|my_state.s_length~q  & !\output_FSM_inst|my_state.s_FCS~q )))) # (\output_FSM_inst|process_5~0_combout  & ((!\output_FSM_inst|count [2]) # 
// ((!\output_FSM_inst|my_state.s_length~q ))))

	.dataa(!\output_FSM_inst|count [2]),
	.datab(!\output_FSM_inst|process_5~0_combout ),
	.datac(!\output_FSM_inst|my_state.s_length~q ),
	.datad(!\output_FSM_inst|my_state.s_FCS~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|my_state.s_FCS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_FCS~0 .extended_lut = "off";
defparam \output_FSM_inst|my_state.s_FCS~0 .lut_mask = 64'hF232F232F232F232;
defparam \output_FSM_inst|my_state.s_FCS~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|my_state.s_FCS~1 (
// Equation(s):
// \output_FSM_inst|my_state.s_FCS~1_combout  = ( \output_FSM_inst|Selector3~6_combout  & ( \output_FSM_inst|my_state.s_FCS~0_combout  ) ) # ( !\output_FSM_inst|Selector3~6_combout  & ( \output_FSM_inst|my_state.s_FCS~0_combout  & ( 
// (!\output_FSM_inst|Selector3~3_combout  & (!\output_FSM_inst|Selector3~4_combout  & (\output_FSM_inst|my_state.s_FCS~q  & \output_FSM_inst|Selector1~0_combout ))) ) ) ) # ( \output_FSM_inst|Selector3~6_combout  & ( 
// !\output_FSM_inst|my_state.s_FCS~0_combout  ) )

	.dataa(!\output_FSM_inst|Selector3~3_combout ),
	.datab(!\output_FSM_inst|Selector3~4_combout ),
	.datac(!\output_FSM_inst|my_state.s_FCS~q ),
	.datad(!\output_FSM_inst|Selector1~0_combout ),
	.datae(!\output_FSM_inst|Selector3~6_combout ),
	.dataf(!\output_FSM_inst|my_state.s_FCS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|my_state.s_FCS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_FCS~1 .extended_lut = "off";
defparam \output_FSM_inst|my_state.s_FCS~1 .lut_mask = 64'h0000FFFF0008FFFF;
defparam \output_FSM_inst|my_state.s_FCS~1 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|my_state.s_FCS (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|my_state.s_FCS~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|my_state.s_FCS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_FCS .is_wysiwyg = "true";
defparam \output_FSM_inst|my_state.s_FCS .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector0~0 (
// Equation(s):
// \output_FSM_inst|Selector0~0_combout  = ( \output_FSM_inst|my_state.s_gap~q  & ( \output_FSM_inst|my_state.s_FCS~q  & ( (!\output_FSM_inst|count [3] & (!\output_FSM_inst|count [4] & (\output_FSM_inst|LessThan5~0_combout  & 
// \output_FSM_inst|LessThan0~0_combout ))) ) ) ) # ( \output_FSM_inst|my_state.s_gap~q  & ( !\output_FSM_inst|my_state.s_FCS~q  ) ) # ( !\output_FSM_inst|my_state.s_gap~q  & ( !\output_FSM_inst|my_state.s_FCS~q  & ( (!\output_FSM_inst|LessThan5~0_combout ) 
// # ((!\output_FSM_inst|LessThan0~0_combout ) # ((\output_FSM_inst|count [3] & \output_FSM_inst|count [4]))) ) ) )

	.dataa(!\output_FSM_inst|count [3]),
	.datab(!\output_FSM_inst|count [4]),
	.datac(!\output_FSM_inst|LessThan5~0_combout ),
	.datad(!\output_FSM_inst|LessThan0~0_combout ),
	.datae(!\output_FSM_inst|my_state.s_gap~q ),
	.dataf(!\output_FSM_inst|my_state.s_FCS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector0~0 .extended_lut = "off";
defparam \output_FSM_inst|Selector0~0 .lut_mask = 64'hFFF1FFFF00000008;
defparam \output_FSM_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|my_state.s_gap (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|my_state.s_gap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_gap .is_wysiwyg = "true";
defparam \output_FSM_inst|my_state.s_gap .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector3~3 (
// Equation(s):
// \output_FSM_inst|Selector3~3_combout  = ( !\output_FSM_inst|my_state.s_gap~q  & ( (!\output_FSM_inst|LessThan5~0_combout ) # ((!\output_FSM_inst|LessThan0~0_combout ) # ((\output_FSM_inst|count [3] & \output_FSM_inst|count [4]))) ) )

	.dataa(!\output_FSM_inst|count [3]),
	.datab(!\output_FSM_inst|count [4]),
	.datac(!\output_FSM_inst|LessThan5~0_combout ),
	.datad(!\output_FSM_inst|LessThan0~0_combout ),
	.datae(!\output_FSM_inst|my_state.s_gap~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector3~3 .extended_lut = "off";
defparam \output_FSM_inst|Selector3~3 .lut_mask = 64'hFFF10000FFF10000;
defparam \output_FSM_inst|Selector3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector2~1 (
// Equation(s):
// \output_FSM_inst|Selector2~1_combout  = ( \output_FSM_inst|Selector2~0_combout  & ( ((\output_FSM_inst|my_state.s_SFD~q  & (!\output_FSM_inst|Selector3~3_combout  & \output_FSM_inst|Selector1~0_combout ))) # (\output_FSM_inst|Selector3~4_combout ) ) )

	.dataa(!\output_FSM_inst|my_state.s_SFD~q ),
	.datab(!\output_FSM_inst|Selector3~3_combout ),
	.datac(!\output_FSM_inst|Selector3~4_combout ),
	.datad(!\output_FSM_inst|Selector1~0_combout ),
	.datae(!\output_FSM_inst|Selector2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector2~1 .extended_lut = "off";
defparam \output_FSM_inst|Selector2~1 .lut_mask = 64'h00000F4F00000F4F;
defparam \output_FSM_inst|Selector2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|my_state.s_SFD (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|my_state.s_SFD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|my_state.s_SFD .is_wysiwyg = "true";
defparam \output_FSM_inst|my_state.s_SFD .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|count[3]~0 (
// Equation(s):
// \output_FSM_inst|count[3]~0_combout  = (!\output_FSM_inst|my_state.s_SFD~q  & (\output_FSM_inst|my_state.s_gap~q  & !\output_FSM_inst|my_state.s_preamble~q ))

	.dataa(!\output_FSM_inst|my_state.s_SFD~q ),
	.datab(!\output_FSM_inst|my_state.s_gap~q ),
	.datac(!\output_FSM_inst|my_state.s_preamble~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|count[3]~0 .extended_lut = "off";
defparam \output_FSM_inst|count[3]~0 .lut_mask = 64'h2020202020202020;
defparam \output_FSM_inst|count[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|count[3]~1 (
// Equation(s):
// \output_FSM_inst|count[3]~1_combout  = (!\output_FSM_inst|Equal0~0_combout  & (\output_FSM_inst|my_state.s_SFD~q  & (\output_FSM_inst|my_state.s_gap~q  & !\output_FSM_inst|my_state.s_preamble~q )))

	.dataa(!\output_FSM_inst|Equal0~0_combout ),
	.datab(!\output_FSM_inst|my_state.s_SFD~q ),
	.datac(!\output_FSM_inst|my_state.s_gap~q ),
	.datad(!\output_FSM_inst|my_state.s_preamble~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|count[3]~1 .extended_lut = "off";
defparam \output_FSM_inst|count[3]~1 .lut_mask = 64'h0200020002000200;
defparam \output_FSM_inst|count[3]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|count[3]~2 (
// Equation(s):
// \output_FSM_inst|count[3]~2_combout  = (!\output_FSM_inst|my_state.s_FCS~q  & !\output_FSM_inst|my_state.s_data~q )

	.dataa(!\output_FSM_inst|my_state.s_FCS~q ),
	.datab(!\output_FSM_inst|my_state.s_data~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|count[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|count[3]~2 .extended_lut = "off";
defparam \output_FSM_inst|count[3]~2 .lut_mask = 64'h8888888888888888;
defparam \output_FSM_inst|count[3]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector5~1 (
// Equation(s):
// \output_FSM_inst|Selector5~1_combout  = ( \output_FSM_inst|LessThan5~3_combout  & ( (\output_FSM_inst|process_5~0_combout  & ((!\output_FSM_inst|my_state.s_length~q  & ((\output_FSM_inst|my_state.s_FCS~q ))) # (\output_FSM_inst|my_state.s_length~q  & 
// (!\output_FSM_inst|count [2])))) ) ) # ( !\output_FSM_inst|LessThan5~3_combout  & ( (!\output_FSM_inst|process_5~0_combout  & (((!\output_FSM_inst|my_state.s_length~q  & !\output_FSM_inst|my_state.s_FCS~q )))) # (\output_FSM_inst|process_5~0_combout  & 
// ((!\output_FSM_inst|count [2]) # ((!\output_FSM_inst|my_state.s_length~q )))) ) )

	.dataa(!\output_FSM_inst|count [2]),
	.datab(!\output_FSM_inst|process_5~0_combout ),
	.datac(!\output_FSM_inst|my_state.s_length~q ),
	.datad(!\output_FSM_inst|my_state.s_FCS~q ),
	.datae(!\output_FSM_inst|LessThan5~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector5~1 .extended_lut = "off";
defparam \output_FSM_inst|Selector5~1 .lut_mask = 64'hF2320232F2320232;
defparam \output_FSM_inst|Selector5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector3~5 (
// Equation(s):
// \output_FSM_inst|Selector3~5_combout  = (!\output_FSM_inst|my_state.s_DA~q  & !\output_FSM_inst|my_state.s_SA~q )

	.dataa(!\output_FSM_inst|my_state.s_DA~q ),
	.datab(!\output_FSM_inst|my_state.s_SA~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector3~5 .extended_lut = "off";
defparam \output_FSM_inst|Selector3~5 .lut_mask = 64'h8888888888888888;
defparam \output_FSM_inst|Selector3~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|count[3]~3 (
// Equation(s):
// \output_FSM_inst|count[3]~3_combout  = ( \output_FSM_inst|LessThan3~1_combout  & ( \output_FSM_inst|Selector3~5_combout  & ( (!\output_FSM_inst|Selector3~3_combout  & ((!\output_FSM_inst|my_state.s_gap~q ) # (!\output_FSM_inst|Selector3~4_combout ))) ) ) 
// ) # ( !\output_FSM_inst|LessThan3~1_combout  & ( \output_FSM_inst|Selector3~5_combout  & ( (!\output_FSM_inst|Selector3~3_combout  & ((!\output_FSM_inst|my_state.s_gap~q ) # (!\output_FSM_inst|Selector3~4_combout ))) ) ) ) # ( 
// \output_FSM_inst|LessThan3~1_combout  & ( !\output_FSM_inst|Selector3~5_combout  & ( (!\output_FSM_inst|Selector3~3_combout  & ((!\output_FSM_inst|my_state.s_gap~q ) # (!\output_FSM_inst|Selector3~4_combout ))) ) ) ) # ( 
// !\output_FSM_inst|LessThan3~1_combout  & ( !\output_FSM_inst|Selector3~5_combout  & ( (!\output_FSM_inst|count[3]~0_combout  & (!\output_FSM_inst|Selector3~3_combout  & ((!\output_FSM_inst|my_state.s_gap~q ) # (!\output_FSM_inst|Selector3~4_combout )))) ) 
// ) )

	.dataa(!\output_FSM_inst|my_state.s_gap~q ),
	.datab(!\output_FSM_inst|count[3]~0_combout ),
	.datac(!\output_FSM_inst|Selector3~3_combout ),
	.datad(!\output_FSM_inst|Selector3~4_combout ),
	.datae(!\output_FSM_inst|LessThan3~1_combout ),
	.dataf(!\output_FSM_inst|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|count[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|count[3]~3 .extended_lut = "off";
defparam \output_FSM_inst|count[3]~3 .lut_mask = 64'hC080F0A0F0A0F0A0;
defparam \output_FSM_inst|count[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|count[3]~4 (
// Equation(s):
// \output_FSM_inst|count[3]~4_combout  = ( \output_FSM_inst|Selector5~1_combout  & ( \output_FSM_inst|count[3]~3_combout  & ( ((\output_FSM_inst|count[3]~0_combout  & \output_FSM_inst|Selector3~2_combout )) # (\output_FSM_inst|count[3]~1_combout ) ) ) ) # ( 
// !\output_FSM_inst|Selector5~1_combout  & ( \output_FSM_inst|count[3]~3_combout  & ( ((\output_FSM_inst|count[3]~0_combout  & ((!\output_FSM_inst|count[3]~2_combout ) # (\output_FSM_inst|Selector3~2_combout )))) # (\output_FSM_inst|count[3]~1_combout ) ) ) 
// ) # ( \output_FSM_inst|Selector5~1_combout  & ( !\output_FSM_inst|count[3]~3_combout  ) ) # ( !\output_FSM_inst|Selector5~1_combout  & ( !\output_FSM_inst|count[3]~3_combout  ) )

	.dataa(!\output_FSM_inst|count[3]~0_combout ),
	.datab(!\output_FSM_inst|count[3]~1_combout ),
	.datac(!\output_FSM_inst|Selector3~2_combout ),
	.datad(!\output_FSM_inst|count[3]~2_combout ),
	.datae(!\output_FSM_inst|Selector5~1_combout ),
	.dataf(!\output_FSM_inst|count[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|count[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|count[3]~4 .extended_lut = "off";
defparam \output_FSM_inst|count[3]~4 .lut_mask = 64'hFFFFFFFF77373737;
defparam \output_FSM_inst|count[3]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|count[0] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\output_FSM_inst|count[3]~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|count[0] .is_wysiwyg = "true";
defparam \output_FSM_inst|count[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector23~0 (
// Equation(s):
// \output_FSM_inst|Selector23~0_combout  = (\output_FSM_inst|my_state.s_SFD~q  & ((!\output_FSM_inst|Equal0~0_combout ) # (\output_FSM_inst|count [0])))

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|Equal0~0_combout ),
	.datac(!\output_FSM_inst|my_state.s_SFD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector23~0 .extended_lut = "off";
defparam \output_FSM_inst|Selector23~0 .lut_mask = 64'h0D0D0D0D0D0D0D0D;
defparam \output_FSM_inst|Selector23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|clk_phy_2~0 (
// Equation(s):
// \output_FSM_inst|clk_phy_2~0_combout  = !\output_FSM_inst|clk_phy_2~q 

	.dataa(!\output_FSM_inst|clk_phy_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|clk_phy_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|clk_phy_2~0 .extended_lut = "off";
defparam \output_FSM_inst|clk_phy_2~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \output_FSM_inst|clk_phy_2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|clk_phy_2 (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|clk_phy_2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|clk_phy_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|clk_phy_2 .is_wysiwyg = "true";
defparam \output_FSM_inst|clk_phy_2 .power_up = "low";
// synopsys translate_on

dffeas \output_FSM_inst|rden (
	.clk(!\output_FSM_inst|clk_phy_2~q ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|rden~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|rden .is_wysiwyg = "true";
defparam \output_FSM_inst|rden .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + 
// ( VCC ) + ( !VCC ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + 
// ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_phy~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = !\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  $ (((\output_FSM_inst|rden~q  & 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\output_FSM_inst|rden~q ),
	.datac(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'hA9A9A9A9A9A9A9A9;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h0000FF00000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h0000FF00000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h0000FF00000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h0000FF00000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h0000FF00000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 64'h0000FF00000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 64'h0000FF00000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 64'h0000FF00000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] ) + 
// ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 64'h0000FF00000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ( 
// (\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] & 
// (\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]))) ) )

	.dataa(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000100000001;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( 
// (\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) ) )

	.dataa(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000000100000001;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ( (!\output_FSM_inst|rden~q  & 
// (((\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout )) # 
// (\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))) ) ) # ( !\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ( 
// (\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & !\output_FSM_inst|rden~q ) ) )

	.dataa(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\output_FSM_inst|rden~q ),
	.datac(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datae(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'h4444444C4444444C;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\output_FSM_inst|rden~q  & \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(!\output_FSM_inst|rden~q ),
	.datab(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h1111111111111111;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0040004000400040;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ ((((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000040000000;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h3636363636363636;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ ((((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// ((((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))) ) ) # ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// (((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # 
// (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) ) ) # ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h0080008000800080;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ ((((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \clk_sys~input (
	.i(clk_sys),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_sys~input_o ));
// synopsys translate_off
defparam \clk_sys~input .bus_hold = "false";
defparam \clk_sys~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_rec_frame_valid~input (
	.i(f_rec_frame_valid),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_rec_frame_valid~input_o ));
// synopsys translate_off
defparam \f_rec_frame_valid~input .bus_hold = "false";
defparam \f_rec_frame_valid~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\f_rec_frame_valid~input_o ) # ((\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0040000000000000;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// ((\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) ) # ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_rec_data_valid~input (
	.i(f_rec_data_valid),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_rec_data_valid~input_o ));
// synopsys translate_off
defparam \f_rec_data_valid~input .bus_hold = "false";
defparam \f_rec_data_valid~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  
// ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\f_rec_data_valid~input_o ) # 
// ((\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// (\f_rec_data_valid~input_o  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0040000000000000;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 
// ))))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 
// )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 
//  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 
// )))) ) ) ) # ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout 
// ))))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) 
// # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) 
// ) ) # ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2] & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) 
// # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4] & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000040000000;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h3636363636363636;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )) # 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ) # 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) ) ) # ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h0080008000800080;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ 
// ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 
// )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 64'h0F870F870F870F87;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) # ((\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) 
// # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))) ) ) ) # ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h3333333363333333;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0000000080000000;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 
// )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 64'h5595559555955595;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [10] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] 
// & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [11] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [11] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [11])))) ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8] & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g 
// [10] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [10] & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [10] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [11] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [10]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8]),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7] & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) 
// # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9] & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) 
// ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) 
// ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h6996966969969669;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~6 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 64'h9669699669969669;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h9999999999999999;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( (\in_FSM_inst|transmitenable|curr.a~q  & ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \in_FSM_inst|transmitenable|curr.a~q  ) ) )

	.dataa(!\in_FSM_inst|transmitenable|curr.a~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5555555400000000;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [1] & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) 
// # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3] & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( (\in_FSM_inst|transmitenable|curr.a~q  & 
// ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// \in_FSM_inst|transmitenable|curr.a~q  ) )

	.dataa(!\in_FSM_inst|transmitenable|curr.a~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555455555554;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 
// ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0040004000400040;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 
// )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 
// )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 
// )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [10] & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [11] $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [10] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [11] $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [11])))) ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8] & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g 
// [10] & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [10] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [10] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [11] $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8]),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h0660000000000660;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9] & 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7] & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) 
// # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9] & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\f_rec_data_valid~input_o  & ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \f_rec_data_valid~input_o  ) ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555400000000;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000000800000;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 
// )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555595555555955;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 
// )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 64'h5559555955595559;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a 
// [0])

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\f_rec_data_valid~input_o ) # 
// ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0F4B0F4B0F4B0F4B;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 
//  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// ((((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) 
// )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2] & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) 
// # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4] & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0001000100010001;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  
// & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\f_rec_data_valid~input_o ) # 
// ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) ) ) # ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 
// ) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1] & ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0] $ (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) 
// # (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3] & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( (\f_rec_data_valid~input_o  & 
// ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( \f_rec_data_valid~input_o  ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555455555554;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[11]~input (
	.i(f_ctrl_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[11]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[11]~input .bus_hold = "false";
defparam \f_ctrl_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[10]~input (
	.i(f_ctrl_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[10]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[10]~input .bus_hold = "false";
defparam \f_ctrl_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[9]~input (
	.i(f_ctrl_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[9]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[9]~input .bus_hold = "false";
defparam \f_ctrl_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[8]~input (
	.i(f_ctrl_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[8]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[8]~input .bus_hold = "false";
defparam \f_ctrl_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[7]~input (
	.i(f_ctrl_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[7]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[7]~input .bus_hold = "false";
defparam \f_ctrl_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[6]~input (
	.i(f_ctrl_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[6]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[6]~input .bus_hold = "false";
defparam \f_ctrl_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[5]~input (
	.i(f_ctrl_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[5]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[5]~input .bus_hold = "false";
defparam \f_ctrl_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[4]~input (
	.i(f_ctrl_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[4]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[4]~input .bus_hold = "false";
defparam \f_ctrl_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[3]~input (
	.i(f_ctrl_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[3]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[3]~input .bus_hold = "false";
defparam \f_ctrl_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[2]~input (
	.i(f_ctrl_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[2]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[2]~input .bus_hold = "false";
defparam \f_ctrl_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[1]~input (
	.i(f_ctrl_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[1]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[1]~input .bus_hold = "false";
defparam \f_ctrl_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~41 (
// Equation(s):
// \in_FSM_inst|Add1~41_sumout  = SUM(( !\f_ctrl_in[1]~input_o  ) + ( VCC ) + ( !VCC ))
// \in_FSM_inst|Add1~42  = CARRY(( !\f_ctrl_in[1]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~41_sumout ),
	.cout(\in_FSM_inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~41 .extended_lut = "off";
defparam \in_FSM_inst|Add1~41 .lut_mask = 64'h000000000000FF00;
defparam \in_FSM_inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~37 (
// Equation(s):
// \in_FSM_inst|Add1~37_sumout  = SUM(( !\f_ctrl_in[2]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~42  ))
// \in_FSM_inst|Add1~38  = CARRY(( !\f_ctrl_in[2]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~37_sumout ),
	.cout(\in_FSM_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~37 .extended_lut = "off";
defparam \in_FSM_inst|Add1~37 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~33 (
// Equation(s):
// \in_FSM_inst|Add1~33_sumout  = SUM(( !\f_ctrl_in[3]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~38  ))
// \in_FSM_inst|Add1~34  = CARRY(( !\f_ctrl_in[3]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~33_sumout ),
	.cout(\in_FSM_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~33 .extended_lut = "off";
defparam \in_FSM_inst|Add1~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~29 (
// Equation(s):
// \in_FSM_inst|Add1~29_sumout  = SUM(( !\f_ctrl_in[4]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~34  ))
// \in_FSM_inst|Add1~30  = CARRY(( !\f_ctrl_in[4]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~29_sumout ),
	.cout(\in_FSM_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~29 .extended_lut = "off";
defparam \in_FSM_inst|Add1~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~25 (
// Equation(s):
// \in_FSM_inst|Add1~25_sumout  = SUM(( !\f_ctrl_in[5]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~30  ))
// \in_FSM_inst|Add1~26  = CARRY(( !\f_ctrl_in[5]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~25_sumout ),
	.cout(\in_FSM_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~25 .extended_lut = "off";
defparam \in_FSM_inst|Add1~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~21 (
// Equation(s):
// \in_FSM_inst|Add1~21_sumout  = SUM(( !\f_ctrl_in[6]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~26  ))
// \in_FSM_inst|Add1~22  = CARRY(( !\f_ctrl_in[6]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~21_sumout ),
	.cout(\in_FSM_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~21 .extended_lut = "off";
defparam \in_FSM_inst|Add1~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~17 (
// Equation(s):
// \in_FSM_inst|Add1~17_sumout  = SUM(( !\f_ctrl_in[7]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~22  ))
// \in_FSM_inst|Add1~18  = CARRY(( !\f_ctrl_in[7]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~17_sumout ),
	.cout(\in_FSM_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~17 .extended_lut = "off";
defparam \in_FSM_inst|Add1~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~13 (
// Equation(s):
// \in_FSM_inst|Add1~13_sumout  = SUM(( !\f_ctrl_in[8]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~18  ))
// \in_FSM_inst|Add1~14  = CARRY(( !\f_ctrl_in[8]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~13_sumout ),
	.cout(\in_FSM_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~13 .extended_lut = "off";
defparam \in_FSM_inst|Add1~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~9 (
// Equation(s):
// \in_FSM_inst|Add1~9_sumout  = SUM(( !\f_ctrl_in[9]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~14  ))
// \in_FSM_inst|Add1~10  = CARRY(( !\f_ctrl_in[9]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~9_sumout ),
	.cout(\in_FSM_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~9 .extended_lut = "off";
defparam \in_FSM_inst|Add1~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~5 (
// Equation(s):
// \in_FSM_inst|Add1~5_sumout  = SUM(( !\f_ctrl_in[10]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~10  ))
// \in_FSM_inst|Add1~6  = CARRY(( !\f_ctrl_in[10]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~5_sumout ),
	.cout(\in_FSM_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~5 .extended_lut = "off";
defparam \in_FSM_inst|Add1~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add1~1 (
// Equation(s):
// \in_FSM_inst|Add1~1_sumout  = SUM(( !\f_ctrl_in[11]~input_o  ) + ( GND ) + ( \in_FSM_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f_ctrl_in[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add1~1 .extended_lut = "off";
defparam \in_FSM_inst|Add1~1 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[0]~input (
	.i(f_ctrl_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[0]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[0]~input .bus_hold = "false";
defparam \f_ctrl_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~45 (
// Equation(s):
// \in_FSM_inst|Add2~45_sumout  = SUM(( !\in_FSM_inst|cntit [0] ) + ( VCC ) + ( !VCC ))
// \in_FSM_inst|Add2~46  = CARRY(( !\in_FSM_inst|cntit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~45_sumout ),
	.cout(\in_FSM_inst|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~45 .extended_lut = "off";
defparam \in_FSM_inst|Add2~45 .lut_mask = 64'h000000000000FF00;
defparam \in_FSM_inst|Add2~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~12 (
// Equation(s):
// \in_FSM_inst|cntit~12_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~45_sumout ))) # (\f_rec_frame_valid~input_o  & (\f_ctrl_in[0]~input_o ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\f_ctrl_in[0]~input_o ),
	.datac(!\in_FSM_inst|Add2~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~12 .extended_lut = "off";
defparam \in_FSM_inst|cntit~12 .lut_mask = 64'hB1B1B1B1B1B1B1B1;
defparam \in_FSM_inst|cntit~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|LessThan1~1 (
// Equation(s):
// \in_FSM_inst|LessThan1~1_combout  = ( \in_FSM_inst|cntit [1] & ( \in_FSM_inst|cntit [0] & ( (\in_FSM_inst|cntit [5] & (\in_FSM_inst|cntit [4] & (\in_FSM_inst|cntit [3] & \in_FSM_inst|cntit [2]))) ) ) ) # ( !\in_FSM_inst|cntit [1] & ( \in_FSM_inst|cntit 
// [0] & ( (\in_FSM_inst|cntit [5] & (\in_FSM_inst|cntit [4] & (\in_FSM_inst|cntit [3] & \in_FSM_inst|cntit [2]))) ) ) ) # ( \in_FSM_inst|cntit [1] & ( !\in_FSM_inst|cntit [0] & ( (\in_FSM_inst|cntit [5] & (\in_FSM_inst|cntit [4] & (\in_FSM_inst|cntit [3] & 
// \in_FSM_inst|cntit [2]))) ) ) )

	.dataa(!\in_FSM_inst|cntit [5]),
	.datab(!\in_FSM_inst|cntit [4]),
	.datac(!\in_FSM_inst|cntit [3]),
	.datad(!\in_FSM_inst|cntit [2]),
	.datae(!\in_FSM_inst|cntit [1]),
	.dataf(!\in_FSM_inst|cntit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|LessThan1~1 .extended_lut = "off";
defparam \in_FSM_inst|LessThan1~1 .lut_mask = 64'h0000000100010001;
defparam \in_FSM_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit[10]~1 (
// Equation(s):
// \in_FSM_inst|cntit[10]~1_combout  = ((!\in_FSM_inst|LessThan1~0_combout ) # (!\in_FSM_inst|LessThan1~1_combout )) # (\f_rec_frame_valid~input_o )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|LessThan1~0_combout ),
	.datac(!\in_FSM_inst|LessThan1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit[10]~1 .extended_lut = "off";
defparam \in_FSM_inst|cntit[10]~1 .lut_mask = 64'hFDFDFDFDFDFDFDFD;
defparam \in_FSM_inst|cntit[10]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~41 (
// Equation(s):
// \in_FSM_inst|Add2~41_sumout  = SUM(( !\in_FSM_inst|cntit [1] ) + ( GND ) + ( \in_FSM_inst|Add2~46  ))
// \in_FSM_inst|Add2~42  = CARRY(( !\in_FSM_inst|cntit [1] ) + ( GND ) + ( \in_FSM_inst|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~41_sumout ),
	.cout(\in_FSM_inst|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~41 .extended_lut = "off";
defparam \in_FSM_inst|Add2~41 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~11 (
// Equation(s):
// \in_FSM_inst|cntit~11_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~41_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~41_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~41_sumout ),
	.datac(!\in_FSM_inst|Add2~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~11 .extended_lut = "off";
defparam \in_FSM_inst|cntit~11 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~11 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~37 (
// Equation(s):
// \in_FSM_inst|Add2~37_sumout  = SUM(( !\in_FSM_inst|cntit [2] ) + ( GND ) + ( \in_FSM_inst|Add2~42  ))
// \in_FSM_inst|Add2~38  = CARRY(( !\in_FSM_inst|cntit [2] ) + ( GND ) + ( \in_FSM_inst|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~37_sumout ),
	.cout(\in_FSM_inst|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~37 .extended_lut = "off";
defparam \in_FSM_inst|Add2~37 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~10 (
// Equation(s):
// \in_FSM_inst|cntit~10_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~37_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~37_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~37_sumout ),
	.datac(!\in_FSM_inst|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~10 .extended_lut = "off";
defparam \in_FSM_inst|cntit~10 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~10 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~33 (
// Equation(s):
// \in_FSM_inst|Add2~33_sumout  = SUM(( !\in_FSM_inst|cntit [3] ) + ( GND ) + ( \in_FSM_inst|Add2~38  ))
// \in_FSM_inst|Add2~34  = CARRY(( !\in_FSM_inst|cntit [3] ) + ( GND ) + ( \in_FSM_inst|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~33_sumout ),
	.cout(\in_FSM_inst|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~33 .extended_lut = "off";
defparam \in_FSM_inst|Add2~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~9 (
// Equation(s):
// \in_FSM_inst|cntit~9_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~33_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~33_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~33_sumout ),
	.datac(!\in_FSM_inst|Add2~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~9 .extended_lut = "off";
defparam \in_FSM_inst|cntit~9 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~9 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~29 (
// Equation(s):
// \in_FSM_inst|Add2~29_sumout  = SUM(( !\in_FSM_inst|cntit [4] ) + ( GND ) + ( \in_FSM_inst|Add2~34  ))
// \in_FSM_inst|Add2~30  = CARRY(( !\in_FSM_inst|cntit [4] ) + ( GND ) + ( \in_FSM_inst|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~29_sumout ),
	.cout(\in_FSM_inst|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~29 .extended_lut = "off";
defparam \in_FSM_inst|Add2~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~8 (
// Equation(s):
// \in_FSM_inst|cntit~8_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~29_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~29_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~29_sumout ),
	.datac(!\in_FSM_inst|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~8 .extended_lut = "off";
defparam \in_FSM_inst|cntit~8 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~8 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~25 (
// Equation(s):
// \in_FSM_inst|Add2~25_sumout  = SUM(( !\in_FSM_inst|cntit [5] ) + ( GND ) + ( \in_FSM_inst|Add2~30  ))
// \in_FSM_inst|Add2~26  = CARRY(( !\in_FSM_inst|cntit [5] ) + ( GND ) + ( \in_FSM_inst|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~25_sumout ),
	.cout(\in_FSM_inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~25 .extended_lut = "off";
defparam \in_FSM_inst|Add2~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~7 (
// Equation(s):
// \in_FSM_inst|cntit~7_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~25_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~25_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~25_sumout ),
	.datac(!\in_FSM_inst|Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~7 .extended_lut = "off";
defparam \in_FSM_inst|cntit~7 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~7 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~21 (
// Equation(s):
// \in_FSM_inst|Add2~21_sumout  = SUM(( !\in_FSM_inst|cntit [6] ) + ( GND ) + ( \in_FSM_inst|Add2~26  ))
// \in_FSM_inst|Add2~22  = CARRY(( !\in_FSM_inst|cntit [6] ) + ( GND ) + ( \in_FSM_inst|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~21_sumout ),
	.cout(\in_FSM_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~21 .extended_lut = "off";
defparam \in_FSM_inst|Add2~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~6 (
// Equation(s):
// \in_FSM_inst|cntit~6_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~21_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~21_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~21_sumout ),
	.datac(!\in_FSM_inst|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~6 .extended_lut = "off";
defparam \in_FSM_inst|cntit~6 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~6 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~17 (
// Equation(s):
// \in_FSM_inst|Add2~17_sumout  = SUM(( !\in_FSM_inst|cntit [7] ) + ( GND ) + ( \in_FSM_inst|Add2~22  ))
// \in_FSM_inst|Add2~18  = CARRY(( !\in_FSM_inst|cntit [7] ) + ( GND ) + ( \in_FSM_inst|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~17_sumout ),
	.cout(\in_FSM_inst|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~17 .extended_lut = "off";
defparam \in_FSM_inst|Add2~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~5 (
// Equation(s):
// \in_FSM_inst|cntit~5_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~17_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~17_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~17_sumout ),
	.datac(!\in_FSM_inst|Add2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~5 .extended_lut = "off";
defparam \in_FSM_inst|cntit~5 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~5 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~13 (
// Equation(s):
// \in_FSM_inst|Add2~13_sumout  = SUM(( !\in_FSM_inst|cntit [8] ) + ( GND ) + ( \in_FSM_inst|Add2~18  ))
// \in_FSM_inst|Add2~14  = CARRY(( !\in_FSM_inst|cntit [8] ) + ( GND ) + ( \in_FSM_inst|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~13_sumout ),
	.cout(\in_FSM_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~13 .extended_lut = "off";
defparam \in_FSM_inst|Add2~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~4 (
// Equation(s):
// \in_FSM_inst|cntit~4_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~13_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~13_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~13_sumout ),
	.datac(!\in_FSM_inst|Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~4 .extended_lut = "off";
defparam \in_FSM_inst|cntit~4 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~4 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~9 (
// Equation(s):
// \in_FSM_inst|Add2~9_sumout  = SUM(( !\in_FSM_inst|cntit [9] ) + ( GND ) + ( \in_FSM_inst|Add2~14  ))
// \in_FSM_inst|Add2~10  = CARRY(( !\in_FSM_inst|cntit [9] ) + ( GND ) + ( \in_FSM_inst|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~9_sumout ),
	.cout(\in_FSM_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~9 .extended_lut = "off";
defparam \in_FSM_inst|Add2~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~3 (
// Equation(s):
// \in_FSM_inst|cntit~3_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~9_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~9_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~9_sumout ),
	.datac(!\in_FSM_inst|Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~3 .extended_lut = "off";
defparam \in_FSM_inst|cntit~3 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~3 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~5 (
// Equation(s):
// \in_FSM_inst|Add2~5_sumout  = SUM(( !\in_FSM_inst|cntit [10] ) + ( GND ) + ( \in_FSM_inst|Add2~10  ))
// \in_FSM_inst|Add2~6  = CARRY(( !\in_FSM_inst|cntit [10] ) + ( GND ) + ( \in_FSM_inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~5_sumout ),
	.cout(\in_FSM_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~5 .extended_lut = "off";
defparam \in_FSM_inst|Add2~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~2 (
// Equation(s):
// \in_FSM_inst|cntit~2_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~5_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~5_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~5_sumout ),
	.datac(!\in_FSM_inst|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~2 .extended_lut = "off";
defparam \in_FSM_inst|cntit~2 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~2 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[10] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|Add2~1 (
// Equation(s):
// \in_FSM_inst|Add2~1_sumout  = SUM(( !\in_FSM_inst|cntit [11] ) + ( GND ) + ( \in_FSM_inst|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in_FSM_inst|cntit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in_FSM_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\in_FSM_inst|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|Add2~1 .extended_lut = "off";
defparam \in_FSM_inst|Add2~1 .lut_mask = 64'h0000FFFF0000FF00;
defparam \in_FSM_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|cntit~0 (
// Equation(s):
// \in_FSM_inst|cntit~0_combout  = (!\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|Add2~1_sumout ))) # (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|Add1~1_sumout ))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|Add1~1_sumout ),
	.datac(!\in_FSM_inst|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|cntit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|cntit~0 .extended_lut = "off";
defparam \in_FSM_inst|cntit~0 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \in_FSM_inst|cntit~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|cntit[11] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|cntit~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|cntit[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|cntit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|cntit[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|cntit[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|LessThan1~0 (
// Equation(s):
// \in_FSM_inst|LessThan1~0_combout  = ( \in_FSM_inst|cntit [7] & ( \in_FSM_inst|cntit [6] & ( (\in_FSM_inst|cntit [11] & (\in_FSM_inst|cntit [10] & (\in_FSM_inst|cntit [9] & \in_FSM_inst|cntit [8]))) ) ) )

	.dataa(!\in_FSM_inst|cntit [11]),
	.datab(!\in_FSM_inst|cntit [10]),
	.datac(!\in_FSM_inst|cntit [9]),
	.datad(!\in_FSM_inst|cntit [8]),
	.datae(!\in_FSM_inst|cntit [7]),
	.dataf(!\in_FSM_inst|cntit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|LessThan1~0 .extended_lut = "off";
defparam \in_FSM_inst|LessThan1~0 .lut_mask = 64'h0000000000000001;
defparam \in_FSM_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|last~0 (
// Equation(s):
// \in_FSM_inst|last~0_combout  = (!\reset~input_o  & (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|LessThan1~0_combout ),
	.datac(!\in_FSM_inst|LessThan1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|last~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|last~0 .extended_lut = "off";
defparam \in_FSM_inst|last~0 .lut_mask = 64'h0202020202020202;
defparam \in_FSM_inst|last~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ram_address_a[10] (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ram_address_a [10] = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [10] $ (!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [11])

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ram_address_a [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ram_address_a[10] .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ram_address_a[10] .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ram_address_a[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|last~0_combout }),
	.portaaddr({\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|ram_address_a [10],\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9],\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8],
\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 11;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 2047;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 2048;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 1;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 11;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 2047;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 2048;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 1;
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|outonl (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|outonl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|outonl .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|outonl .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|inonl (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|last~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|inonl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|inonl .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|inonl .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~57 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~57_combout  = (\in_FSM_inst|packetstack|currst.z~q  & ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # (\in_FSM_inst|packetstack|outonl~q )))

	.dataa(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(!\in_FSM_inst|packetstack|outonl~q ),
	.datac(!\in_FSM_inst|packetstack|currst.z~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~57 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~57 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \in_FSM_inst|packetstack|currst~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~58 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~58_combout  = (!\in_FSM_inst|packetstack|currst.y~q  & !\in_FSM_inst|packetstack|currst.z~q )

	.dataa(!\in_FSM_inst|packetstack|currst.y~q ),
	.datab(!\in_FSM_inst|packetstack|currst.z~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~58 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~58 .lut_mask = 64'h8888888888888888;
defparam \in_FSM_inst|packetstack|currst~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~59 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~59_combout  = ( \in_FSM_inst|packetstack|currst~57_combout  & ( \in_FSM_inst|packetstack|currst~58_combout  ) ) # ( \in_FSM_inst|packetstack|currst~57_combout  & ( !\in_FSM_inst|packetstack|currst~58_combout  ) ) # ( 
// !\in_FSM_inst|packetstack|currst~57_combout  & ( !\in_FSM_inst|packetstack|currst~58_combout  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst~57_combout ),
	.dataf(!\in_FSM_inst|packetstack|currst~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~59 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~59 .lut_mask = 64'h0008FFFF0000FFFF;
defparam \in_FSM_inst|packetstack|currst~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|process_3~0 (
// Equation(s):
// \in_FSM_inst|packetstack|process_3~0_combout  = ( \in_FSM_inst|LessThan1~0_combout  & ( \in_FSM_inst|LessThan1~1_combout  & ( ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # ((\in_FSM_inst|packetstack|inonl~q ) # 
// (\in_FSM_inst|packetstack|outonl~q ))) # (\reset~input_o ) ) ) ) # ( !\in_FSM_inst|LessThan1~0_combout  & ( \in_FSM_inst|LessThan1~1_combout  ) ) # ( \in_FSM_inst|LessThan1~0_combout  & ( !\in_FSM_inst|LessThan1~1_combout  ) ) # ( 
// !\in_FSM_inst|LessThan1~0_combout  & ( !\in_FSM_inst|LessThan1~1_combout  ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(!\in_FSM_inst|packetstack|outonl~q ),
	.datad(!\in_FSM_inst|packetstack|inonl~q ),
	.datae(!\in_FSM_inst|LessThan1~0_combout ),
	.dataf(!\in_FSM_inst|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|process_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|process_3~0 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|process_3~0 .lut_mask = 64'hFFFFFFFFFFFFDFFF;
defparam \in_FSM_inst|packetstack|process_3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.z (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~59_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.z .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.z .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~56 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~56_combout  = ( \in_FSM_inst|packetstack|currst.x~q  & ( \in_FSM_inst|packetstack|currst.z~q  ) ) # ( !\in_FSM_inst|packetstack|currst.x~q  & ( \in_FSM_inst|packetstack|currst.z~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.x~q  & ( !\in_FSM_inst|packetstack|currst.z~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.x~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.z~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~56 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~56 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~33 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~33_combout  = ( \in_FSM_inst|LessThan1~0_combout  & ( \in_FSM_inst|LessThan1~1_combout  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  $ (((\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b 
// [0] & !\in_FSM_inst|packetstack|outonl~q ))))) # (\reset~input_o  & (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] & (!\in_FSM_inst|packetstack|outonl~q ))) ) ) ) # ( !\in_FSM_inst|LessThan1~0_combout  & ( 
// \in_FSM_inst|LessThan1~1_combout  & ( (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] & !\in_FSM_inst|packetstack|outonl~q ) ) ) ) # ( \in_FSM_inst|LessThan1~0_combout  & ( !\in_FSM_inst|LessThan1~1_combout  & ( 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] & !\in_FSM_inst|packetstack|outonl~q ) ) ) ) # ( !\in_FSM_inst|LessThan1~0_combout  & ( !\in_FSM_inst|LessThan1~1_combout  & ( 
// (\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] & !\in_FSM_inst|packetstack|outonl~q ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(!\in_FSM_inst|packetstack|outonl~q ),
	.datad(!\in_FSM_inst|packetstack|inonl~q ),
	.datae(!\in_FSM_inst|LessThan1~0_combout ),
	.dataf(!\in_FSM_inst|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~33 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~33 .lut_mask = 64'h3030303030309A30;
defparam \in_FSM_inst|packetstack|currst~33 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.y (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.y .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.y .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~55 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~55_combout  = ( \in_FSM_inst|packetstack|currst.w~q  & ( \in_FSM_inst|packetstack|currst.y~q  ) ) # ( !\in_FSM_inst|packetstack|currst.w~q  & ( \in_FSM_inst|packetstack|currst.y~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.w~q  & ( !\in_FSM_inst|packetstack|currst.y~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.w~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~55 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~55 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~55 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.x (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.x~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.x .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.x .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~54 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~54_combout  = ( \in_FSM_inst|packetstack|currst.v~q  & ( \in_FSM_inst|packetstack|currst.x~q  ) ) # ( !\in_FSM_inst|packetstack|currst.v~q  & ( \in_FSM_inst|packetstack|currst.x~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.v~q  & ( !\in_FSM_inst|packetstack|currst.x~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.v~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.x~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~54 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~54 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~54 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.w (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.w~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.w .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.w .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~53 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~53_combout  = ( \in_FSM_inst|packetstack|currst.u~q  & ( \in_FSM_inst|packetstack|currst.w~q  ) ) # ( !\in_FSM_inst|packetstack|currst.u~q  & ( \in_FSM_inst|packetstack|currst.w~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.u~q  & ( !\in_FSM_inst|packetstack|currst.w~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.u~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.w~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~53 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~53 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~53 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.v (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~53_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.v .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.v .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~52 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~52_combout  = ( \in_FSM_inst|packetstack|currst.t~q  & ( \in_FSM_inst|packetstack|currst.v~q  ) ) # ( !\in_FSM_inst|packetstack|currst.t~q  & ( \in_FSM_inst|packetstack|currst.v~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.t~q  & ( !\in_FSM_inst|packetstack|currst.v~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.t~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.v~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~52 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~52 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~52 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.u (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.u~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.u .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.u .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~51 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~51_combout  = ( \in_FSM_inst|packetstack|currst.s~q  & ( \in_FSM_inst|packetstack|currst.u~q  ) ) # ( !\in_FSM_inst|packetstack|currst.s~q  & ( \in_FSM_inst|packetstack|currst.u~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.s~q  & ( !\in_FSM_inst|packetstack|currst.u~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.s~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.u~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~51 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~51 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~51 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.t (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.t .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.t .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~50 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~50_combout  = ( \in_FSM_inst|packetstack|currst.r~q  & ( \in_FSM_inst|packetstack|currst.t~q  ) ) # ( !\in_FSM_inst|packetstack|currst.r~q  & ( \in_FSM_inst|packetstack|currst.t~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.r~q  & ( !\in_FSM_inst|packetstack|currst.t~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.r~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.t~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~50 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~50 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~50 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.s (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.s .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.s .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~49 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~49_combout  = ( \in_FSM_inst|packetstack|currst.q~q  & ( \in_FSM_inst|packetstack|currst.s~q  ) ) # ( !\in_FSM_inst|packetstack|currst.q~q  & ( \in_FSM_inst|packetstack|currst.s~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.q~q  & ( !\in_FSM_inst|packetstack|currst.s~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.q~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.s~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~49 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~49 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~49 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.r (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~49_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.r .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.r .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~48 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~48_combout  = ( \in_FSM_inst|packetstack|currst.p~q  & ( \in_FSM_inst|packetstack|currst.r~q  ) ) # ( !\in_FSM_inst|packetstack|currst.p~q  & ( \in_FSM_inst|packetstack|currst.r~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.p~q  & ( !\in_FSM_inst|packetstack|currst.r~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.p~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.r~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~48 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~48 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~48 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.q (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.q .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.q .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~47 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~47_combout  = ( \in_FSM_inst|packetstack|currst.o~q  & ( \in_FSM_inst|packetstack|currst.q~q  ) ) # ( !\in_FSM_inst|packetstack|currst.o~q  & ( \in_FSM_inst|packetstack|currst.q~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.o~q  & ( !\in_FSM_inst|packetstack|currst.q~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.o~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~47 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~47 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~47 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.p (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.p~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.p .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.p .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~46 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~46_combout  = ( \in_FSM_inst|packetstack|currst.n~q  & ( \in_FSM_inst|packetstack|currst.p~q  ) ) # ( !\in_FSM_inst|packetstack|currst.n~q  & ( \in_FSM_inst|packetstack|currst.p~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.n~q  & ( !\in_FSM_inst|packetstack|currst.p~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.n~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.p~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~46 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~46 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~46 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.o (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.o .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.o .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~45 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~45_combout  = ( \in_FSM_inst|packetstack|currst.m~q  & ( \in_FSM_inst|packetstack|currst.o~q  ) ) # ( !\in_FSM_inst|packetstack|currst.m~q  & ( \in_FSM_inst|packetstack|currst.o~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.m~q  & ( !\in_FSM_inst|packetstack|currst.o~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.m~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~45 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~45 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~45 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.n (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.n .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.n .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~44 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~44_combout  = ( \in_FSM_inst|packetstack|currst.l~q  & ( \in_FSM_inst|packetstack|currst.n~q  ) ) # ( !\in_FSM_inst|packetstack|currst.l~q  & ( \in_FSM_inst|packetstack|currst.n~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.l~q  & ( !\in_FSM_inst|packetstack|currst.n~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.l~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~44 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~44 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~44 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.m (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.m .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.m .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~43 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~43_combout  = ( \in_FSM_inst|packetstack|currst.k~q  & ( \in_FSM_inst|packetstack|currst.m~q  ) ) # ( !\in_FSM_inst|packetstack|currst.k~q  & ( \in_FSM_inst|packetstack|currst.m~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.k~q  & ( !\in_FSM_inst|packetstack|currst.m~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.k~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.m~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~43 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~43 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~43 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.l (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.l~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.l .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.l .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~42 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~42_combout  = ( \in_FSM_inst|packetstack|currst.j~q  & ( \in_FSM_inst|packetstack|currst.l~q  ) ) # ( !\in_FSM_inst|packetstack|currst.j~q  & ( \in_FSM_inst|packetstack|currst.l~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.j~q  & ( !\in_FSM_inst|packetstack|currst.l~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.j~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.l~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~42 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~42 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~42 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.k (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.k~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.k .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.k .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~41 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~41_combout  = ( \in_FSM_inst|packetstack|currst.i~q  & ( \in_FSM_inst|packetstack|currst.k~q  ) ) # ( !\in_FSM_inst|packetstack|currst.i~q  & ( \in_FSM_inst|packetstack|currst.k~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.i~q  & ( !\in_FSM_inst|packetstack|currst.k~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.i~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.k~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~41 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~41 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~41 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.j (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.j~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.j .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.j .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~40 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~40_combout  = ( \in_FSM_inst|packetstack|currst.h~q  & ( \in_FSM_inst|packetstack|currst.j~q  ) ) # ( !\in_FSM_inst|packetstack|currst.h~q  & ( \in_FSM_inst|packetstack|currst.j~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.h~q  & ( !\in_FSM_inst|packetstack|currst.j~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.h~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.j~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~40 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~40 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~40 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.i (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.i .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.i .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~39 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~39_combout  = ( \in_FSM_inst|packetstack|currst.g~q  & ( \in_FSM_inst|packetstack|currst.i~q  ) ) # ( !\in_FSM_inst|packetstack|currst.g~q  & ( \in_FSM_inst|packetstack|currst.i~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.g~q  & ( !\in_FSM_inst|packetstack|currst.i~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.g~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~39 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~39 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~39 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.h (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.h~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.h .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.h .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~38 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~38_combout  = ( \in_FSM_inst|packetstack|currst.f~q  & ( \in_FSM_inst|packetstack|currst.h~q  ) ) # ( !\in_FSM_inst|packetstack|currst.f~q  & ( \in_FSM_inst|packetstack|currst.h~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.f~q  & ( !\in_FSM_inst|packetstack|currst.h~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.f~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~38 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~38 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~38 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.g (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.g~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.g .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.g .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~37 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~37_combout  = ( \in_FSM_inst|packetstack|currst.e~q  & ( \in_FSM_inst|packetstack|currst.g~q  ) ) # ( !\in_FSM_inst|packetstack|currst.e~q  & ( \in_FSM_inst|packetstack|currst.g~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.e~q  & ( !\in_FSM_inst|packetstack|currst.g~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.e~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.g~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~37 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~37 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~37 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.f (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.f~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.f .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.f .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~36 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~36_combout  = ( \in_FSM_inst|packetstack|currst.d~q  & ( \in_FSM_inst|packetstack|currst.f~q  ) ) # ( !\in_FSM_inst|packetstack|currst.d~q  & ( \in_FSM_inst|packetstack|currst.f~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.d~q  & ( !\in_FSM_inst|packetstack|currst.f~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.d~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.f~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~36 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~36 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~36 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.e (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.e~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.e .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.e .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~35 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~35_combout  = ( \in_FSM_inst|packetstack|currst.c~q  & ( \in_FSM_inst|packetstack|currst.e~q  ) ) # ( !\in_FSM_inst|packetstack|currst.c~q  & ( \in_FSM_inst|packetstack|currst.e~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) 
// # (!\in_FSM_inst|LessThan1~1_combout )) # (\in_FSM_inst|packetstack|inonl~q )) # (\reset~input_o ) ) ) ) # ( \in_FSM_inst|packetstack|currst.c~q  & ( !\in_FSM_inst|packetstack|currst.e~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & 
// (\in_FSM_inst|LessThan1~0_combout  & \in_FSM_inst|LessThan1~1_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|inonl~q ),
	.datac(!\in_FSM_inst|LessThan1~0_combout ),
	.datad(!\in_FSM_inst|LessThan1~1_combout ),
	.datae(!\in_FSM_inst|packetstack|currst.c~q ),
	.dataf(!\in_FSM_inst|packetstack|currst.e~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~35 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~35 .lut_mask = 64'h00000008FFF7FFFF;
defparam \in_FSM_inst|packetstack|currst~35 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.d (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.d .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.d .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~34 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~34_combout  = ( \in_FSM_inst|LessThan1~1_combout  & ( \in_FSM_inst|packetstack|currst.d~q  & ( (((!\in_FSM_inst|LessThan1~0_combout ) # (\in_FSM_inst|packetstack|inonl~q )) # (\in_FSM_inst|packetstack|currst.b~q )) # 
// (\reset~input_o ) ) ) ) # ( !\in_FSM_inst|LessThan1~1_combout  & ( \in_FSM_inst|packetstack|currst.d~q  ) ) # ( \in_FSM_inst|LessThan1~1_combout  & ( !\in_FSM_inst|packetstack|currst.d~q  & ( (!\reset~input_o  & (\in_FSM_inst|packetstack|currst.b~q  & 
// (!\in_FSM_inst|packetstack|inonl~q  & \in_FSM_inst|LessThan1~0_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|currst.b~q ),
	.datac(!\in_FSM_inst|packetstack|inonl~q ),
	.datad(!\in_FSM_inst|LessThan1~0_combout ),
	.datae(!\in_FSM_inst|LessThan1~1_combout ),
	.dataf(!\in_FSM_inst|packetstack|currst.d~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~34 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~34 .lut_mask = 64'h00000020FFFFFF7F;
defparam \in_FSM_inst|packetstack|currst~34 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.c (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.c .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.c .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~32 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~32_combout  = ( \in_FSM_inst|LessThan1~1_combout  & ( \in_FSM_inst|packetstack|currst.c~q  & ( ((!\in_FSM_inst|packetstack|currst.a~q ) # ((!\in_FSM_inst|LessThan1~0_combout ) # (\in_FSM_inst|packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( !\in_FSM_inst|LessThan1~1_combout  & ( \in_FSM_inst|packetstack|currst.c~q  ) ) # ( \in_FSM_inst|LessThan1~1_combout  & ( !\in_FSM_inst|packetstack|currst.c~q  & ( (!\reset~input_o  & (!\in_FSM_inst|packetstack|currst.a~q  & 
// (!\in_FSM_inst|packetstack|inonl~q  & \in_FSM_inst|LessThan1~0_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|currst.a~q ),
	.datac(!\in_FSM_inst|packetstack|inonl~q ),
	.datad(!\in_FSM_inst|LessThan1~0_combout ),
	.datae(!\in_FSM_inst|LessThan1~1_combout ),
	.dataf(!\in_FSM_inst|packetstack|currst.c~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~32 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~32 .lut_mask = 64'h00000080FFFFFFDF;
defparam \in_FSM_inst|packetstack|currst~32 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.b (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.b .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.b .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~30 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~30_combout  = (\in_FSM_inst|packetstack|currst.a~q  & ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # ((!\in_FSM_inst|packetstack|currst.b~q ) # (\in_FSM_inst|packetstack|outonl~q ))))

	.dataa(!\in_FSM_inst|packetstack|currst.a~q ),
	.datab(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(!\in_FSM_inst|packetstack|outonl~q ),
	.datad(!\in_FSM_inst|packetstack|currst.b~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~30 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~30 .lut_mask = 64'h5545554555455545;
defparam \in_FSM_inst|packetstack|currst~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|packetstack|currst~31 (
// Equation(s):
// \in_FSM_inst|packetstack|currst~31_combout  = ( \in_FSM_inst|LessThan1~1_combout  & ( ((!\reset~input_o  & (!\in_FSM_inst|packetstack|inonl~q  & \in_FSM_inst|LessThan1~0_combout ))) # (\in_FSM_inst|packetstack|currst~30_combout ) ) ) # ( 
// !\in_FSM_inst|LessThan1~1_combout  & ( \in_FSM_inst|packetstack|currst~30_combout  ) )

	.dataa(!\reset~input_o ),
	.datab(!\in_FSM_inst|packetstack|currst~30_combout ),
	.datac(!\in_FSM_inst|packetstack|inonl~q ),
	.datad(!\in_FSM_inst|LessThan1~0_combout ),
	.datae(!\in_FSM_inst|LessThan1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|packetstack|currst~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst~31 .extended_lut = "off";
defparam \in_FSM_inst|packetstack|currst~31 .lut_mask = 64'h333333B3333333B3;
defparam \in_FSM_inst|packetstack|currst~31 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|packetstack|currst.a (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|packetstack|currst~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|packetstack|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|packetstack|currst.a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|packetstack|currst.a .is_wysiwyg = "true";
defparam \in_FSM_inst|packetstack|currst.a .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|transmitenable|ncurr.a~0 (
// Equation(s):
// \in_FSM_inst|transmitenable|ncurr.a~0_combout  = (!\in_FSM_inst|transmitenable|curr.a~q  & (\in_FSM_inst|packetstack|currst.a~q  & ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # (\in_FSM_inst|packetstack|outonl~q )))) # 
// (\in_FSM_inst|transmitenable|curr.a~q  & (((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # (\in_FSM_inst|packetstack|outonl~q ))))

	.dataa(!\in_FSM_inst|transmitenable|curr.a~q ),
	.datab(!\in_FSM_inst|packetstack|currst.a~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(!\in_FSM_inst|packetstack|outonl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|transmitenable|ncurr.a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|transmitenable|ncurr.a~0 .extended_lut = "off";
defparam \in_FSM_inst|transmitenable|ncurr.a~0 .lut_mask = 64'h7077707770777077;
defparam \in_FSM_inst|transmitenable|ncurr.a~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|transmitenable|curr.a (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|transmitenable|ncurr.a~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|transmitenable|curr.a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|transmitenable|curr.a .is_wysiwyg = "true";
defparam \in_FSM_inst|transmitenable|curr.a .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|transmitenable|ncurr.b~0 (
// Equation(s):
// \in_FSM_inst|transmitenable|ncurr.b~0_combout  = (!\in_FSM_inst|transmitenable|curr.a~q  & (\in_FSM_inst|packetstack|currst.a~q  & ((!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # (\in_FSM_inst|packetstack|outonl~q ))))

	.dataa(!\in_FSM_inst|transmitenable|curr.a~q ),
	.datab(!\in_FSM_inst|packetstack|currst.a~q ),
	.datac(!\in_FSM_inst|inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(!\in_FSM_inst|packetstack|outonl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|transmitenable|ncurr.b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|transmitenable|ncurr.b~0 .extended_lut = "off";
defparam \in_FSM_inst|transmitenable|ncurr.b~0 .lut_mask = 64'h2022202220222022;
defparam \in_FSM_inst|transmitenable|ncurr.b~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|transmitenable|curr.b (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|transmitenable|ncurr.b~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|transmitenable|curr.b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|transmitenable|curr.b .is_wysiwyg = "true";
defparam \in_FSM_inst|transmitenable|curr.b .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000040000000;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h3636363636363636;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) ) ) # ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h0080008000800080;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ 
// ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 64'h0F870F870F870F87;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) # 
// ((\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))) ) ) ) # ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h3333333363333333;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0000000080000000;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ 
// ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 64'h5595559555955595;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [10] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11])))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [10] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [10]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [10]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [11]),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8]),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h6996966969969669;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~6 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 64'h9669699669969669;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h9999999999999999;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( (\in_FSM_inst|transmitenable|curr.b~q  & ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \in_FSM_inst|transmitenable|curr.b~q  ) ) )

	.dataa(!\in_FSM_inst|transmitenable|curr.b~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5555555400000000;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( (\in_FSM_inst|transmitenable|curr.b~q  & 
// ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// \in_FSM_inst|transmitenable|curr.b~q  ) )

	.dataa(!\in_FSM_inst|transmitenable|curr.b~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555455555554;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0040004000400040;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ 
// ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ) # (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [10] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [10] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11])))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [10] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [10] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [10]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [11]),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h0660000000000660;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \f_rec_frame_valid~input_o  ) ) )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555400000000;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000000800000;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555595555555955;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ) # (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )) # 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 64'h5559555955595559;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\f_rec_frame_valid~input_o ) # 
// ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0F4B0F4B0F4B0F4B;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0001000100010001;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\f_rec_frame_valid~input_o ) # 
// ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # 
// ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) ) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( (\f_rec_frame_valid~input_o  & 
// ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// \f_rec_frame_valid~input_o  ) )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555455555554;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \f_hi_priority~input (
	.i(f_hi_priority),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_hi_priority~input_o ));
// synopsys translate_off
defparam \f_hi_priority~input .bus_hold = "false";
defparam \f_hi_priority~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ram_address_a[10] (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ram_address_a [10] = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [10] $ (!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [11])

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ram_address_a [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ram_address_a[10] .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ram_address_a[10] .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ram_address_a[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_hi_priority~input_o }),
	.portaaddr({\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|ram_address_a [10],\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9],\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8],
\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 11;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 2047;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 2048;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 1;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 11;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 2047;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 2048;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 1;
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|out_priority (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_priority|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|out_priority~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|out_priority .is_wysiwyg = "true";
defparam \in_FSM_inst|out_priority .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|txen2 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|transmitenable|curr.a~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|txen2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|txen2 .is_wysiwyg = "true";
defparam \in_FSM_inst|txen2 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|out_wren (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|txen2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|out_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|out_wren .is_wysiwyg = "true";
defparam \in_FSM_inst|out_wren .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \hi_fifo_enable~0 (
// Equation(s):
// \hi_fifo_enable~0_combout  = (\in_FSM_inst|out_priority~q  & \in_FSM_inst|out_wren~q )

	.dataa(!\in_FSM_inst|out_priority~q ),
	.datab(!\in_FSM_inst|out_wren~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hi_fifo_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hi_fifo_enable~0 .extended_lut = "off";
defparam \hi_fifo_enable~0 .lut_mask = 64'h1111111111111111;
defparam \hi_fifo_enable~0 .shared_arith = "off";
// synopsys translate_on

dffeas hi_fifo_enable(
	.clk(\clk_sys~input_o ),
	.d(\hi_fifo_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hi_fifo_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam hi_fifo_enable.is_wysiwyg = "true";
defparam hi_fifo_enable.power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[4] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[4] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[4] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[4] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[4] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[4] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[5] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[5] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[5] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[5] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[5] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[5] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[2] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[2] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[2] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[2] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[2] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[2] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2] & ( \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [2] & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4] & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5])))) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5])))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [2] & ( (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5])))) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4] & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5])))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4]),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5]),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[10] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[10] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[10] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[10] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[10] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[10] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[10] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000000800000;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// ((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3363336333633363;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) # ((\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # 
// (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))) ) ) ) # ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h3333333363333333;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0080008000800080;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ ((((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # 
// (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 64'h5595559555955595;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ ((((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ) # 
// (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 64'h0F870F870F870F87;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[11] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[11] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[11] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[11] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[11] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[11] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[8] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[8] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[8] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[8] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[8] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[8] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8] & ( \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [8] & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10] & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11])))) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11])))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [8] & ( (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11])))) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10] & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11])))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10]),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11]),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h0660000000000660;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[9] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[9] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[9] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[9] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[9] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[9] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[6] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[6] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[6] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[6] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[6] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[6] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[7] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[7] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[7] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[7] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[7] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[7] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7] & ( \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [7] & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9] & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6])))) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6])))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [7] & ( (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6])))) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9] & 
// (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9] & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6])))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9]),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6]),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// (\hi_fifo_enable~q  & ((!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \hi_fifo_enable~q  ) ) )

	.dataa(!\hi_fifo_enable~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555400000000;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # 
// (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h3939393939393939;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[3] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[3] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[3] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[3] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[3] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[3] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[0] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[0] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[0] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[0] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[1] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[1] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[1] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[1] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1] & ( \data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [1] & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3] & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0])))) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0])))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [1] & ( (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0])))) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3] & (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0])))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3]),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0]),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( (\hi_fifo_enable~q  & 
// ((!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( \hi_fifo_enable~q  ) )

	.dataa(!\hi_fifo_enable~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555455555554;
defparam \data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h3636363636363636;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// ((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h5556555655565556;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0020002000200020;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5656565656565656;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// ((((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) # ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555595555555955;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ ((((!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )) # (\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 64'h5559555955595559;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8] & ( \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & ( (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10]),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11]),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7] & ( \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & ( (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) ) # ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h6996966969969669;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 64'h9669699669969669;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h9999999999999999;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( 
// (\priority_FSM_inst|pop_hi~q  & ((!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \priority_FSM_inst|pop_hi~q  ) ) )

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5555555400000000;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # 
// (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2] & ( \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( (\priority_FSM_inst|pop_hi~q  & 
// ((!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( \priority_FSM_inst|pop_hi~q  ) )

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555455555554;
defparam \data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1] & ( \data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) ) ) ) # ( !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) # (\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datae(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\data_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = (!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # ((!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'hFFFEFFFEFFFEFFFE;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

dffeas \priority_FSM_inst|pop_hi (
	.clk(\clk_phy~input_o ),
	.d(\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\priority_FSM_inst|pop_hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \priority_FSM_inst|pop_hi .is_wysiwyg = "true";
defparam \priority_FSM_inst|pop_hi .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0040004000400040;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ ((((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2] & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000040000000;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h3636363636363636;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ ((((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// ((((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))) ) ) # ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) ) ) # ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h0080008000800080;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ ((((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ ((((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ) # 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 64'h0F870F870F870F87;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000000800000;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3363336333633363;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) # ((\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))) ) ) ) # ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h3333333363333333;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0080008000800080;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ ((((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 64'h5595559555955595;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8] & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & ( (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10]),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11]),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7] & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & ( (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) ) # ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h6996966969969669;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 64'h9669699669969669;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h9999999999999999;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( 
// (\priority_FSM_inst|pop_hi~q  & ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \priority_FSM_inst|pop_hi~q  ) ) )

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5555555400000000;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1] & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( (\priority_FSM_inst|pop_hi~q  & 
// ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( \priority_FSM_inst|pop_hi~q  ) )

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555455555554;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2] & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & ( (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[10] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[10] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[10] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[10] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[10] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[10] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[11] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[11] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[11] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[11] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[11] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[11] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8] & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11])))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & ( (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11])))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10]),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11]),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h0660000000000660;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7] & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & ( (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9] & 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// (\hi_fifo_enable~q  & ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \hi_fifo_enable~q  ) ) )

	.dataa(!\hi_fifo_enable~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555400000000;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h3939393939393939;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0020002000200020;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5656565656565656;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// ((((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) # ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555595555555955;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ ((((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 64'h5559555955595559;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h3636363636363636;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h5556555655565556;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .is_wysiwyg = "true";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .power_up = "low";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1] & ( \ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] & ( 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) ) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] & ( (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] & 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) # (\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] & (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) ) ) )

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\ctrl_hi_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( (\hi_fifo_enable~q  & 
// ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( \hi_fifo_enable~q  ) )

	.dataa(!\hi_fifo_enable~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555455555554;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0808080808080808;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ ((((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) # ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( (((\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))) ) ) ) # ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( (((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))) ) ) ) # ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [6])))) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7] & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [6])))) ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [5])))) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2] & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [5])))) ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout 
// )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q 
//  & ( (\in_FSM_inst|transmitenable|curr.b~q  & ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) )

	.dataa(!\in_FSM_inst|transmitenable|curr.b~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h0000555400000000;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h3636363636363636;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// ((((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [0])))) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1] & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [0])))) ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\in_FSM_inst|transmitenable|curr.b~q  & ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ))))

	.dataa(!\in_FSM_inst|transmitenable|curr.b~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5554555455545554;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # ((\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h4B0F4B0F4B0F4B0F;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ ((((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) # ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [5])))) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2] & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [5])))) ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q 
//  & ( (\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout 
// ) # (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000555400000000;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) ) # ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))) ) ) ) # ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3333333363333333;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\f_rec_frame_valid~input_o  & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0040000000000000;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// ((\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) ) # ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h6969696969696969;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h9669699669969669;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h9999999999999999;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\f_rec_frame_valid~input_o ) # 
// ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0F4B0F4B0F4B0F4B;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\f_rec_frame_valid~input_o ) # ((\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) # ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555595555555955;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ ((((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555555595555555;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [6])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) ) ) ) # ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [6])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0000600660060000;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0101010101010101;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\f_rec_frame_valid~input_o ) # 
// ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) ) ) # ( 
// !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))))

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3363336333633363;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [0])))) ) ) ) # ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1] & ( !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( 
// (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ (\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [0])))) ) ) )

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datae(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\f_rec_frame_valid~input_o  & ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))))

	.dataa(!\f_rec_frame_valid~input_o ),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5554555455545554;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7] = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] $ (!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7])

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[4]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a[10] (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10] = !\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] $ (!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11])

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a[10] .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a[10] .lut_mask = 64'h6666666666666666;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [4]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_first_bit_number = 4;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_first_bit_number = 4;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \low_fifo_enable~0 (
// Equation(s):
// \low_fifo_enable~0_combout  = (!\in_FSM_inst|out_priority~q  & \in_FSM_inst|out_wren~q )

	.dataa(!\in_FSM_inst|out_priority~q ),
	.datab(!\in_FSM_inst|out_wren~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\low_fifo_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \low_fifo_enable~0 .extended_lut = "off";
defparam \low_fifo_enable~0 .lut_mask = 64'h2222222222222222;
defparam \low_fifo_enable~0 .shared_arith = "off";
// synopsys translate_on

dffeas low_fifo_enable(
	.clk(\clk_sys~input_o ),
	.d(\low_fifo_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\low_fifo_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam low_fifo_enable.is_wysiwyg = "true";
defparam low_fifo_enable.power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0040004000400040;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ ((((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000040000000;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h3636363636363636;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ ((((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// ((((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))) ) ) # ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// (((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # 
// (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) ) ) # ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h0080008000800080;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ ((((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[4] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[4] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[4] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[4] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[4] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[4] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[5] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[5] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[5] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[5] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[5] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[5] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[2] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[2] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[2] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[2] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[2] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[2] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2] & ( \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [2] & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4] & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5])))) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5])))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [2] & ( (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5])))) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4] & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5])))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [4]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [5]),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[10] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[10] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[10] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[10] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[10] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[10] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[10] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000000800000;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// ((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3363336333633363;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) # ((\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # 
// (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))) ) ) ) # ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h3333333363333333;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0080008000800080;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ ((((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # 
// (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 64'h5595559555955595;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ ((((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ) # 
// (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 64'h0F870F870F870F87;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[11] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[11] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[11] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[11] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[11] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[11] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[8] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[8] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[8] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[8] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[8] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[8] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8] & ( \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [8] & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10] & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11])))) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11])))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [8] & ( (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11])))) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10] & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11])))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [10]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [11]),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h0660000000000660;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[9] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[9] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[9] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[9] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[9] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[9] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[6] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[6] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[6] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[6] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[6] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[6] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[7] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[7] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[7] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[7] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[7] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[7] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7] & ( \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [7] & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9] & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6])))) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6])))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [7] & ( (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6])))) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9] & 
// (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9] & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6])))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [9]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [6]),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// (\low_fifo_enable~q  & ((!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \low_fifo_enable~q  ) ) )

	.dataa(!\low_fifo_enable~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555400000000;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # 
// (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h3939393939393939;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[3] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[3] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[3] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[3] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[3] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[3] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[0] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[0] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[0] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[0] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[1] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[1] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe11a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[1] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[1] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1] & ( \data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [1] & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3] & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0])))) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0])))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [1] & ( (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0])))) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3] & (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0])))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [3]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [0]),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe10|dffe12a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( (\low_fifo_enable~q  & 
// ((!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( \low_fifo_enable~q  ) )

	.dataa(!\low_fifo_enable~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555455555554;
defparam \data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h3636363636363636;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// ((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h5556555655565556;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0020002000200020;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5656565656565656;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// ((((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) # ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555595555555955;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ ((((!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )) # (\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 64'h5559555955595559;
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8] & ( \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & ( (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11]),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7] & ( \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & ( (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) ) # ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h6996966969969669;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 64'h9669699669969669;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h9999999999999999;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( 
// (\priority_FSM_inst|pop_lo~q  & ((!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \priority_FSM_inst|pop_lo~q  ) ) )

	.dataa(!\priority_FSM_inst|pop_lo~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5555555400000000;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # 
// (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2] & ( \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( (\priority_FSM_inst|pop_lo~q  & 
// ((!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( \priority_FSM_inst|pop_lo~q  ) )

	.dataa(!\priority_FSM_inst|pop_lo~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555455555554;
defparam \data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\clk_phy~input_o ),
	.d(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1] & ( \data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) ) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) # (\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) ) ) )

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\data_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|process_1~0 (
// Equation(s):
// \priority_FSM_inst|process_1~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( (!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & 
// ((!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|process_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|process_1~0 .extended_lut = "off";
defparam \priority_FSM_inst|process_1~0 .lut_mask = 64'hAAAAAAA8AAAAAAA8;
defparam \priority_FSM_inst|process_1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \priority_FSM_inst|pop_lo (
	.clk(\clk_phy~input_o ),
	.d(\priority_FSM_inst|process_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\priority_FSM_inst|pop_lo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \priority_FSM_inst|pop_lo .is_wysiwyg = "true";
defparam \priority_FSM_inst|pop_lo .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0040004000400040;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ ((((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2] & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & ( (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5])))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000040000000;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h3636363636363636;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ ((((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// ((((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))) ) ) # ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ))) ) ) ) # ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h0080008000800080;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ ((((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[10] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q  $ ((((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ) # 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .lut_mask = 64'h0F870F870F870F87;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 64'h0000000000800000;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3363336333633363;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ) # ((\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))) ) ) ) # ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( 
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h3333333363333333;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0080008000800080;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ ((((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .lut_mask = 64'h5595559555955595;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8] & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & ( (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11])))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [10]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [11]),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7] & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & ( (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) ) # ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ))) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h6996966969969669;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 64'h9669699669969669;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h9999999999999999;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( 
// (\priority_FSM_inst|pop_lo~q  & ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \priority_FSM_inst|pop_lo~q  ) ) )

	.dataa(!\priority_FSM_inst|pop_lo~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5555555400000000;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1] & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1] & ( (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0])))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( (\priority_FSM_inst|pop_lo~q  & 
// ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & ( \priority_FSM_inst|pop_lo~q  ) )

	.dataa(!\priority_FSM_inst|pop_lo~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555455555554;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2] & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & ( (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[10] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[10] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[10] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[10] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[10] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[10] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[10] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[11] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[11] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[11] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[11] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[11] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[11] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[11] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8] & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11])))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & ( (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] & (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11] $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11])))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [10]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [11]),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h0660000000000660;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7] & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & ( (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9] & 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 64'h9009000000009009;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// (\low_fifo_enable~q  & ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \low_fifo_enable~q  ) ) )

	.dataa(!\low_fifo_enable~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555400000000;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h3939393939393939;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0020002000200020;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5656565656565656;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// ((((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) # ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555595555555955;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ ((((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .lut_mask = 64'h5559555955595559;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996966996696996;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h3636363636363636;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h5556555655565556;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] (
	.clk(\clk_sys~input_o ),
	.d(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .is_wysiwyg = "true";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .power_up = "low";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1] & ( \ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] & ( 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) ) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] & ( (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] & 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) # (\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] & (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0])))) ) ) )

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\ctrl_lo_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( (\low_fifo_enable~q  & 
// ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) # ( !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( \low_fifo_enable~q  ) )

	.dataa(!\low_fifo_enable~q ),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555455555554;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a[10] (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10] = !\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] $ (!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11])

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a[10] .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a[10] .lut_mask = 64'h6666666666666666;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [4]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_first_bit_number = 4;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_first_bit_number = 4;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[4]~0 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[4]~0_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[4]~0 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[4]~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.cout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout  = SUM(( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] ) + ( GND ) + ( 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .extended_lut = "off";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[4]~0_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_bit_number = 12;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_bit_number = 12;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector23~1 (
// Equation(s):
// \output_FSM_inst|Selector23~1_combout  = (\output_FSM_inst|count [0] & (\output_FSM_inst|Equal0~0_combout  & (\output_FSM_inst|my_state.s_length~q  & \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12])))

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|Equal0~0_combout ),
	.datac(!\output_FSM_inst|my_state.s_length~q ),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector23~1 .extended_lut = "off";
defparam \output_FSM_inst|Selector23~1 .lut_mask = 64'h0001000100010001;
defparam \output_FSM_inst|Selector23~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|WideNor0 (
// Equation(s):
// \output_FSM_inst|WideNor0~combout  = (((!\output_FSM_inst|my_state.s_gap~q ) # (\output_FSM_inst|my_state.s_preamble~q )) # (\output_FSM_inst|my_state.s_length~q )) # (\output_FSM_inst|my_state.s_SFD~q )

	.dataa(!\output_FSM_inst|my_state.s_SFD~q ),
	.datab(!\output_FSM_inst|my_state.s_length~q ),
	.datac(!\output_FSM_inst|my_state.s_gap~q ),
	.datad(!\output_FSM_inst|my_state.s_preamble~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|WideNor0 .extended_lut = "off";
defparam \output_FSM_inst|WideNor0 .lut_mask = 64'hF7FFF7FFF7FFF7FF;
defparam \output_FSM_inst|WideNor0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout 
// ))))

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 
// ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0] & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0] & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) 
// # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2] & (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) 
// ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000400000004000;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h3636363636363636;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// ((((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 
// )))

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ ((((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 
// )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( (((\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) 
// # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) 
// ) ) ) # ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// (\f_rec_data_valid~input_o  & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0040000000000000;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # ((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 
// ))))

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 
//  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 
// )))) ) ) ) # ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) 
// )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0000080000000800;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 
//  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// ((((\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 
// ))) ) ) ) # ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h5555555595555555;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6] & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])))) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6] & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])))) 
// # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8] & (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5] & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5] & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) 
// # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7] & (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h6969696969696969;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( (\in_FSM_inst|transmitenable|curr.a~q  & (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \in_FSM_inst|transmitenable|curr.a~q  ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datab(!\in_FSM_inst|transmitenable|curr.a~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h3333333100000000;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [1] $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a 
// [1])

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( (\in_FSM_inst|transmitenable|curr.a~q  & 
// (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( \in_FSM_inst|transmitenable|curr.a~q  
// ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datab(!\in_FSM_inst|transmitenable|curr.a~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h3333333133333331;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) 
// # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) 
// ) ) # ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) 
// # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) 
// ) ) # ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6] & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [9])))) ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6] & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] 
// & (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [9])))) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0660000000000660;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5] & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) 
// # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\f_rec_data_valid~input_o  & (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \f_rec_data_valid~input_o  ) ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555100000000;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 
// ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 
//  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// ((((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) 
// )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ ((((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 
// )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 
//  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ 
// ((((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 
// ))) ) ) ) # ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555555559555555;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996699669966996;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a 
// [0])

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\f_rec_data_valid~input_o ) # 
// ((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0F4B0F4B0F4B0F4B;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  
// & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\f_rec_data_valid~input_o ) # 
// ((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) ) ) # ( 
// !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) 
// ) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0] & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & ( (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & 
// (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) 
// # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) ) ) )

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.dataf(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0002000200020002;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  
// ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\f_rec_data_valid~input_o ) # 
// ((\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1] $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a 
// [1])

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( (\f_rec_data_valid~input_o  & 
// (((!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( \f_rec_data_valid~input_o  ) )

	.dataa(!\f_rec_data_valid~input_o ),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555155555551;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \f_data_in[4]~input (
	.i(f_data_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_data_in[4]~input_o ));
// synopsys translate_off
defparam \f_data_in[4]~input .bus_hold = "false";
defparam \f_data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8] = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] $ (!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 64'h6666666666666666;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_data_in[4]~input_o }),
	.portaaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|datao[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|datao [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|datao[4] .is_wysiwyg = "true";
defparam \in_FSM_inst|datao[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|ram_address_a[10] (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10] = !\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10] $ (!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11])

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|ram_address_a[10] .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|ram_address_a[10] .lut_mask = 64'h6666666666666666;
defparam \data_hi_fifo|dcfifo_component|auto_generated|ram_address_a[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 (
	.portawe(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [4]}),
	.portaaddr({\data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .clk0_core_clock_enable = "ena0";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .clk1_output_clock_enable = "ena1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .data_interleave_offset_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .data_interleave_width_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .logical_ram_name = "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .operation_mode = "dual_port";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_address_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_byte_enable_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_out_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_out_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_first_bit_number = 4;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_out_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_out_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_first_bit_number = 4;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_read_enable_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|ram_address_a[10] (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10] = !\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10] $ (!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11])

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|ram_address_a[10] .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|ram_address_a[10] .lut_mask = 64'h6666666666666666;
defparam \data_lo_fifo|dcfifo_component|auto_generated|ram_address_a[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 (
	.portawe(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [4]}),
	.portaaddr({\data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .clk0_core_clock_enable = "ena0";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .clk1_output_clock_enable = "ena1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .data_interleave_offset_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .data_interleave_width_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .logical_ram_name = "dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .operation_mode = "dual_port";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_address_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_byte_enable_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_out_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_out_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_first_bit_number = 4;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_out_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_out_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_first_bit_number = 4;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .port_b_read_enable_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|data_out[4]~0 (
// Equation(s):
// \priority_FSM_inst|data_out[4]~0_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]))) # (\priority_FSM_inst|pop_hi~q  & (\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|data_out[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|data_out[4]~0 .extended_lut = "off";
defparam \priority_FSM_inst|data_out[4]~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|data_out[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|data_out[4]~0_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_io_ibuf \f_data_in[0]~input (
	.i(f_data_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_data_in[0]~input_o ));
// synopsys translate_off
defparam \f_data_in[0]~input .bus_hold = "false";
defparam \f_data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_data_in[0]~input_o }),
	.portaaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|datao[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|datao [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|datao[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|datao[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [0]}),
	.portaaddr({\data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [0]}),
	.portaaddr({\data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|data_out[0]~1 (
// Equation(s):
// \priority_FSM_inst|data_out[0]~1_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (\priority_FSM_inst|pop_hi~q  & (\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|data_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|data_out[0]~1 .extended_lut = "off";
defparam \priority_FSM_inst|data_out[0]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|data_out[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|data_out[0]~1_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector23~2 (
// Equation(s):
// \output_FSM_inst|Selector23~2_combout  = (!\output_FSM_inst|count [0] & ((\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) # (\output_FSM_inst|count [0] & 
// (\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector23~2 .extended_lut = "off";
defparam \output_FSM_inst|Selector23~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \output_FSM_inst|Selector23~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[0]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[0] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [0]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [0]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[0]~1 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[0]~1_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[0]~1 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[0]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[0]~1_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[8]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_bit_number = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_bit_number = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[8] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [8]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_first_bit_number = 8;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_first_bit_number = 8;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [8]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_first_bit_number = 8;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_first_bit_number = 8;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a8 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[8]~2 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[8]~2_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[8]~2 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[8]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[8]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[8]~2_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_bit_number = 16;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_bit_number = 16;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector23~3 (
// Equation(s):
// \output_FSM_inst|Selector23~3_combout  = ( \output_FSM_inst|my_state.s_length~q  & ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] & ( (!\output_FSM_inst|count [0] & (\output_FSM_inst|Equal0~1_combout  & 
// ((\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]) # (\output_FSM_inst|count [1])))) ) ) ) # ( \output_FSM_inst|my_state.s_length~q  & ( 
// !\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] & ( (!\output_FSM_inst|count [0] & (!\output_FSM_inst|count [1] & (\output_FSM_inst|Equal0~1_combout  & 
// \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]))) ) ) )

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|count [1]),
	.datac(!\output_FSM_inst|Equal0~1_combout ),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(!\output_FSM_inst|my_state.s_length~q ),
	.dataf(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector23~3 .extended_lut = "off";
defparam \output_FSM_inst|Selector23~3 .lut_mask = 64'h000000080000020A;
defparam \output_FSM_inst|Selector23~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector23~4 (
// Equation(s):
// \output_FSM_inst|Selector23~4_combout  = ( \output_FSM_inst|Selector23~3_combout  ) # ( !\output_FSM_inst|Selector23~3_combout  & ( (((!\output_FSM_inst|WideNor0~combout  & \output_FSM_inst|Selector23~2_combout )) # (\output_FSM_inst|Selector23~1_combout 
// )) # (\output_FSM_inst|Selector23~0_combout ) ) )

	.dataa(!\output_FSM_inst|Selector23~0_combout ),
	.datab(!\output_FSM_inst|Selector23~1_combout ),
	.datac(!\output_FSM_inst|WideNor0~combout ),
	.datad(!\output_FSM_inst|Selector23~2_combout ),
	.datae(!\output_FSM_inst|Selector23~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector23~4 .extended_lut = "off";
defparam \output_FSM_inst|Selector23~4 .lut_mask = 64'h77F7FFFF77F7FFFF;
defparam \output_FSM_inst|Selector23~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[1]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_bit_number = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_bit_number = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [1]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_first_bit_number = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_first_bit_number = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [1]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_first_bit_number = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_first_bit_number = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[1]~3 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[1]~3_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[1]~3 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[1]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[1]~3_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[9]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_bit_number = 9;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_bit_number = 9;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[9] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [9]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_first_bit_number = 9;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_first_bit_number = 9;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [9]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_first_bit_number = 9;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_first_bit_number = 9;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a9 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[9]~4 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[9]~4_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[9]~4 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[9]~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[9]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[9]~4_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_bit_number = 17;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_bit_number = 17;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[5]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_bit_number = 5;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_bit_number = 5;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [5]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_first_bit_number = 5;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_first_bit_number = 5;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [5]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_first_bit_number = 5;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_first_bit_number = 5;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[5]~5 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[5]~5_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[5]~5 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[5]~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[5]~5_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_bit_number = 13;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_bit_number = 13;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|data_out~0 (
// Equation(s):
// \output_FSM_inst|data_out~0_combout  = (!\output_FSM_inst|my_state.s_SFD~q  & !\output_FSM_inst|my_state.s_preamble~q )

	.dataa(!\output_FSM_inst|my_state.s_SFD~q ),
	.datab(!\output_FSM_inst|my_state.s_preamble~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|data_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|data_out~0 .extended_lut = "off";
defparam \output_FSM_inst|data_out~0 .lut_mask = 64'h8888888888888888;
defparam \output_FSM_inst|data_out~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector20~0 (
// Equation(s):
// \output_FSM_inst|Selector20~0_combout  = (\output_FSM_inst|Equal0~0_combout  & \output_FSM_inst|my_state.s_length~q )

	.dataa(gnd),
	.datab(!\output_FSM_inst|Equal0~0_combout ),
	.datac(!\output_FSM_inst|my_state.s_length~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector20~0 .extended_lut = "off";
defparam \output_FSM_inst|Selector20~0 .lut_mask = 64'h0303030303030303;
defparam \output_FSM_inst|Selector20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector20~1 (
// Equation(s):
// \output_FSM_inst|Selector20~1_combout  = (!\output_FSM_inst|count [0] & (\output_FSM_inst|Equal0~1_combout  & \output_FSM_inst|my_state.s_length~q ))

	.dataa(!\output_FSM_inst|count [0]),
	.datab(gnd),
	.datac(!\output_FSM_inst|Equal0~1_combout ),
	.datad(!\output_FSM_inst|my_state.s_length~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector20~1 .extended_lut = "off";
defparam \output_FSM_inst|Selector20~1 .lut_mask = 64'h000A000A000A000A;
defparam \output_FSM_inst|Selector20~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector22~0 (
// Equation(s):
// \output_FSM_inst|Selector22~0_combout  = ( \output_FSM_inst|Selector20~0_combout  & ( \output_FSM_inst|Selector20~1_combout  & ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) ) ) # ( 
// !\output_FSM_inst|Selector20~0_combout  & ( \output_FSM_inst|Selector20~1_combout  & ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] ) ) ) # ( \output_FSM_inst|Selector20~0_combout  & ( 
// !\output_FSM_inst|Selector20~1_combout  & ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) ) ) # ( !\output_FSM_inst|Selector20~0_combout  & ( !\output_FSM_inst|Selector20~1_combout  & ( 
// !\output_FSM_inst|data_out~0_combout  ) ) )

	.dataa(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datab(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datac(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(!\output_FSM_inst|data_out~0_combout ),
	.datae(!\output_FSM_inst|Selector20~0_combout ),
	.dataf(!\output_FSM_inst|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector22~0 .extended_lut = "off";
defparam \output_FSM_inst|Selector22~0 .lut_mask = 64'hFF000F0F33335555;
defparam \output_FSM_inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \f_data_in[5]~input (
	.i(f_data_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_data_in[5]~input_o ));
// synopsys translate_off
defparam \f_data_in[5]~input .bus_hold = "false";
defparam \f_data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 (
	.portawe(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_data_in[5]~input_o }),
	.portaaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .logical_ram_name = "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_bit_number = 5;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_bit_number = 5;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|datao[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|datao [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|datao[5] .is_wysiwyg = "true";
defparam \in_FSM_inst|datao[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 (
	.portawe(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [5]}),
	.portaaddr({\data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .clk0_core_clock_enable = "ena0";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .clk1_output_clock_enable = "ena1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .data_interleave_offset_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .data_interleave_width_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .logical_ram_name = "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .mixed_port_feed_through_mode = "dont_care";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .operation_mode = "dual_port";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_address_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_byte_enable_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_out_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_out_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_first_bit_number = 5;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_out_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_out_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_first_bit_number = 5;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_read_enable_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 (
	.portawe(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [5]}),
	.portaaddr({\data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .clk0_core_clock_enable = "ena0";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .clk1_output_clock_enable = "ena1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .data_interleave_offset_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .data_interleave_width_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .logical_ram_name = "dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .mixed_port_feed_through_mode = "dont_care";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .operation_mode = "dual_port";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_address_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_byte_enable_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_out_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_out_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_first_bit_number = 5;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_out_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_out_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_first_bit_number = 5;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .port_b_read_enable_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a5 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|data_out[5]~2 (
// Equation(s):
// \priority_FSM_inst|data_out[5]~2_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (\priority_FSM_inst|pop_hi~q  & (\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|data_out[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|data_out[5]~2 .extended_lut = "off";
defparam \priority_FSM_inst|data_out[5]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|data_out[5]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|data_out[5]~2_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_io_ibuf \f_data_in[1]~input (
	.i(f_data_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_data_in[1]~input_o ));
// synopsys translate_off
defparam \f_data_in[1]~input .bus_hold = "false";
defparam \f_data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 (
	.portawe(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_data_in[1]~input_o }),
	.portaaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .logical_ram_name = "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_bit_number = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_bit_number = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|datao[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|datao [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|datao[1] .is_wysiwyg = "true";
defparam \in_FSM_inst|datao[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 (
	.portawe(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [1]}),
	.portaaddr({\data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .clk0_core_clock_enable = "ena0";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .clk1_output_clock_enable = "ena1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .data_interleave_offset_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .data_interleave_width_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .logical_ram_name = "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .mixed_port_feed_through_mode = "dont_care";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .operation_mode = "dual_port";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_address_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_byte_enable_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_out_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_out_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_first_bit_number = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_out_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_out_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_first_bit_number = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_read_enable_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 (
	.portawe(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [1]}),
	.portaaddr({\data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .clk0_core_clock_enable = "ena0";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .clk1_output_clock_enable = "ena1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .data_interleave_offset_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .data_interleave_width_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .logical_ram_name = "dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .mixed_port_feed_through_mode = "dont_care";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .operation_mode = "dual_port";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_address_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_byte_enable_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_out_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_out_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_first_bit_number = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_out_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_out_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_first_bit_number = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .port_b_read_enable_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|data_out[1]~3 (
// Equation(s):
// \priority_FSM_inst|data_out[1]~3_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]))) # (\priority_FSM_inst|pop_hi~q  & (\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|data_out[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|data_out[1]~3 .extended_lut = "off";
defparam \priority_FSM_inst|data_out[1]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|data_out[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|data_out[1]~3_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector22~1 (
// Equation(s):
// \output_FSM_inst|Selector22~1_combout  = ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\output_FSM_inst|WideNor0~combout  & ((!\output_FSM_inst|count [0]) # 
// ((\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) # (\output_FSM_inst|WideNor0~combout  & (((\output_FSM_inst|Selector22~0_combout )))) ) ) # ( 
// !\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\output_FSM_inst|WideNor0~combout  & (\output_FSM_inst|count [0] & ((\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [5])))) # (\output_FSM_inst|WideNor0~combout  & (((\output_FSM_inst|Selector22~0_combout )))) ) )

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|WideNor0~combout ),
	.datac(!\output_FSM_inst|Selector22~0_combout ),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector22~1 .extended_lut = "off";
defparam \output_FSM_inst|Selector22~1 .lut_mask = 64'h03478BCF03478BCF;
defparam \output_FSM_inst|Selector22~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[10]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_bit_number = 10;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_bit_number = 10;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[10] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[10] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [10]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_first_bit_number = 10;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_first_bit_number = 10;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [10]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_first_bit_number = 10;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_first_bit_number = 10;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a10 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[10]~8 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[10]~8_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[10]~8 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[10]~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[10]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[10]~8_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_bit_number = 18;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_bit_number = 18;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector21~2 (
// Equation(s):
// \output_FSM_inst|Selector21~2_combout  = ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] & ( (!\output_FSM_inst|count [0] & (\output_FSM_inst|count [1] & (\output_FSM_inst|Equal0~1_combout  & 
// \output_FSM_inst|my_state.s_length~q ))) ) )

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|count [1]),
	.datac(!\output_FSM_inst|Equal0~1_combout ),
	.datad(!\output_FSM_inst|my_state.s_length~q ),
	.datae(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector21~2 .extended_lut = "off";
defparam \output_FSM_inst|Selector21~2 .lut_mask = 64'h0000000200000002;
defparam \output_FSM_inst|Selector21~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[6]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [6]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_first_bit_number = 6;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_first_bit_number = 6;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [6]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_first_bit_number = 6;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_first_bit_number = 6;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[6]~7 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[6]~7_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[6]~7 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[6]~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[6]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[6]~7_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_bit_number = 14;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_bit_number = 14;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector21~1 (
// Equation(s):
// \output_FSM_inst|Selector21~1_combout  = (\output_FSM_inst|count [0] & (\output_FSM_inst|Equal0~0_combout  & (\output_FSM_inst|my_state.s_length~q  & \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14])))

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|Equal0~0_combout ),
	.datac(!\output_FSM_inst|my_state.s_length~q ),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector21~1 .extended_lut = "off";
defparam \output_FSM_inst|Selector21~1 .lut_mask = 64'h0001000100010001;
defparam \output_FSM_inst|Selector21~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \f_data_in[6]~input (
	.i(f_data_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_data_in[6]~input_o ));
// synopsys translate_off
defparam \f_data_in[6]~input .bus_hold = "false";
defparam \f_data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_data_in[6]~input_o }),
	.portaaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|datao[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|datao [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|datao[6] .is_wysiwyg = "true";
defparam \in_FSM_inst|datao[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 (
	.portawe(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [6]}),
	.portaaddr({\data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .clk0_core_clock_enable = "ena0";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .clk1_output_clock_enable = "ena1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .data_interleave_offset_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .data_interleave_width_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .logical_ram_name = "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .mixed_port_feed_through_mode = "dont_care";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .operation_mode = "dual_port";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_address_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_byte_enable_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_out_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_out_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_first_bit_number = 6;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_out_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_out_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_first_bit_number = 6;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_read_enable_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 (
	.portawe(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [6]}),
	.portaaddr({\data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .clk0_core_clock_enable = "ena0";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .clk1_output_clock_enable = "ena1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .data_interleave_offset_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .data_interleave_width_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .logical_ram_name = "dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .mixed_port_feed_through_mode = "dont_care";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .operation_mode = "dual_port";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_address_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_byte_enable_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_out_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_out_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_first_bit_number = 6;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_out_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_out_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_first_bit_number = 6;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .port_b_read_enable_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a6 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|data_out[6]~4 (
// Equation(s):
// \priority_FSM_inst|data_out[6]~4_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]))) # (\priority_FSM_inst|pop_hi~q  & (\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|data_out[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|data_out[6]~4 .extended_lut = "off";
defparam \priority_FSM_inst|data_out[6]~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|data_out[6]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|data_out[6]~4_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[2]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [2]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_first_bit_number = 2;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_first_bit_number = 2;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [2]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_first_bit_number = 2;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_first_bit_number = 2;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[2]~6 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[2]~6_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[2]~6 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[2]~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[2]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[2]~6_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_bit_number = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_bit_number = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector21~0 (
// Equation(s):
// \output_FSM_inst|Selector21~0_combout  = (!\output_FSM_inst|count [0] & (\output_FSM_inst|Equal0~0_combout  & (\output_FSM_inst|my_state.s_length~q  & \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10])))

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|Equal0~0_combout ),
	.datac(!\output_FSM_inst|my_state.s_length~q ),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector21~0 .extended_lut = "off";
defparam \output_FSM_inst|Selector21~0 .lut_mask = 64'h0002000200020002;
defparam \output_FSM_inst|Selector21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \f_data_in[2]~input (
	.i(f_data_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_data_in[2]~input_o ));
// synopsys translate_off
defparam \f_data_in[2]~input .bus_hold = "false";
defparam \f_data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_data_in[2]~input_o }),
	.portaaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|datao[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|datao [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|datao[2] .is_wysiwyg = "true";
defparam \in_FSM_inst|datao[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 (
	.portawe(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [2]}),
	.portaaddr({\data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .clk0_core_clock_enable = "ena0";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .clk1_output_clock_enable = "ena1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .data_interleave_offset_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .data_interleave_width_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .logical_ram_name = "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .mixed_port_feed_through_mode = "dont_care";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .operation_mode = "dual_port";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_address_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_byte_enable_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_out_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_out_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_first_bit_number = 2;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_out_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_out_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_first_bit_number = 2;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_read_enable_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 (
	.portawe(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [2]}),
	.portaaddr({\data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .clk0_core_clock_enable = "ena0";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .clk1_output_clock_enable = "ena1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .data_interleave_offset_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .data_interleave_width_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .logical_ram_name = "dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .mixed_port_feed_through_mode = "dont_care";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .operation_mode = "dual_port";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_address_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_byte_enable_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_out_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_out_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_first_bit_number = 2;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_out_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_out_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_first_bit_number = 2;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .port_b_read_enable_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|data_out[2]~5 (
// Equation(s):
// \priority_FSM_inst|data_out[2]~5_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) # (\priority_FSM_inst|pop_hi~q  & (\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|data_out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|data_out[2]~5 .extended_lut = "off";
defparam \priority_FSM_inst|data_out[2]~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|data_out[2]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|data_out[2]~5_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector21~3 (
// Equation(s):
// \output_FSM_inst|Selector21~3_combout  = ( !\output_FSM_inst|count [0] & ( ((((\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & !\output_FSM_inst|WideNor0~combout )) # (\output_FSM_inst|Selector21~0_combout )) # 
// (\output_FSM_inst|Selector21~1_combout )) # (\output_FSM_inst|Selector21~2_combout ) ) ) # ( \output_FSM_inst|count [0] & ( ((((\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & !\output_FSM_inst|WideNor0~combout 
// )) # (\output_FSM_inst|Selector21~0_combout )) # (\output_FSM_inst|Selector21~1_combout )) # (\output_FSM_inst|Selector21~2_combout ) ) )

	.dataa(!\output_FSM_inst|Selector21~2_combout ),
	.datab(!\output_FSM_inst|Selector21~1_combout ),
	.datac(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(!\output_FSM_inst|Selector21~0_combout ),
	.datae(!\output_FSM_inst|count [0]),
	.dataf(!\output_FSM_inst|WideNor0~combout ),
	.datag(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector21~3 .extended_lut = "on";
defparam \output_FSM_inst|Selector21~3 .lut_mask = 64'h7FFF7FFF77FF77FF;
defparam \output_FSM_inst|Selector21~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[3]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_bit_number = 3;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_bit_number = 3;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [3]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_first_bit_number = 3;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_first_bit_number = 3;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [3]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_first_bit_number = 3;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_first_bit_number = 3;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[3]~9 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[3]~9_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[3]~9 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[3]~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[3]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[3]~9_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_bit_number = 11;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_bit_number = 11;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[11]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_bit_number = 11;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_bit_number = 11;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[11] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[11] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [11]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_first_bit_number = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_first_bit_number = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [11]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_first_bit_number = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_first_bit_number = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a11 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[11]~10 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[11]~10_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[11]~10 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[11]~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[11]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[11]~10_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_bit_number = 19;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_bit_number = 19;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[7]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [7]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_first_bit_number = 7;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_first_bit_number = 7;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [7]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_first_bit_number = 7;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_first_bit_number = 7;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[7]~11 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[7]~11_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[7]~11 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[7]~11 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[7]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[7]~11_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_bit_number = 15;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_bit_number = 15;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector20~2 (
// Equation(s):
// \output_FSM_inst|Selector20~2_combout  = ( \output_FSM_inst|Selector20~0_combout  & ( \output_FSM_inst|Selector20~1_combout  & ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) ) ) # ( 
// !\output_FSM_inst|Selector20~0_combout  & ( \output_FSM_inst|Selector20~1_combout  & ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] ) ) ) # ( \output_FSM_inst|Selector20~0_combout  & ( 
// !\output_FSM_inst|Selector20~1_combout  & ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] ) ) ) # ( !\output_FSM_inst|Selector20~0_combout  & ( !\output_FSM_inst|Selector20~1_combout  & ( 
// !\output_FSM_inst|data_out~0_combout  ) ) )

	.dataa(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datab(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datac(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datad(!\output_FSM_inst|data_out~0_combout ),
	.datae(!\output_FSM_inst|Selector20~0_combout ),
	.dataf(!\output_FSM_inst|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector20~2 .extended_lut = "off";
defparam \output_FSM_inst|Selector20~2 .lut_mask = 64'hFF000F0F33335555;
defparam \output_FSM_inst|Selector20~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \f_data_in[7]~input (
	.i(f_data_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_data_in[7]~input_o ));
// synopsys translate_off
defparam \f_data_in[7]~input .bus_hold = "false";
defparam \f_data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_data_in[7]~input_o }),
	.portaaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|datao[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|datao [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|datao[7] .is_wysiwyg = "true";
defparam \in_FSM_inst|datao[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 (
	.portawe(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [7]}),
	.portaaddr({\data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .clk0_core_clock_enable = "ena0";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .clk1_output_clock_enable = "ena1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .data_interleave_offset_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .data_interleave_width_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .logical_ram_name = "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .mixed_port_feed_through_mode = "dont_care";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .operation_mode = "dual_port";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_address_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_byte_enable_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_out_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_out_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_first_bit_number = 7;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_out_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_out_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_first_bit_number = 7;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_read_enable_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 (
	.portawe(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [7]}),
	.portaaddr({\data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .clk0_core_clock_enable = "ena0";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .clk1_output_clock_enable = "ena1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .data_interleave_offset_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .data_interleave_width_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .logical_ram_name = "dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .mixed_port_feed_through_mode = "dont_care";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .operation_mode = "dual_port";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_address_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_byte_enable_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_out_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_out_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_first_bit_number = 7;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_out_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_out_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_first_bit_number = 7;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .port_b_read_enable_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a7 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|data_out[7]~6 (
// Equation(s):
// \priority_FSM_inst|data_out[7]~6_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (\priority_FSM_inst|pop_hi~q  & (\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|data_out[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|data_out[7]~6 .extended_lut = "off";
defparam \priority_FSM_inst|data_out[7]~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|data_out[7]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|data_out[7]~6_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_io_ibuf \f_data_in[3]~input (
	.i(f_data_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_data_in[3]~input_o ));
// synopsys translate_off
defparam \f_data_in[3]~input .bus_hold = "false";
defparam \f_data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 (
	.portawe(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_data_in[3]~input_o }),
	.portaaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .logical_ram_name = "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_bit_number = 3;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_width = 9;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_bit_number = 3;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_last_address = 511;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_depth = 512;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_width = 8;
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|datao[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|datao [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|datao[3] .is_wysiwyg = "true";
defparam \in_FSM_inst|datao[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 (
	.portawe(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [3]}),
	.portaaddr({\data_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .clk0_core_clock_enable = "ena0";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .clk1_output_clock_enable = "ena1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .data_interleave_offset_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .data_interleave_width_in_bits = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .logical_ram_name = "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .mixed_port_feed_through_mode = "dont_care";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .operation_mode = "dual_port";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_address_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_byte_enable_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_out_clear = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_out_clock = "none";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_first_bit_number = 3;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_width = 11;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_out_clear = "clear1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_out_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_width = 1;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_first_address = 0;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_first_bit_number = 3;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_last_address = 2047;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_logical_ram_depth = 2048;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_logical_ram_width = 8;
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_read_enable_clock = "clock1";
defparam \data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 (
	.portawe(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\data_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\data_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|datao [3]}),
	.portaaddr({\data_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\data_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\data_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .clk0_core_clock_enable = "ena0";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .clk1_output_clock_enable = "ena1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .data_interleave_offset_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .data_interleave_width_in_bits = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .logical_ram_name = "dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .mixed_port_feed_through_mode = "dont_care";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .operation_mode = "dual_port";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_address_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_byte_enable_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_out_clear = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_out_clock = "none";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_first_bit_number = 3;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_address_width = 11;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_out_clear = "clear1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_out_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_data_width = 1;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_first_address = 0;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_first_bit_number = 3;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_last_address = 2047;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_logical_ram_depth = 2048;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_logical_ram_width = 8;
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .port_b_read_enable_clock = "clock1";
defparam \data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|data_out[3]~7 (
// Equation(s):
// \priority_FSM_inst|data_out[3]~7_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (\priority_FSM_inst|pop_hi~q  & (\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|data_out[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|data_out[3]~7 .extended_lut = "off";
defparam \priority_FSM_inst|data_out[3]~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|data_out[3]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|data_out[3]~7_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|Selector20~3 (
// Equation(s):
// \output_FSM_inst|Selector20~3_combout  = ( \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\output_FSM_inst|WideNor0~combout  & ((!\output_FSM_inst|count [0]) # 
// ((\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7])))) # (\output_FSM_inst|WideNor0~combout  & (((\output_FSM_inst|Selector20~2_combout )))) ) ) # ( 
// !\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\output_FSM_inst|WideNor0~combout  & (\output_FSM_inst|count [0] & ((\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [7])))) # (\output_FSM_inst|WideNor0~combout  & (((\output_FSM_inst|Selector20~2_combout )))) ) )

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|WideNor0~combout ),
	.datac(!\output_FSM_inst|Selector20~2_combout ),
	.datad(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datae(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|Selector20~3 .extended_lut = "off";
defparam \output_FSM_inst|Selector20~3 .lut_mask = 64'h03478BCF03478BCF;
defparam \output_FSM_inst|Selector20~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & (\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & 
// \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0001000100010001;
defparam \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \in_FSM_inst|process_1~0 (
// Equation(s):
// \in_FSM_inst|process_1~0_combout  = ( \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( \f_hi_priority~input_o  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] ) ) ) # ( 
// !\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( \f_hi_priority~input_o  & ( \data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] ) ) ) # ( 
// \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & ( !\f_hi_priority~input_o  & ( (\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & \data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )) ) ) )

	.dataa(!\data_hi_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datab(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\data_lo_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.dataf(!\f_hi_priority~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in_FSM_inst|process_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in_FSM_inst|process_1~0 .extended_lut = "off";
defparam \in_FSM_inst|process_1~0 .lut_mask = 64'h0000000355555555;
defparam \in_FSM_inst|process_1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_FSM_inst|out_m_discard_en (
	.clk(\clk_sys~input_o ),
	.d(\in_FSM_inst|process_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\f_rec_frame_valid~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|out_m_discard_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|out_m_discard_en .is_wysiwyg = "true";
defparam \in_FSM_inst|out_m_discard_en .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_looknow (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|out_m_discard_en~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_looknow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_looknow .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_looknow .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[12]~input (
	.i(f_ctrl_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[12]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[12]~input .bus_hold = "false";
defparam \f_ctrl_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[12]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_bit_number = 12;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_bit_number = 12;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[12] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[12] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[12] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[0] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[0] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[13]~input (
	.i(f_ctrl_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[13]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[13]~input .bus_hold = "false";
defparam \f_ctrl_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[13]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_bit_number = 13;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_bit_number = 13;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[13] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[13] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[13] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[1] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[1] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[1] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[14]~input (
	.i(f_ctrl_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[14]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[14]~input .bus_hold = "false";
defparam \f_ctrl_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[14]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_bit_number = 14;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_bit_number = 14;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[14] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[14] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[14] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[2] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[2] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[15]~input (
	.i(f_ctrl_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[15]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[15]~input .bus_hold = "false";
defparam \f_ctrl_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[15]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_first_bit_number = 15;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_first_bit_number = 15;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[15] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[15] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[15] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[3] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[3] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[16]~input (
	.i(f_ctrl_in[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[16]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[16]~input .bus_hold = "false";
defparam \f_ctrl_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[16]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_first_bit_number = 16;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_first_bit_number = 16;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[16] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[16] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[16] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[4] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[4] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[4] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[17]~input (
	.i(f_ctrl_in[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[17]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[17]~input .bus_hold = "false";
defparam \f_ctrl_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[17]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_first_bit_number = 17;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_first_bit_number = 17;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[17] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[17] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[17] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[5] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[5] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[5] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[18]~input (
	.i(f_ctrl_in[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[18]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[18]~input .bus_hold = "false";
defparam \f_ctrl_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[18]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_first_bit_number = 18;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_first_bit_number = 18;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[18] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[18] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[18] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[6] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[6] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[19]~input (
	.i(f_ctrl_in[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[19]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[19]~input .bus_hold = "false";
defparam \f_ctrl_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[19]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_first_bit_number = 19;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_first_bit_number = 19;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[19] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[19] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[19] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[7] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[7] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[20]~input (
	.i(f_ctrl_in[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[20]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[20]~input .bus_hold = "false";
defparam \f_ctrl_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[20]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_first_bit_number = 20;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_first_bit_number = 20;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[20] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[20] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[20] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[8] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[8] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[8] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[21]~input (
	.i(f_ctrl_in[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[21]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[21]~input .bus_hold = "false";
defparam \f_ctrl_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[21]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_first_bit_number = 21;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_first_bit_number = 21;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[21] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[21] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[21] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[9] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[9] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[9] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[22]~input (
	.i(f_ctrl_in[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[22]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[22]~input .bus_hold = "false";
defparam \f_ctrl_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[22]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_first_bit_number = 22;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_first_bit_number = 22;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[22] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[22] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[22] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[10] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[10] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[10] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \f_ctrl_in[23]~input (
	.i(f_ctrl_in[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\f_ctrl_in[23]~input_o ));
// synopsys translate_off
defparam \f_ctrl_in[23]~input .bus_hold = "false";
defparam \f_ctrl_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 (
	.portawe(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\f_ctrl_in[23]~input_o }),
	.portaaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .clk0_core_clock_enable = "ena0";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .clk1_output_clock_enable = "ena1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .data_interleave_offset_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .data_interleave_width_in_bits = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .logical_ram_name = "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .mixed_port_feed_through_mode = "dont_care";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .operation_mode = "dual_port";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_address_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_byte_enable_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_data_out_clear = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_data_out_clock = "none";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_first_bit_number = 23;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_address_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_address_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_address_width = 8;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_data_out_clear = "clear1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_data_out_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_data_width = 1;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_first_address = 0;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_first_bit_number = 23;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_last_address = 255;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_logical_ram_depth = 256;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_logical_ram_width = 24;
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_read_enable_clock = "clock1";
defparam \in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \in_FSM_inst|controlo[23] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in_FSM_inst|controlo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \in_FSM_inst|controlo[23] .is_wysiwyg = "true";
defparam \in_FSM_inst|controlo[23] .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|discard_frame_out[11] (
	.clk(\clk_phy~input_o ),
	.d(\in_FSM_inst|controlo [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|discard_frame_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|discard_frame_out[11] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|discard_frame_out[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [12]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_first_bit_number = 12;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_first_bit_number = 12;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [12]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_first_bit_number = 12;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_first_bit_number = 12;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a12 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[12]~12 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[12]~12_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[12]~12 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[12]~12 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[12]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[12]~12_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_bit_number = 20;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_bit_number = 20;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[0] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[0] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [13]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_first_bit_number = 13;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_first_bit_number = 13;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [13]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_first_bit_number = 13;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_first_bit_number = 13;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a13 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[13]~13 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[13]~13_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[13]~13 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[13]~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[13]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[13]~13_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_bit_number = 21;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_bit_number = 21;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[1] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[1] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [14]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_first_bit_number = 14;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_first_bit_number = 14;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [14]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_first_bit_number = 14;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_first_bit_number = 14;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a14 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[14]~14 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[14]~14_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[14]~14 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[14]~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[14]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[14]~14_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_bit_number = 22;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_bit_number = 22;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[2] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[2] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [15]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_first_bit_number = 15;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_first_bit_number = 15;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [15]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_first_bit_number = 15;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_first_bit_number = 15;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a15 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[15]~15 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[15]~15_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[15]~15 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[15]~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[15]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[15]~15_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_bit_number = 23;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_bit_number = 23;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[3] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[3] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [16]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_first_bit_number = 16;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_first_bit_number = 16;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [16]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_first_bit_number = 16;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_first_bit_number = 16;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a16 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[16]~16 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[16]~16_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[16]~16 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[16]~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[16]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[16]~16_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_bit_number = 24;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_bit_number = 24;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[4] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[4] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [17]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_first_bit_number = 17;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_first_bit_number = 17;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [17]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_first_bit_number = 17;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_first_bit_number = 17;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a17 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[17]~17 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[17]~17_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[17]~17 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[17]~17 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[17]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[17]~17_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_bit_number = 25;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_bit_number = 25;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[5] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[5] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[5] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [18]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_first_bit_number = 18;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_first_bit_number = 18;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [18]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_first_bit_number = 18;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_first_bit_number = 18;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a18 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[18]~18 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[18]~18_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[18]~18 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[18]~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[18]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[18]~18_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_bit_number = 26;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_bit_number = 26;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[6] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[6] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [19]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_first_bit_number = 19;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_first_bit_number = 19;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [19]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_first_bit_number = 19;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_first_bit_number = 19;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a19 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[19]~19 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[19]~19_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[19]~19 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[19]~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[19]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[19]~19_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_bit_number = 27;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_bit_number = 27;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[7] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[7] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [20]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_first_bit_number = 20;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_first_bit_number = 20;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [20]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_first_bit_number = 20;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_first_bit_number = 20;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a20 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[20]~20 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[20]~20_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[20]~20 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[20]~20 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[20]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[20]~20_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_bit_number = 28;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_bit_number = 28;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[8] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[8] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [21]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_first_bit_number = 21;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_first_bit_number = 21;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [21]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_first_bit_number = 21;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_first_bit_number = 21;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a21 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[21]~21 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[21]~21_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[21]~21 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[21]~21 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[21]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[21]~21_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_bit_number = 29;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_bit_number = 29;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[9] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[9] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [22]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_first_bit_number = 22;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_first_bit_number = 22;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [22]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_first_bit_number = 22;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_first_bit_number = 22;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a22 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[22]~22 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[22]~22_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[22]~22 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[22]~22 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[22]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[22]~22_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_bit_number = 30;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_bit_number = 30;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[10] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[10] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 (
	.portawe(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_hi_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [23]}),
	.portaaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_hi_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_hi_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .clk0_core_clock_enable = "ena0";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .clk1_output_clock_enable = "ena1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .data_interleave_offset_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .data_interleave_width_in_bits = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .logical_ram_name = "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .operation_mode = "dual_port";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_address_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_byte_enable_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_data_out_clear = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_data_out_clock = "none";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_first_bit_number = 23;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_address_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_address_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_address_width = 11;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_data_out_clear = "clear1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_data_out_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_data_width = 1;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_first_address = 0;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_first_bit_number = 23;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_last_address = 2047;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_logical_ram_depth = 2048;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_logical_ram_width = 24;
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_read_enable_clock = "clock1";
defparam \ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 (
	.portawe(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\ctrl_lo_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_FSM_inst|controlo [23]}),
	.portaaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|ram_address_a [10],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [9],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [8],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [7],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [6],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [5],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [4],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [2],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [1],\ctrl_lo_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\ctrl_lo_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .clk0_core_clock_enable = "ena0";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .clk1_output_clock_enable = "ena1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .data_interleave_offset_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .data_interleave_width_in_bits = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .logical_ram_name = "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .mixed_port_feed_through_mode = "dont_care";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .operation_mode = "dual_port";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_address_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_byte_enable_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_data_out_clear = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_data_out_clock = "none";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_first_bit_number = 23;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_address_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_address_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_address_width = 11;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_data_out_clear = "clear1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_data_out_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_data_width = 1;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_first_address = 0;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_first_bit_number = 23;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_last_address = 2047;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_logical_ram_depth = 2048;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_logical_ram_width = 24;
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .port_b_read_enable_clock = "clock1";
defparam \ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a23 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \priority_FSM_inst|ctrl_block_out[23]~23 (
// Equation(s):
// \priority_FSM_inst|ctrl_block_out[23]~23_combout  = (!\priority_FSM_inst|pop_hi~q  & ((\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23]))) # (\priority_FSM_inst|pop_hi~q  & (\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23]))

	.dataa(!\priority_FSM_inst|pop_hi~q ),
	.datab(!\ctrl_hi_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.datac(!\ctrl_lo_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\priority_FSM_inst|ctrl_block_out[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \priority_FSM_inst|ctrl_block_out[23]~23 .extended_lut = "off";
defparam \priority_FSM_inst|ctrl_block_out[23]~23 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \priority_FSM_inst|ctrl_block_out[23]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\priority_FSM_inst|ctrl_block_out[23]~23_combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_bit_number = 31;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_bit_number = 31;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[11] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[11] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_first_bit_number = 32;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_first_bit_number = 32;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[12] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[12] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_first_bit_number = 33;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_first_bit_number = 33;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[13] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[13] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_first_bit_number = 34;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_first_bit_number = 34;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[14] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[14] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_first_bit_number = 35;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_first_bit_number = 35;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[15] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[15] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_first_bit_number = 36;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_first_bit_number = 36;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[16] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[16] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[16] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_first_bit_number = 37;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_first_bit_number = 37;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[17] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[17] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[17] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_first_bit_number = 38;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_first_bit_number = 38;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[18] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[18] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[18] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_first_bit_number = 39;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_first_bit_number = 39;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[19] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[19] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[19] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_first_bit_number = 40;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_first_bit_number = 40;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[20] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[20] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[20] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_first_bit_number = 41;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_first_bit_number = 41;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[21] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[21] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_first_bit_number = 42;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_first_bit_number = 42;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[22] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[22] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[22] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 (
	.portawe(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_phy~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(!\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena1(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .clk1_input_clock_enable = "ena1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .logical_ram_name = "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram|ALTSYNCRAM";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .operation_mode = "dual_port";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_first_bit_number = 43;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_address_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_address_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_address_width = 10;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_data_out_clear = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_data_out_clock = "none";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_data_width = 1;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_first_address = 0;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_first_bit_number = 43;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_last_address = 1023;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_logical_ram_depth = 1024;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_logical_ram_width = 64;
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \monitoring_logic_inst|ctrl_block_out[23] (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|output_buffer_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|ctrl_block_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|ctrl_block_out[23] .is_wysiwyg = "true";
defparam \monitoring_logic_inst|ctrl_block_out[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|process_5~1 (
// Equation(s):
// \output_FSM_inst|process_5~1_combout  = (\output_FSM_inst|count [0] & (\output_FSM_inst|count [1] & (\output_FSM_inst|count [2] & \output_FSM_inst|my_state.s_FCS~q )))

	.dataa(!\output_FSM_inst|count [0]),
	.datab(!\output_FSM_inst|count [1]),
	.datac(!\output_FSM_inst|count [2]),
	.datad(!\output_FSM_inst|my_state.s_FCS~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|process_5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|process_5~1 .extended_lut = "off";
defparam \output_FSM_inst|process_5~1 .lut_mask = 64'h0001000100010001;
defparam \output_FSM_inst|process_5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \output_FSM_inst|process_5~2 (
// Equation(s):
// \output_FSM_inst|process_5~2_combout  = ( \output_FSM_inst|process_5~1_combout  & ( (!\output_FSM_inst|count [3] & (!\output_FSM_inst|count [4] & (\output_FSM_inst|LessThan5~0_combout  & \output_FSM_inst|LessThan0~0_combout ))) ) )

	.dataa(!\output_FSM_inst|count [3]),
	.datab(!\output_FSM_inst|count [4]),
	.datac(!\output_FSM_inst|LessThan5~0_combout ),
	.datad(!\output_FSM_inst|LessThan0~0_combout ),
	.datae(!\output_FSM_inst|process_5~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\output_FSM_inst|process_5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \output_FSM_inst|process_5~2 .extended_lut = "off";
defparam \output_FSM_inst|process_5~2 .lut_mask = 64'h0000000800000008;
defparam \output_FSM_inst|process_5~2 .shared_arith = "off";
// synopsys translate_on

dffeas \output_FSM_inst|xmit_done_out (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|process_5~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_FSM_inst|xmit_done_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \output_FSM_inst|xmit_done_out .is_wysiwyg = "true";
defparam \output_FSM_inst|xmit_done_out .power_up = "low";
// synopsys translate_on

dffeas \monitoring_logic_inst|xmit_looknow (
	.clk(\clk_phy~input_o ),
	.d(\output_FSM_inst|xmit_done_out~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\monitoring_logic_inst|xmit_looknow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \monitoring_logic_inst|xmit_looknow .is_wysiwyg = "true";
defparam \monitoring_logic_inst|xmit_looknow .power_up = "low";
// synopsys translate_on

endmodule
