#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x168b280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16d6c10 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x16895b0 .functor NOT 1, L_0x1701240, C4<0>, C4<0>, C4<0>;
L_0x16a2b90 .functor XOR 8, L_0x1700dd0, L_0x1700f90, C4<00000000>, C4<00000000>;
L_0x16d8030 .functor XOR 8, L_0x16a2b90, L_0x17010d0, C4<00000000>, C4<00000000>;
v0x16fe9b0_0 .net *"_ivl_10", 7 0, L_0x17010d0;  1 drivers
v0x16feab0_0 .net *"_ivl_12", 7 0, L_0x16d8030;  1 drivers
v0x16feb90_0 .net *"_ivl_2", 7 0, L_0x1700d30;  1 drivers
v0x16fec50_0 .net *"_ivl_4", 7 0, L_0x1700dd0;  1 drivers
v0x16fed30_0 .net *"_ivl_6", 7 0, L_0x1700f90;  1 drivers
v0x16fee60_0 .net *"_ivl_8", 7 0, L_0x16a2b90;  1 drivers
v0x16fef40_0 .net "areset", 0 0, L_0x16899c0;  1 drivers
v0x16fefe0_0 .var "clk", 0 0;
v0x16ff080_0 .net "predict_history_dut", 6 0, v0x16fdd40_0;  1 drivers
v0x16ff1d0_0 .net "predict_history_ref", 6 0, L_0x1700ba0;  1 drivers
v0x16ff270_0 .net "predict_pc", 6 0, L_0x16ffe30;  1 drivers
v0x16ff310_0 .net "predict_taken_dut", 0 0, v0x16fdf80_0;  1 drivers
v0x16ff3b0_0 .net "predict_taken_ref", 0 0, L_0x17009e0;  1 drivers
v0x16ff450_0 .net "predict_valid", 0 0, v0x16faf90_0;  1 drivers
v0x16ff4f0_0 .var/2u "stats1", 223 0;
v0x16ff590_0 .var/2u "strobe", 0 0;
v0x16ff650_0 .net "tb_match", 0 0, L_0x1701240;  1 drivers
v0x16ff800_0 .net "tb_mismatch", 0 0, L_0x16895b0;  1 drivers
v0x16ff8a0_0 .net "train_history", 6 0, L_0x17003e0;  1 drivers
v0x16ff960_0 .net "train_mispredicted", 0 0, L_0x1700280;  1 drivers
v0x16ffa00_0 .net "train_pc", 6 0, L_0x1700570;  1 drivers
v0x16ffac0_0 .net "train_taken", 0 0, L_0x1700060;  1 drivers
v0x16ffb60_0 .net "train_valid", 0 0, v0x16fb910_0;  1 drivers
v0x16ffc00_0 .net "wavedrom_enable", 0 0, v0x16fb9e0_0;  1 drivers
v0x16ffca0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x16fba80_0;  1 drivers
v0x16ffd40_0 .net "wavedrom_title", 511 0, v0x16fbb60_0;  1 drivers
L_0x1700d30 .concat [ 7 1 0 0], L_0x1700ba0, L_0x17009e0;
L_0x1700dd0 .concat [ 7 1 0 0], L_0x1700ba0, L_0x17009e0;
L_0x1700f90 .concat [ 7 1 0 0], v0x16fdd40_0, v0x16fdf80_0;
L_0x17010d0 .concat [ 7 1 0 0], L_0x1700ba0, L_0x17009e0;
L_0x1701240 .cmp/eeq 8, L_0x1700d30, L_0x16d8030;
S_0x1688930 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x16d6c10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x16d5500 .param/l "LNT" 0 3 22, C4<01>;
P_0x16d5540 .param/l "LT" 0 3 22, C4<10>;
P_0x16d5580 .param/l "SNT" 0 3 22, C4<00>;
P_0x16d55c0 .param/l "ST" 0 3 22, C4<11>;
P_0x16d5600 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1689ea0 .functor XOR 7, v0x16f9130_0, L_0x16ffe30, C4<0000000>, C4<0000000>;
L_0x16b3ec0 .functor XOR 7, L_0x17003e0, L_0x1700570, C4<0000000>, C4<0000000>;
v0x16c6b40_0 .net *"_ivl_11", 0 0, L_0x17008f0;  1 drivers
L_0x7ff3c4b531c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16c6e10_0 .net *"_ivl_12", 0 0, L_0x7ff3c4b531c8;  1 drivers
L_0x7ff3c4b53210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1689620_0 .net *"_ivl_16", 6 0, L_0x7ff3c4b53210;  1 drivers
v0x1689860_0 .net *"_ivl_4", 1 0, L_0x1700700;  1 drivers
v0x1689a30_0 .net *"_ivl_6", 8 0, L_0x1700800;  1 drivers
L_0x7ff3c4b53180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1689f90_0 .net *"_ivl_9", 1 0, L_0x7ff3c4b53180;  1 drivers
v0x16f8e10_0 .net "areset", 0 0, L_0x16899c0;  alias, 1 drivers
v0x16f8ed0_0 .net "clk", 0 0, v0x16fefe0_0;  1 drivers
v0x16f8f90 .array "pht", 0 127, 1 0;
v0x16f9050_0 .net "predict_history", 6 0, L_0x1700ba0;  alias, 1 drivers
v0x16f9130_0 .var "predict_history_r", 6 0;
v0x16f9210_0 .net "predict_index", 6 0, L_0x1689ea0;  1 drivers
v0x16f92f0_0 .net "predict_pc", 6 0, L_0x16ffe30;  alias, 1 drivers
v0x16f93d0_0 .net "predict_taken", 0 0, L_0x17009e0;  alias, 1 drivers
v0x16f9490_0 .net "predict_valid", 0 0, v0x16faf90_0;  alias, 1 drivers
v0x16f9550_0 .net "train_history", 6 0, L_0x17003e0;  alias, 1 drivers
v0x16f9630_0 .net "train_index", 6 0, L_0x16b3ec0;  1 drivers
v0x16f9710_0 .net "train_mispredicted", 0 0, L_0x1700280;  alias, 1 drivers
v0x16f97d0_0 .net "train_pc", 6 0, L_0x1700570;  alias, 1 drivers
v0x16f98b0_0 .net "train_taken", 0 0, L_0x1700060;  alias, 1 drivers
v0x16f9970_0 .net "train_valid", 0 0, v0x16fb910_0;  alias, 1 drivers
E_0x1699810 .event posedge, v0x16f8e10_0, v0x16f8ed0_0;
L_0x1700700 .array/port v0x16f8f90, L_0x1700800;
L_0x1700800 .concat [ 7 2 0 0], L_0x1689ea0, L_0x7ff3c4b53180;
L_0x17008f0 .part L_0x1700700, 1, 1;
L_0x17009e0 .functor MUXZ 1, L_0x7ff3c4b531c8, L_0x17008f0, v0x16faf90_0, C4<>;
L_0x1700ba0 .functor MUXZ 7, L_0x7ff3c4b53210, v0x16f9130_0, v0x16faf90_0, C4<>;
S_0x168ecf0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1688930;
 .timescale -12 -12;
v0x16c6720_0 .var/i "i", 31 0;
S_0x16f9b90 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x16d6c10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x16f9d40 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x16899c0 .functor BUFZ 1, v0x16fb060_0, C4<0>, C4<0>, C4<0>;
L_0x7ff3c4b530a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16fa820_0 .net *"_ivl_10", 0 0, L_0x7ff3c4b530a8;  1 drivers
L_0x7ff3c4b530f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16fa900_0 .net *"_ivl_14", 6 0, L_0x7ff3c4b530f0;  1 drivers
L_0x7ff3c4b53138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16fa9e0_0 .net *"_ivl_18", 6 0, L_0x7ff3c4b53138;  1 drivers
L_0x7ff3c4b53018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16faaa0_0 .net *"_ivl_2", 6 0, L_0x7ff3c4b53018;  1 drivers
L_0x7ff3c4b53060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16fab80_0 .net *"_ivl_6", 0 0, L_0x7ff3c4b53060;  1 drivers
v0x16facb0_0 .net "areset", 0 0, L_0x16899c0;  alias, 1 drivers
v0x16fad50_0 .net "clk", 0 0, v0x16fefe0_0;  alias, 1 drivers
v0x16fae20_0 .net "predict_pc", 6 0, L_0x16ffe30;  alias, 1 drivers
v0x16faef0_0 .var "predict_pc_r", 6 0;
v0x16faf90_0 .var "predict_valid", 0 0;
v0x16fb060_0 .var "reset", 0 0;
v0x16fb100_0 .net "tb_match", 0 0, L_0x1701240;  alias, 1 drivers
v0x16fb1c0_0 .net "train_history", 6 0, L_0x17003e0;  alias, 1 drivers
v0x16fb2b0_0 .var "train_history_r", 6 0;
v0x16fb370_0 .net "train_mispredicted", 0 0, L_0x1700280;  alias, 1 drivers
v0x16fb440_0 .var "train_mispredicted_r", 0 0;
v0x16fb4e0_0 .net "train_pc", 6 0, L_0x1700570;  alias, 1 drivers
v0x16fb6e0_0 .var "train_pc_r", 6 0;
v0x16fb7a0_0 .net "train_taken", 0 0, L_0x1700060;  alias, 1 drivers
v0x16fb870_0 .var "train_taken_r", 0 0;
v0x16fb910_0 .var "train_valid", 0 0;
v0x16fb9e0_0 .var "wavedrom_enable", 0 0;
v0x16fba80_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x16fbb60_0 .var "wavedrom_title", 511 0;
E_0x1698cb0/0 .event negedge, v0x16f8ed0_0;
E_0x1698cb0/1 .event posedge, v0x16f8ed0_0;
E_0x1698cb0 .event/or E_0x1698cb0/0, E_0x1698cb0/1;
L_0x16ffe30 .functor MUXZ 7, L_0x7ff3c4b53018, v0x16faef0_0, v0x16faf90_0, C4<>;
L_0x1700060 .functor MUXZ 1, L_0x7ff3c4b53060, v0x16fb870_0, v0x16fb910_0, C4<>;
L_0x1700280 .functor MUXZ 1, L_0x7ff3c4b530a8, v0x16fb440_0, v0x16fb910_0, C4<>;
L_0x17003e0 .functor MUXZ 7, L_0x7ff3c4b530f0, v0x16fb2b0_0, v0x16fb910_0, C4<>;
L_0x1700570 .functor MUXZ 7, L_0x7ff3c4b53138, v0x16fb6e0_0, v0x16fb910_0, C4<>;
S_0x16f9e00 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x16f9b90;
 .timescale -12 -12;
v0x16fa060_0 .var/2u "arfail", 0 0;
v0x16fa140_0 .var "async", 0 0;
v0x16fa200_0 .var/2u "datafail", 0 0;
v0x16fa2a0_0 .var/2u "srfail", 0 0;
E_0x1698a60 .event posedge, v0x16f8ed0_0;
E_0x167b9f0 .event negedge, v0x16f8ed0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1698a60;
    %wait E_0x1698a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb060_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1698a60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x167b9f0;
    %load/vec4 v0x16fb100_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16fa200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb060_0, 0;
    %wait E_0x1698a60;
    %load/vec4 v0x16fb100_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16fa060_0, 0, 1;
    %wait E_0x1698a60;
    %load/vec4 v0x16fb100_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16fa2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb060_0, 0;
    %load/vec4 v0x16fa2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x16fa060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x16fa140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x16fa200_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x16fa140_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x16fa360 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x16f9b90;
 .timescale -12 -12;
v0x16fa560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16fa640 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x16f9b90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16fbde0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x16d6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x16d7170 .param/l "HISTORY_SIZE" 1 4 18, +C4<00000000000000000000000000000111>;
P_0x16d71b0 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x16fc9c0_0 .net "areset", 0 0, L_0x16899c0;  alias, 1 drivers
v0x16fcad0_0 .net "clk", 0 0, v0x16fefe0_0;  alias, 1 drivers
v0x16fcbe0_0 .var "global_history", 6 0;
v0x16fcc80 .array "pht", 0 127, 1 0;
v0x16fdd40_0 .var "predict_history", 6 0;
v0x16fde70_0 .net "predict_pc", 6 0, L_0x16ffe30;  alias, 1 drivers
v0x16fdf80_0 .var "predict_taken", 0 0;
v0x16fe040_0 .net "predict_valid", 0 0, v0x16faf90_0;  alias, 1 drivers
v0x16fe130_0 .net "train_history", 6 0, L_0x17003e0;  alias, 1 drivers
v0x16fe1f0_0 .net "train_mispredicted", 0 0, L_0x1700280;  alias, 1 drivers
v0x16fe2e0_0 .net "train_pc", 6 0, L_0x1700570;  alias, 1 drivers
v0x16fe3f0_0 .net "train_taken", 0 0, L_0x1700060;  alias, 1 drivers
v0x16fe4e0_0 .net "train_valid", 0 0, v0x16fb910_0;  alias, 1 drivers
v0x16fcc80_0 .array/port v0x16fcc80, 0;
E_0x16dea90/0 .event anyedge, v0x16f9490_0, v0x16f92f0_0, v0x16fcbe0_0, v0x16fcc80_0;
v0x16fcc80_1 .array/port v0x16fcc80, 1;
v0x16fcc80_2 .array/port v0x16fcc80, 2;
v0x16fcc80_3 .array/port v0x16fcc80, 3;
v0x16fcc80_4 .array/port v0x16fcc80, 4;
E_0x16dea90/1 .event anyedge, v0x16fcc80_1, v0x16fcc80_2, v0x16fcc80_3, v0x16fcc80_4;
v0x16fcc80_5 .array/port v0x16fcc80, 5;
v0x16fcc80_6 .array/port v0x16fcc80, 6;
v0x16fcc80_7 .array/port v0x16fcc80, 7;
v0x16fcc80_8 .array/port v0x16fcc80, 8;
E_0x16dea90/2 .event anyedge, v0x16fcc80_5, v0x16fcc80_6, v0x16fcc80_7, v0x16fcc80_8;
v0x16fcc80_9 .array/port v0x16fcc80, 9;
v0x16fcc80_10 .array/port v0x16fcc80, 10;
v0x16fcc80_11 .array/port v0x16fcc80, 11;
v0x16fcc80_12 .array/port v0x16fcc80, 12;
E_0x16dea90/3 .event anyedge, v0x16fcc80_9, v0x16fcc80_10, v0x16fcc80_11, v0x16fcc80_12;
v0x16fcc80_13 .array/port v0x16fcc80, 13;
v0x16fcc80_14 .array/port v0x16fcc80, 14;
v0x16fcc80_15 .array/port v0x16fcc80, 15;
v0x16fcc80_16 .array/port v0x16fcc80, 16;
E_0x16dea90/4 .event anyedge, v0x16fcc80_13, v0x16fcc80_14, v0x16fcc80_15, v0x16fcc80_16;
v0x16fcc80_17 .array/port v0x16fcc80, 17;
v0x16fcc80_18 .array/port v0x16fcc80, 18;
v0x16fcc80_19 .array/port v0x16fcc80, 19;
v0x16fcc80_20 .array/port v0x16fcc80, 20;
E_0x16dea90/5 .event anyedge, v0x16fcc80_17, v0x16fcc80_18, v0x16fcc80_19, v0x16fcc80_20;
v0x16fcc80_21 .array/port v0x16fcc80, 21;
v0x16fcc80_22 .array/port v0x16fcc80, 22;
v0x16fcc80_23 .array/port v0x16fcc80, 23;
v0x16fcc80_24 .array/port v0x16fcc80, 24;
E_0x16dea90/6 .event anyedge, v0x16fcc80_21, v0x16fcc80_22, v0x16fcc80_23, v0x16fcc80_24;
v0x16fcc80_25 .array/port v0x16fcc80, 25;
v0x16fcc80_26 .array/port v0x16fcc80, 26;
v0x16fcc80_27 .array/port v0x16fcc80, 27;
v0x16fcc80_28 .array/port v0x16fcc80, 28;
E_0x16dea90/7 .event anyedge, v0x16fcc80_25, v0x16fcc80_26, v0x16fcc80_27, v0x16fcc80_28;
v0x16fcc80_29 .array/port v0x16fcc80, 29;
v0x16fcc80_30 .array/port v0x16fcc80, 30;
v0x16fcc80_31 .array/port v0x16fcc80, 31;
v0x16fcc80_32 .array/port v0x16fcc80, 32;
E_0x16dea90/8 .event anyedge, v0x16fcc80_29, v0x16fcc80_30, v0x16fcc80_31, v0x16fcc80_32;
v0x16fcc80_33 .array/port v0x16fcc80, 33;
v0x16fcc80_34 .array/port v0x16fcc80, 34;
v0x16fcc80_35 .array/port v0x16fcc80, 35;
v0x16fcc80_36 .array/port v0x16fcc80, 36;
E_0x16dea90/9 .event anyedge, v0x16fcc80_33, v0x16fcc80_34, v0x16fcc80_35, v0x16fcc80_36;
v0x16fcc80_37 .array/port v0x16fcc80, 37;
v0x16fcc80_38 .array/port v0x16fcc80, 38;
v0x16fcc80_39 .array/port v0x16fcc80, 39;
v0x16fcc80_40 .array/port v0x16fcc80, 40;
E_0x16dea90/10 .event anyedge, v0x16fcc80_37, v0x16fcc80_38, v0x16fcc80_39, v0x16fcc80_40;
v0x16fcc80_41 .array/port v0x16fcc80, 41;
v0x16fcc80_42 .array/port v0x16fcc80, 42;
v0x16fcc80_43 .array/port v0x16fcc80, 43;
v0x16fcc80_44 .array/port v0x16fcc80, 44;
E_0x16dea90/11 .event anyedge, v0x16fcc80_41, v0x16fcc80_42, v0x16fcc80_43, v0x16fcc80_44;
v0x16fcc80_45 .array/port v0x16fcc80, 45;
v0x16fcc80_46 .array/port v0x16fcc80, 46;
v0x16fcc80_47 .array/port v0x16fcc80, 47;
v0x16fcc80_48 .array/port v0x16fcc80, 48;
E_0x16dea90/12 .event anyedge, v0x16fcc80_45, v0x16fcc80_46, v0x16fcc80_47, v0x16fcc80_48;
v0x16fcc80_49 .array/port v0x16fcc80, 49;
v0x16fcc80_50 .array/port v0x16fcc80, 50;
v0x16fcc80_51 .array/port v0x16fcc80, 51;
v0x16fcc80_52 .array/port v0x16fcc80, 52;
E_0x16dea90/13 .event anyedge, v0x16fcc80_49, v0x16fcc80_50, v0x16fcc80_51, v0x16fcc80_52;
v0x16fcc80_53 .array/port v0x16fcc80, 53;
v0x16fcc80_54 .array/port v0x16fcc80, 54;
v0x16fcc80_55 .array/port v0x16fcc80, 55;
v0x16fcc80_56 .array/port v0x16fcc80, 56;
E_0x16dea90/14 .event anyedge, v0x16fcc80_53, v0x16fcc80_54, v0x16fcc80_55, v0x16fcc80_56;
v0x16fcc80_57 .array/port v0x16fcc80, 57;
v0x16fcc80_58 .array/port v0x16fcc80, 58;
v0x16fcc80_59 .array/port v0x16fcc80, 59;
v0x16fcc80_60 .array/port v0x16fcc80, 60;
E_0x16dea90/15 .event anyedge, v0x16fcc80_57, v0x16fcc80_58, v0x16fcc80_59, v0x16fcc80_60;
v0x16fcc80_61 .array/port v0x16fcc80, 61;
v0x16fcc80_62 .array/port v0x16fcc80, 62;
v0x16fcc80_63 .array/port v0x16fcc80, 63;
v0x16fcc80_64 .array/port v0x16fcc80, 64;
E_0x16dea90/16 .event anyedge, v0x16fcc80_61, v0x16fcc80_62, v0x16fcc80_63, v0x16fcc80_64;
v0x16fcc80_65 .array/port v0x16fcc80, 65;
v0x16fcc80_66 .array/port v0x16fcc80, 66;
v0x16fcc80_67 .array/port v0x16fcc80, 67;
v0x16fcc80_68 .array/port v0x16fcc80, 68;
E_0x16dea90/17 .event anyedge, v0x16fcc80_65, v0x16fcc80_66, v0x16fcc80_67, v0x16fcc80_68;
v0x16fcc80_69 .array/port v0x16fcc80, 69;
v0x16fcc80_70 .array/port v0x16fcc80, 70;
v0x16fcc80_71 .array/port v0x16fcc80, 71;
v0x16fcc80_72 .array/port v0x16fcc80, 72;
E_0x16dea90/18 .event anyedge, v0x16fcc80_69, v0x16fcc80_70, v0x16fcc80_71, v0x16fcc80_72;
v0x16fcc80_73 .array/port v0x16fcc80, 73;
v0x16fcc80_74 .array/port v0x16fcc80, 74;
v0x16fcc80_75 .array/port v0x16fcc80, 75;
v0x16fcc80_76 .array/port v0x16fcc80, 76;
E_0x16dea90/19 .event anyedge, v0x16fcc80_73, v0x16fcc80_74, v0x16fcc80_75, v0x16fcc80_76;
v0x16fcc80_77 .array/port v0x16fcc80, 77;
v0x16fcc80_78 .array/port v0x16fcc80, 78;
v0x16fcc80_79 .array/port v0x16fcc80, 79;
v0x16fcc80_80 .array/port v0x16fcc80, 80;
E_0x16dea90/20 .event anyedge, v0x16fcc80_77, v0x16fcc80_78, v0x16fcc80_79, v0x16fcc80_80;
v0x16fcc80_81 .array/port v0x16fcc80, 81;
v0x16fcc80_82 .array/port v0x16fcc80, 82;
v0x16fcc80_83 .array/port v0x16fcc80, 83;
v0x16fcc80_84 .array/port v0x16fcc80, 84;
E_0x16dea90/21 .event anyedge, v0x16fcc80_81, v0x16fcc80_82, v0x16fcc80_83, v0x16fcc80_84;
v0x16fcc80_85 .array/port v0x16fcc80, 85;
v0x16fcc80_86 .array/port v0x16fcc80, 86;
v0x16fcc80_87 .array/port v0x16fcc80, 87;
v0x16fcc80_88 .array/port v0x16fcc80, 88;
E_0x16dea90/22 .event anyedge, v0x16fcc80_85, v0x16fcc80_86, v0x16fcc80_87, v0x16fcc80_88;
v0x16fcc80_89 .array/port v0x16fcc80, 89;
v0x16fcc80_90 .array/port v0x16fcc80, 90;
v0x16fcc80_91 .array/port v0x16fcc80, 91;
v0x16fcc80_92 .array/port v0x16fcc80, 92;
E_0x16dea90/23 .event anyedge, v0x16fcc80_89, v0x16fcc80_90, v0x16fcc80_91, v0x16fcc80_92;
v0x16fcc80_93 .array/port v0x16fcc80, 93;
v0x16fcc80_94 .array/port v0x16fcc80, 94;
v0x16fcc80_95 .array/port v0x16fcc80, 95;
v0x16fcc80_96 .array/port v0x16fcc80, 96;
E_0x16dea90/24 .event anyedge, v0x16fcc80_93, v0x16fcc80_94, v0x16fcc80_95, v0x16fcc80_96;
v0x16fcc80_97 .array/port v0x16fcc80, 97;
v0x16fcc80_98 .array/port v0x16fcc80, 98;
v0x16fcc80_99 .array/port v0x16fcc80, 99;
v0x16fcc80_100 .array/port v0x16fcc80, 100;
E_0x16dea90/25 .event anyedge, v0x16fcc80_97, v0x16fcc80_98, v0x16fcc80_99, v0x16fcc80_100;
v0x16fcc80_101 .array/port v0x16fcc80, 101;
v0x16fcc80_102 .array/port v0x16fcc80, 102;
v0x16fcc80_103 .array/port v0x16fcc80, 103;
v0x16fcc80_104 .array/port v0x16fcc80, 104;
E_0x16dea90/26 .event anyedge, v0x16fcc80_101, v0x16fcc80_102, v0x16fcc80_103, v0x16fcc80_104;
v0x16fcc80_105 .array/port v0x16fcc80, 105;
v0x16fcc80_106 .array/port v0x16fcc80, 106;
v0x16fcc80_107 .array/port v0x16fcc80, 107;
v0x16fcc80_108 .array/port v0x16fcc80, 108;
E_0x16dea90/27 .event anyedge, v0x16fcc80_105, v0x16fcc80_106, v0x16fcc80_107, v0x16fcc80_108;
v0x16fcc80_109 .array/port v0x16fcc80, 109;
v0x16fcc80_110 .array/port v0x16fcc80, 110;
v0x16fcc80_111 .array/port v0x16fcc80, 111;
v0x16fcc80_112 .array/port v0x16fcc80, 112;
E_0x16dea90/28 .event anyedge, v0x16fcc80_109, v0x16fcc80_110, v0x16fcc80_111, v0x16fcc80_112;
v0x16fcc80_113 .array/port v0x16fcc80, 113;
v0x16fcc80_114 .array/port v0x16fcc80, 114;
v0x16fcc80_115 .array/port v0x16fcc80, 115;
v0x16fcc80_116 .array/port v0x16fcc80, 116;
E_0x16dea90/29 .event anyedge, v0x16fcc80_113, v0x16fcc80_114, v0x16fcc80_115, v0x16fcc80_116;
v0x16fcc80_117 .array/port v0x16fcc80, 117;
v0x16fcc80_118 .array/port v0x16fcc80, 118;
v0x16fcc80_119 .array/port v0x16fcc80, 119;
v0x16fcc80_120 .array/port v0x16fcc80, 120;
E_0x16dea90/30 .event anyedge, v0x16fcc80_117, v0x16fcc80_118, v0x16fcc80_119, v0x16fcc80_120;
v0x16fcc80_121 .array/port v0x16fcc80, 121;
v0x16fcc80_122 .array/port v0x16fcc80, 122;
v0x16fcc80_123 .array/port v0x16fcc80, 123;
v0x16fcc80_124 .array/port v0x16fcc80, 124;
E_0x16dea90/31 .event anyedge, v0x16fcc80_121, v0x16fcc80_122, v0x16fcc80_123, v0x16fcc80_124;
v0x16fcc80_125 .array/port v0x16fcc80, 125;
v0x16fcc80_126 .array/port v0x16fcc80, 126;
v0x16fcc80_127 .array/port v0x16fcc80, 127;
E_0x16dea90/32 .event anyedge, v0x16fcc80_125, v0x16fcc80_126, v0x16fcc80_127;
E_0x16dea90 .event/or E_0x16dea90/0, E_0x16dea90/1, E_0x16dea90/2, E_0x16dea90/3, E_0x16dea90/4, E_0x16dea90/5, E_0x16dea90/6, E_0x16dea90/7, E_0x16dea90/8, E_0x16dea90/9, E_0x16dea90/10, E_0x16dea90/11, E_0x16dea90/12, E_0x16dea90/13, E_0x16dea90/14, E_0x16dea90/15, E_0x16dea90/16, E_0x16dea90/17, E_0x16dea90/18, E_0x16dea90/19, E_0x16dea90/20, E_0x16dea90/21, E_0x16dea90/22, E_0x16dea90/23, E_0x16dea90/24, E_0x16dea90/25, E_0x16dea90/26, E_0x16dea90/27, E_0x16dea90/28, E_0x16dea90/29, E_0x16dea90/30, E_0x16dea90/31, E_0x16dea90/32;
S_0x16fc6c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 38, 4 38 0, S_0x16fbde0;
 .timescale 0 0;
v0x16fc8c0_0 .var/2s "i", 31 0;
S_0x16fe790 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x16d6c10;
 .timescale -12 -12;
E_0x16ded80 .event anyedge, v0x16ff590_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16ff590_0;
    %nor/r;
    %assign/vec4 v0x16ff590_0, 0;
    %wait E_0x16ded80;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16f9b90;
T_4 ;
    %wait E_0x1698a60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb060_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16faf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb440_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x16fb2b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x16fb6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16faf90_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x16faef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16fa140_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x16f9e00;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16fa640;
    %join;
    %wait E_0x1698a60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16faf90_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16faef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16faf90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16fb2b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16fb6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb440_0, 0;
    %wait E_0x167b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb060_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x16fb2b0_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1698a60;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16fb2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1698a60;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16fa640;
    %join;
    %wait E_0x1698a60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb060_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16faef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16faf90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16fb2b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16fb6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb440_0, 0;
    %wait E_0x167b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb060_0, 0;
    %wait E_0x1698a60;
    %wait E_0x1698a60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x16fb2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb870_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1698a60;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16fb2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x16fb2b0_0, 0;
    %wait E_0x1698a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16fb910_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1698a60;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16fa640;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1698cb0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x16fb910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16fb870_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x16fb6e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x16faef0_0, 0;
    %assign/vec4 v0x16faf90_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x16fb2b0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x16fb440_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1688930;
T_5 ;
    %wait E_0x1699810;
    %load/vec4 v0x16f8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x168ecf0;
    %jmp t_0;
    .scope S_0x168ecf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16c6720_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x16c6720_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x16c6720_0;
    %store/vec4a v0x16f8f90, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x16c6720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x16c6720_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1688930;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x16f9130_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x16f9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x16f9130_0;
    %load/vec4 v0x16f93d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x16f9130_0, 0;
T_5.5 ;
    %load/vec4 v0x16f9970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x16f9630_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16f8f90, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x16f98b0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x16f9630_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16f8f90, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x16f9630_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16f8f90, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x16f9630_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16f8f90, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x16f98b0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x16f9630_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16f8f90, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x16f9630_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16f8f90, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x16f9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x16f9550_0;
    %load/vec4 v0x16f98b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x16f9130_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x16fbde0;
T_6 ;
    %wait E_0x16dea90;
    %load/vec4 v0x16fe040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x16fde70_0;
    %load/vec4 v0x16fcbe0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16fcc80, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x16fdf80_0, 0, 1;
    %load/vec4 v0x16fcbe0_0;
    %store/vec4 v0x16fdd40_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16fdf80_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x16fdd40_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x16fbde0;
T_7 ;
    %wait E_0x1699810;
    %load/vec4 v0x16fc9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16fcbe0_0, 0;
    %fork t_3, S_0x16fc6c0;
    %jmp t_2;
    .scope S_0x16fc6c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16fc8c0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x16fc8c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x16fc8c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16fcc80, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16fc8c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16fc8c0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x16fbde0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x16fe4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x16fe3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x16fe2e0_0;
    %load/vec4 v0x16fe130_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16fcc80, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x16fe2e0_0;
    %load/vec4 v0x16fe130_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16fcc80, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x16fe2e0_0;
    %load/vec4 v0x16fe130_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16fcc80, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x16fe2e0_0;
    %load/vec4 v0x16fe130_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16fcc80, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x16fe2e0_0;
    %load/vec4 v0x16fe130_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16fcc80, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x16fe2e0_0;
    %load/vec4 v0x16fe130_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16fcc80, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x16fe1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x16fe130_0;
    %assign/vec4 v0x16fcbe0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x16fcbe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x16fe3f0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x16fcbe0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x16d6c10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16fefe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ff590_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x16d6c10;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x16fefe0_0;
    %inv;
    %store/vec4 v0x16fefe0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x16d6c10;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16fad50_0, v0x16ff800_0, v0x16fefe0_0, v0x16fef40_0, v0x16ff450_0, v0x16ff270_0, v0x16ffb60_0, v0x16ffac0_0, v0x16ff960_0, v0x16ff8a0_0, v0x16ffa00_0, v0x16ff3b0_0, v0x16ff310_0, v0x16ff1d0_0, v0x16ff080_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x16d6c10;
T_11 ;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x16d6c10;
T_12 ;
    %wait E_0x1698cb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16ff4f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ff4f0_0, 4, 32;
    %load/vec4 v0x16ff650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ff4f0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16ff4f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ff4f0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x16ff3b0_0;
    %load/vec4 v0x16ff3b0_0;
    %load/vec4 v0x16ff310_0;
    %xor;
    %load/vec4 v0x16ff3b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ff4f0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ff4f0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x16ff1d0_0;
    %load/vec4 v0x16ff1d0_0;
    %load/vec4 v0x16ff080_0;
    %xor;
    %load/vec4 v0x16ff1d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ff4f0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x16ff4f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ff4f0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/gshare/iter0/response4/top_module.sv";
