<stg><name>crypto_sign_ed25519_.8</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="5">
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="3">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="7">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="5">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="41">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="9" to="10">
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="9" to="7">
<condition id="50">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="10" to="9">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:0  %t = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="t"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %x_v_addr = getelementptr [32 x i32]* %x_v, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_v_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="5">
<![CDATA[
:2  %x_v_load = load i32* %x_v_addr, align 4

]]></Node>
<StgValue><ssdm name="x_v_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %x_v_addr_1 = getelementptr [32 x i32]* %x_v, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="x_v_addr_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="5">
<![CDATA[
:7  %x_v_load_1 = load i32* %x_v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="5">
<![CDATA[
:2  %x_v_load = load i32* %x_v_addr, align 4

]]></Node>
<StgValue><ssdm name="x_v_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = add i32 %x_v_load, 474

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_addr = getelementptr inbounds [32 x i32]* %t, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %tmp, i32* %t_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="5">
<![CDATA[
:7  %x_v_load_1 = load i32* %x_v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = add i32 %x_v_load_1, 254

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %t_addr_2 = getelementptr inbounds [32 x i32]* %t, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="t_addr_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_s, i32* %t_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 1, %0 ], [ %i_23, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond1 = icmp eq i5 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_742 = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %x_v_addr_2 = getelementptr [32 x i32]* %x_v, i64 0, i64 %tmp_742

]]></Node>
<StgValue><ssdm name="x_v_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
:2  %x_v_load_2 = load i32* %x_v_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %i_23 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
:2  %x_v_load_2 = load i32* %x_v_addr_2, align 4

]]></Node>
<StgValue><ssdm name="x_v_load_2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_743 = add i32 %x_v_load_2, 510

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_addr_3 = getelementptr inbounds [32 x i32]* %t, i64 0, i64 %tmp_742

]]></Node>
<StgValue><ssdm name="t_addr_3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %tmp_743, i32* %t_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i6 [ %i_24, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond = icmp eq i6 %i_1, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %i_24 = add i6 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_744 = zext i6 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr_4 = getelementptr inbounds [32 x i32]* %t, i64 0, i64 %tmp_744

]]></Node>
<StgValue><ssdm name="t_addr_4"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
:2  %t_load = load i32* %t_addr_4, align 4

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %y_v_addr = getelementptr [32 x i32]* %y_v, i64 0, i64 %tmp_744

]]></Node>
<StgValue><ssdm name="y_v_addr"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:4  %y_v_load = load i32* %y_v_addr, align 4

]]></Node>
<StgValue><ssdm name="y_v_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %r_v_addr_2 = getelementptr [32 x i32]* %r_v, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="r_v_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_v_addr_3 = getelementptr [32 x i32]* %r_v, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="r_v_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
:2  %t_load = load i32* %t_addr_4, align 4

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:4  %y_v_load = load i32* %y_v_addr, align 4

]]></Node>
<StgValue><ssdm name="y_v_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_745 = sub i32 %t_load, %y_v_load

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_744

]]></Node>
<StgValue><ssdm name="r_v_addr"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store i32 %tmp_745, i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %rep_i = phi i3 [ 0, %4 ], [ %rep, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="rep_i"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond1_i = icmp eq i3 %rep_i, -4

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %rep = add i3 %rep_i, 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1_i, label %reduce_add_sub64.exit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
:0  %r_v_load = load i32* %r_v_addr_2, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_1 = load i32* %r_v_addr_3, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_1"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
reduce_add_sub64.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
:0  %r_v_load = load i32* %r_v_addr_2, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32">
<![CDATA[
:1  %tmp_759 = trunc i32 %r_v_load to i7

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_746 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %r_v_load, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="25">
<![CDATA[
:3  %t_8_cast = zext i25 %tmp_746 to i31

]]></Node>
<StgValue><ssdm name="t_8_cast"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7">
<![CDATA[
:4  %tmp_i_cast = zext i7 %tmp_759 to i32

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %tmp_i_cast, i32* %r_v_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %t_1 = mul i31 19, %t_8_cast

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="31">
<![CDATA[
:7  %t_6_cast4 = zext i31 %t_1 to i32

]]></Node>
<StgValue><ssdm name="t_6_cast4"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_1 = load i32* %r_v_addr_3, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_1"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = add i32 %t_6_cast4, %r_v_load_1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_i, i32* %r_v_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i5 [ 0, %5 ], [ %i_25, %7 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond_i = icmp eq i5 %i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_25 = add i5 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %.loopexit.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_759_i = zext i5 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_759_i"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_v_addr_4 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_759_i

]]></Node>
<StgValue><ssdm name="r_v_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_2 = load i32* %r_v_addr_4, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_2"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
:6  %tmp_760_i = zext i5 %i_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_760_i"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %r_v_addr_5 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_760_i

]]></Node>
<StgValue><ssdm name="r_v_addr_5"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_3 = load i32* %r_v_addr_5, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_3"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_2 = load i32* %r_v_addr_4, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_2"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
:3  %tmp_760 = trunc i32 %r_v_load_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %t_7 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_v_load_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="24">
<![CDATA[
:5  %t_2 = zext i24 %t_7 to i32

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_3 = load i32* %r_v_addr_5, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_3"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_761_i = add i32 %t_2, %r_v_load_3

]]></Node>
<StgValue><ssdm name="tmp_761_i"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_761_i, i32* %r_v_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
:11  %tmp_762_i_cast = zext i8 %tmp_760 to i32

]]></Node>
<StgValue><ssdm name="tmp_762_i_cast"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store i32 %tmp_762_i_cast, i32* %r_v_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="117" name="r_v" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="x_v" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_v"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="y_v" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="y_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="121" from="StgValue_120" to="t" fromId="120" toId="11">
</dataflow>
<dataflow id="122" from="x_v" to="x_v_addr" fromId="118" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_123" to="x_v_addr" fromId="123" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_123" to="x_v_addr" fromId="123" toId="12">
</dataflow>
<dataflow id="126" from="x_v_addr" to="x_v_load" fromId="12" toId="13">
</dataflow>
<dataflow id="127" from="x_v" to="x_v_addr_1" fromId="118" toId="14">
</dataflow>
<dataflow id="128" from="StgValue_123" to="x_v_addr_1" fromId="123" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_129" to="x_v_addr_1" fromId="129" toId="14">
</dataflow>
<dataflow id="131" from="x_v_addr_1" to="x_v_load_1" fromId="14" toId="15">
</dataflow>
<dataflow id="132" from="x_v_addr" to="x_v_load" fromId="12" toId="16">
</dataflow>
<dataflow id="133" from="x_v_load" to="tmp" fromId="16" toId="17">
</dataflow>
<dataflow id="135" from="StgValue_134" to="tmp" fromId="134" toId="17">
</dataflow>
<dataflow id="136" from="t" to="t_addr" fromId="11" toId="18">
</dataflow>
<dataflow id="137" from="StgValue_123" to="t_addr" fromId="123" toId="18">
</dataflow>
<dataflow id="138" from="StgValue_123" to="t_addr" fromId="123" toId="18">
</dataflow>
<dataflow id="139" from="tmp" to="StgValue_19" fromId="17" toId="19">
</dataflow>
<dataflow id="140" from="t_addr" to="StgValue_19" fromId="18" toId="19">
</dataflow>
<dataflow id="141" from="x_v_addr_1" to="x_v_load_1" fromId="14" toId="20">
</dataflow>
<dataflow id="142" from="x_v_load_1" to="tmp_s" fromId="20" toId="21">
</dataflow>
<dataflow id="144" from="StgValue_143" to="tmp_s" fromId="143" toId="21">
</dataflow>
<dataflow id="145" from="t" to="t_addr_2" fromId="11" toId="22">
</dataflow>
<dataflow id="146" from="StgValue_123" to="t_addr_2" fromId="123" toId="22">
</dataflow>
<dataflow id="147" from="StgValue_129" to="t_addr_2" fromId="129" toId="22">
</dataflow>
<dataflow id="148" from="tmp_s" to="StgValue_23" fromId="21" toId="23">
</dataflow>
<dataflow id="149" from="t_addr_2" to="StgValue_23" fromId="22" toId="23">
</dataflow>
<dataflow id="151" from="StgValue_150" to="i" fromId="150" toId="25">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="StgValue_24" to="i" fromId="24" toId="25">
</dataflow>
<dataflow id="153" from="i_23" to="i" fromId="32" toId="25">
<BackEdge/>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="StgValue_38" to="i" fromId="38" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="155" from="i" to="exitcond1" fromId="25" toId="26">
</dataflow>
<dataflow id="157" from="StgValue_156" to="exitcond1" fromId="156" toId="26">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="158" toId="27">
</dataflow>
<dataflow id="161" from="StgValue_160" to="empty" fromId="160" toId="27">
</dataflow>
<dataflow id="162" from="StgValue_160" to="empty" fromId="160" toId="27">
</dataflow>
<dataflow id="163" from="StgValue_160" to="empty" fromId="160" toId="27">
</dataflow>
<dataflow id="164" from="exitcond1" to="StgValue_28" fromId="26" toId="28">
</dataflow>
<dataflow id="165" from="i" to="tmp_742" fromId="25" toId="29">
</dataflow>
<dataflow id="166" from="x_v" to="x_v_addr_2" fromId="118" toId="30">
</dataflow>
<dataflow id="167" from="StgValue_123" to="x_v_addr_2" fromId="123" toId="30">
</dataflow>
<dataflow id="168" from="tmp_742" to="x_v_addr_2" fromId="29" toId="30">
</dataflow>
<dataflow id="169" from="x_v_addr_2" to="x_v_load_2" fromId="30" toId="31">
</dataflow>
<dataflow id="170" from="i" to="i_23" fromId="25" toId="32">
</dataflow>
<dataflow id="171" from="StgValue_150" to="i_23" fromId="150" toId="32">
</dataflow>
<dataflow id="172" from="x_v_addr_2" to="x_v_load_2" fromId="30" toId="34">
</dataflow>
<dataflow id="173" from="x_v_load_2" to="tmp_743" fromId="34" toId="35">
</dataflow>
<dataflow id="175" from="StgValue_174" to="tmp_743" fromId="174" toId="35">
</dataflow>
<dataflow id="176" from="t" to="t_addr_3" fromId="11" toId="36">
</dataflow>
<dataflow id="177" from="StgValue_123" to="t_addr_3" fromId="123" toId="36">
</dataflow>
<dataflow id="178" from="tmp_742" to="t_addr_3" fromId="29" toId="36">
</dataflow>
<dataflow id="179" from="tmp_743" to="StgValue_37" fromId="35" toId="37">
</dataflow>
<dataflow id="180" from="t_addr_3" to="StgValue_37" fromId="36" toId="37">
</dataflow>
<dataflow id="181" from="i_24" to="i_1" fromId="42" toId="39">
<BackEdge/>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="StgValue_57" to="i_1" fromId="57" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="184" from="StgValue_183" to="i_1" fromId="183" toId="39">
<condition id="64">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="StgValue_33" to="i_1" fromId="33" toId="39">
</dataflow>
<dataflow id="186" from="i_1" to="exitcond" fromId="39" toId="40">
</dataflow>
<dataflow id="188" from="StgValue_187" to="exitcond" fromId="187" toId="40">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopTripCount" to="empty_43" fromId="158" toId="41">
</dataflow>
<dataflow id="191" from="StgValue_190" to="empty_43" fromId="190" toId="41">
</dataflow>
<dataflow id="192" from="StgValue_190" to="empty_43" fromId="190" toId="41">
</dataflow>
<dataflow id="193" from="StgValue_190" to="empty_43" fromId="190" toId="41">
</dataflow>
<dataflow id="194" from="i_1" to="i_24" fromId="39" toId="42">
</dataflow>
<dataflow id="196" from="StgValue_195" to="i_24" fromId="195" toId="42">
</dataflow>
<dataflow id="197" from="exitcond" to="StgValue_43" fromId="40" toId="43">
</dataflow>
<dataflow id="198" from="i_1" to="tmp_744" fromId="39" toId="44">
</dataflow>
<dataflow id="199" from="t" to="t_addr_4" fromId="11" toId="45">
</dataflow>
<dataflow id="200" from="StgValue_123" to="t_addr_4" fromId="123" toId="45">
</dataflow>
<dataflow id="201" from="tmp_744" to="t_addr_4" fromId="44" toId="45">
</dataflow>
<dataflow id="202" from="t_addr_4" to="t_load" fromId="45" toId="46">
</dataflow>
<dataflow id="203" from="y_v" to="y_v_addr" fromId="119" toId="47">
</dataflow>
<dataflow id="204" from="StgValue_123" to="y_v_addr" fromId="123" toId="47">
</dataflow>
<dataflow id="205" from="tmp_744" to="y_v_addr" fromId="44" toId="47">
</dataflow>
<dataflow id="206" from="y_v_addr" to="y_v_load" fromId="47" toId="48">
</dataflow>
<dataflow id="207" from="r_v" to="r_v_addr_2" fromId="117" toId="49">
</dataflow>
<dataflow id="208" from="StgValue_123" to="r_v_addr_2" fromId="123" toId="49">
</dataflow>
<dataflow id="209" from="StgValue_129" to="r_v_addr_2" fromId="129" toId="49">
</dataflow>
<dataflow id="210" from="r_v" to="r_v_addr_3" fromId="117" toId="50">
</dataflow>
<dataflow id="211" from="StgValue_123" to="r_v_addr_3" fromId="123" toId="50">
</dataflow>
<dataflow id="212" from="StgValue_123" to="r_v_addr_3" fromId="123" toId="50">
</dataflow>
<dataflow id="213" from="t_addr_4" to="t_load" fromId="45" toId="52">
</dataflow>
<dataflow id="214" from="y_v_addr" to="y_v_load" fromId="47" toId="53">
</dataflow>
<dataflow id="215" from="t_load" to="tmp_745" fromId="52" toId="54">
</dataflow>
<dataflow id="216" from="y_v_load" to="tmp_745" fromId="53" toId="54">
</dataflow>
<dataflow id="217" from="r_v" to="r_v_addr" fromId="117" toId="55">
</dataflow>
<dataflow id="218" from="StgValue_123" to="r_v_addr" fromId="123" toId="55">
</dataflow>
<dataflow id="219" from="tmp_744" to="r_v_addr" fromId="44" toId="55">
</dataflow>
<dataflow id="220" from="tmp_745" to="StgValue_56" fromId="54" toId="56">
</dataflow>
<dataflow id="221" from="r_v_addr" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="223" from="StgValue_222" to="rep_i" fromId="222" toId="58">
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="StgValue_51" to="rep_i" fromId="51" toId="58">
</dataflow>
<dataflow id="225" from="rep" to="rep_i" fromId="61" toId="58">
<BackEdge/>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="226" from="StgValue_89" to="rep_i" fromId="89" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="227" from="rep_i" to="exitcond1_i" fromId="58" toId="59">
</dataflow>
<dataflow id="229" from="StgValue_228" to="exitcond1_i" fromId="228" toId="59">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecLoopTripCount" to="empty_44" fromId="158" toId="60">
</dataflow>
<dataflow id="232" from="StgValue_231" to="empty_44" fromId="231" toId="60">
</dataflow>
<dataflow id="233" from="StgValue_231" to="empty_44" fromId="231" toId="60">
</dataflow>
<dataflow id="234" from="StgValue_231" to="empty_44" fromId="231" toId="60">
</dataflow>
<dataflow id="235" from="rep_i" to="rep" fromId="58" toId="61">
</dataflow>
<dataflow id="237" from="StgValue_236" to="rep" fromId="236" toId="61">
</dataflow>
<dataflow id="238" from="exitcond1_i" to="StgValue_62" fromId="59" toId="62">
</dataflow>
<dataflow id="239" from="r_v_addr_2" to="r_v_load" fromId="49" toId="63">
</dataflow>
<dataflow id="240" from="r_v_addr_3" to="r_v_load_1" fromId="50" toId="64">
</dataflow>
<dataflow id="241" from="r_v_addr_2" to="r_v_load" fromId="49" toId="66">
</dataflow>
<dataflow id="242" from="r_v_load" to="tmp_759" fromId="66" toId="67">
</dataflow>
<dataflow id="244" from="_ssdm_op_PartSelect.i25.i32.i32.i32" to="tmp_746" fromId="243" toId="68">
</dataflow>
<dataflow id="245" from="r_v_load" to="tmp_746" fromId="66" toId="68">
</dataflow>
<dataflow id="247" from="StgValue_246" to="tmp_746" fromId="246" toId="68">
</dataflow>
<dataflow id="249" from="StgValue_248" to="tmp_746" fromId="248" toId="68">
</dataflow>
<dataflow id="250" from="tmp_746" to="t_8_cast" fromId="68" toId="69">
</dataflow>
<dataflow id="251" from="tmp_759" to="tmp_i_cast" fromId="67" toId="70">
</dataflow>
<dataflow id="252" from="tmp_i_cast" to="StgValue_71" fromId="70" toId="71">
</dataflow>
<dataflow id="253" from="r_v_addr_2" to="StgValue_71" fromId="49" toId="71">
</dataflow>
<dataflow id="255" from="StgValue_254" to="t_1" fromId="254" toId="72">
</dataflow>
<dataflow id="256" from="t_8_cast" to="t_1" fromId="69" toId="72">
</dataflow>
<dataflow id="257" from="t_1" to="t_6_cast4" fromId="72" toId="73">
</dataflow>
<dataflow id="258" from="r_v_addr_3" to="r_v_load_1" fromId="50" toId="74">
</dataflow>
<dataflow id="259" from="t_6_cast4" to="tmp_i" fromId="73" toId="75">
</dataflow>
<dataflow id="260" from="r_v_load_1" to="tmp_i" fromId="74" toId="75">
</dataflow>
<dataflow id="261" from="tmp_i" to="StgValue_76" fromId="75" toId="76">
</dataflow>
<dataflow id="262" from="r_v_addr_3" to="StgValue_76" fromId="50" toId="76">
</dataflow>
<dataflow id="264" from="StgValue_263" to="i_i" fromId="263" toId="78">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="265" from="StgValue_77" to="i_i" fromId="77" toId="78">
</dataflow>
<dataflow id="266" from="i_25" to="i_i" fromId="81" toId="78">
<BackEdge/>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="267" from="StgValue_99" to="i_i" fromId="99" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="268" from="i_i" to="exitcond_i" fromId="78" toId="79">
</dataflow>
<dataflow id="269" from="StgValue_156" to="exitcond_i" fromId="156" toId="79">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecLoopTripCount" to="empty_45" fromId="158" toId="80">
</dataflow>
<dataflow id="271" from="StgValue_129" to="empty_45" fromId="129" toId="80">
</dataflow>
<dataflow id="272" from="StgValue_129" to="empty_45" fromId="129" toId="80">
</dataflow>
<dataflow id="273" from="StgValue_129" to="empty_45" fromId="129" toId="80">
</dataflow>
<dataflow id="274" from="i_i" to="i_25" fromId="78" toId="81">
</dataflow>
<dataflow id="275" from="StgValue_150" to="i_25" fromId="150" toId="81">
</dataflow>
<dataflow id="276" from="exitcond_i" to="StgValue_82" fromId="79" toId="82">
</dataflow>
<dataflow id="277" from="i_i" to="tmp_759_i" fromId="78" toId="83">
</dataflow>
<dataflow id="278" from="r_v" to="r_v_addr_4" fromId="117" toId="84">
</dataflow>
<dataflow id="279" from="StgValue_123" to="r_v_addr_4" fromId="123" toId="84">
</dataflow>
<dataflow id="280" from="tmp_759_i" to="r_v_addr_4" fromId="83" toId="84">
</dataflow>
<dataflow id="281" from="r_v_addr_4" to="r_v_load_2" fromId="84" toId="85">
</dataflow>
<dataflow id="282" from="i_25" to="tmp_760_i" fromId="81" toId="86">
</dataflow>
<dataflow id="283" from="r_v" to="r_v_addr_5" fromId="117" toId="87">
</dataflow>
<dataflow id="284" from="StgValue_123" to="r_v_addr_5" fromId="123" toId="87">
</dataflow>
<dataflow id="285" from="tmp_760_i" to="r_v_addr_5" fromId="86" toId="87">
</dataflow>
<dataflow id="286" from="r_v_addr_5" to="r_v_load_3" fromId="87" toId="88">
</dataflow>
<dataflow id="287" from="r_v_addr_4" to="r_v_load_2" fromId="84" toId="90">
</dataflow>
<dataflow id="288" from="r_v_load_2" to="tmp_760" fromId="90" toId="91">
</dataflow>
<dataflow id="290" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="t_7" fromId="289" toId="92">
</dataflow>
<dataflow id="291" from="r_v_load_2" to="t_7" fromId="90" toId="92">
</dataflow>
<dataflow id="293" from="StgValue_292" to="t_7" fromId="292" toId="92">
</dataflow>
<dataflow id="294" from="StgValue_248" to="t_7" fromId="248" toId="92">
</dataflow>
<dataflow id="295" from="t_7" to="t_2" fromId="92" toId="93">
</dataflow>
<dataflow id="296" from="r_v_addr_5" to="r_v_load_3" fromId="87" toId="94">
</dataflow>
<dataflow id="297" from="t_2" to="tmp_761_i" fromId="93" toId="95">
</dataflow>
<dataflow id="298" from="r_v_load_3" to="tmp_761_i" fromId="94" toId="95">
</dataflow>
<dataflow id="299" from="tmp_761_i" to="StgValue_96" fromId="95" toId="96">
</dataflow>
<dataflow id="300" from="r_v_addr_5" to="StgValue_96" fromId="87" toId="96">
</dataflow>
<dataflow id="301" from="tmp_760" to="tmp_762_i_cast" fromId="91" toId="97">
</dataflow>
<dataflow id="302" from="tmp_762_i_cast" to="StgValue_98" fromId="97" toId="98">
</dataflow>
<dataflow id="303" from="r_v_addr_4" to="StgValue_98" fromId="84" toId="98">
</dataflow>
<dataflow id="304" from="exitcond1" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="305" from="exitcond" to="StgValue_5" fromId="40" toId="5">
</dataflow>
<dataflow id="306" from="exitcond1_i" to="StgValue_7" fromId="59" toId="7">
</dataflow>
<dataflow id="307" from="exitcond_i" to="StgValue_9" fromId="79" toId="9">
</dataflow>
</dataflows>


</stg>
