
Practica03_p1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000292c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08002adc  08002adc  00012adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c34  08002c34  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08002c34  08002c34  00012c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c3c  08002c3c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c3c  08002c3c  00012c3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c40  08002c40  00012c40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08002c44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000034  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000b0  200000b0  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000051c2  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000149c  00000000  00000000  0002526e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000590  00000000  00000000  00026710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000004c8  00000000  00000000  00026ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025a71  00000000  00000000  00027168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000806f  00000000  00000000  0004cbd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2515  00000000  00000000  00054c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013715d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001d40  00000000  00000000  001371b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08002ac4 	.word	0x08002ac4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	08002ac4 	.word	0x08002ac4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <delayInit>:

/* delayInit debe cargar el valor de duración del retardo en la estructura, en el campo
correspondiente. No debe iniciar el conteo del retardo. Debe inicializar el flag running
en `false´. */
void delayInit( delay_t * delay, tick_t duration )
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	6039      	str	r1, [r7, #0]
	assert(delay != NULL);
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d105      	bne.n	80005b0 <delayInit+0x1c>
 80005a4:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <delayInit+0x30>)
 80005a6:	4a08      	ldr	r2, [pc, #32]	; (80005c8 <delayInit+0x34>)
 80005a8:	2112      	movs	r1, #18
 80005aa:	4808      	ldr	r0, [pc, #32]	; (80005cc <delayInit+0x38>)
 80005ac:	f001 fa66 	bl	8001a7c <__assert_func>
	assert(duration >= 0);
	delay->duration = duration;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	683a      	ldr	r2, [r7, #0]
 80005b4:	605a      	str	r2, [r3, #4]
	delay->running = false;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2200      	movs	r2, #0
 80005ba:	721a      	strb	r2, [r3, #8]
}
 80005bc:	bf00      	nop
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	08002adc 	.word	0x08002adc
 80005c8:	08002b30 	.word	0x08002b30
 80005cc:	08002aec 	.word	0x08002aec

080005d0 <delayRead>:
del retardo’?
y devolver un valor booleano que indique si el tiempo se cumplió o no.
○
Cuando el tiempo se cumple se debe cambiar el flag running a false.*/

bool_t delayRead( delay_t * delay ){
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]

	bool_t retValue = false;
 80005d8:	2300      	movs	r3, #0
 80005da:	73fb      	strb	r3, [r7, #15]

	assert(delay !=NULL);
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d105      	bne.n	80005ee <delayRead+0x1e>
 80005e2:	4b15      	ldr	r3, [pc, #84]	; (8000638 <delayRead+0x68>)
 80005e4:	4a15      	ldr	r2, [pc, #84]	; (800063c <delayRead+0x6c>)
 80005e6:	2125      	movs	r1, #37	; 0x25
 80005e8:	4815      	ldr	r0, [pc, #84]	; (8000640 <delayRead+0x70>)
 80005ea:	f001 fa47 	bl	8001a7c <__assert_func>
	if (delay->running == false){
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	7a1b      	ldrb	r3, [r3, #8]
 80005f2:	f083 0301 	eor.w	r3, r3, #1
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d008      	beq.n	800060e <delayRead+0x3e>
		delay->startTime = HAL_GetTick();
 80005fc:	f000 fa14 	bl	8000a28 <HAL_GetTick>
 8000600:	4602      	mov	r2, r0
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	601a      	str	r2, [r3, #0]
		delay->running = true;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2201      	movs	r2, #1
 800060a:	721a      	strb	r2, [r3, #8]
 800060c:	e00e      	b.n	800062c <delayRead+0x5c>
	}
	else{
		 if((HAL_GetTick()-delay->startTime) >= delay->duration){
 800060e:	f000 fa0b 	bl	8000a28 <HAL_GetTick>
 8000612:	4602      	mov	r2, r0
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	1ad2      	subs	r2, r2, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	685b      	ldr	r3, [r3, #4]
 800061e:	429a      	cmp	r2, r3
 8000620:	d304      	bcc.n	800062c <delayRead+0x5c>
			 delay->running = false;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	2200      	movs	r2, #0
 8000626:	721a      	strb	r2, [r3, #8]
			 retValue = true;
 8000628:	2301      	movs	r3, #1
 800062a:	73fb      	strb	r3, [r7, #15]
		 }
	}
	return retValue;
 800062c:	7bfb      	ldrb	r3, [r7, #15]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	08002b0c 	.word	0x08002b0c
 800063c:	08002b3c 	.word	0x08002b3c
 8000640:	08002aec 	.word	0x08002aec

08000644 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08a      	sub	sp, #40	; 0x28
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d10e      	bne.n	8000672 <BSP_LED_Init+0x2e>
 8000654:	2300      	movs	r3, #0
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	4b1f      	ldr	r3, [pc, #124]	; (80006d8 <BSP_LED_Init+0x94>)
 800065a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065c:	4a1e      	ldr	r2, [pc, #120]	; (80006d8 <BSP_LED_Init+0x94>)
 800065e:	f043 0302 	orr.w	r3, r3, #2
 8000662:	6313      	str	r3, [r2, #48]	; 0x30
 8000664:	4b1c      	ldr	r3, [pc, #112]	; (80006d8 <BSP_LED_Init+0x94>)
 8000666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000668:	f003 0302 	and.w	r3, r3, #2
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	693b      	ldr	r3, [r7, #16]
 8000670:	e00d      	b.n	800068e <BSP_LED_Init+0x4a>
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	4b18      	ldr	r3, [pc, #96]	; (80006d8 <BSP_LED_Init+0x94>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4a17      	ldr	r2, [pc, #92]	; (80006d8 <BSP_LED_Init+0x94>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
 8000682:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <BSP_LED_Init+0x94>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	4a12      	ldr	r2, [pc, #72]	; (80006dc <BSP_LED_Init+0x98>)
 8000692:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000698:	2301      	movs	r3, #1
 800069a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069c:	2300      	movs	r3, #0
 800069e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80006a0:	2302      	movs	r3, #2
 80006a2:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	4a0e      	ldr	r2, [pc, #56]	; (80006e0 <BSP_LED_Init+0x9c>)
 80006a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ac:	f107 0214 	add.w	r2, r7, #20
 80006b0:	4611      	mov	r1, r2
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 fa7a 	bl	8000bac <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	4a09      	ldr	r2, [pc, #36]	; (80006e0 <BSP_LED_Init+0x9c>)
 80006bc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	4a06      	ldr	r2, [pc, #24]	; (80006dc <BSP_LED_Init+0x98>)
 80006c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006c8:	2200      	movs	r2, #0
 80006ca:	4619      	mov	r1, r3
 80006cc:	f000 fc1a 	bl	8000f04 <HAL_GPIO_WritePin>
}
 80006d0:	bf00      	nop
 80006d2:	3728      	adds	r7, #40	; 0x28
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40023800 	.word	0x40023800
 80006dc:	08002b48 	.word	0x08002b48
 80006e0:	20000000 	.word	0x20000000

080006e4 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	4a07      	ldr	r2, [pc, #28]	; (8000710 <BSP_LED_On+0x2c>)
 80006f2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	4a06      	ldr	r2, [pc, #24]	; (8000714 <BSP_LED_On+0x30>)
 80006fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006fe:	2201      	movs	r2, #1
 8000700:	4619      	mov	r1, r3
 8000702:	f000 fbff 	bl	8000f04 <HAL_GPIO_WritePin>
}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000000 	.word	0x20000000
 8000714:	08002b48 	.word	0x08002b48

08000718 <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	4a07      	ldr	r2, [pc, #28]	; (8000744 <BSP_LED_Toggle+0x2c>)
 8000726:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	4906      	ldr	r1, [pc, #24]	; (8000748 <BSP_LED_Toggle+0x30>)
 800072e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000732:	4619      	mov	r1, r3
 8000734:	4610      	mov	r0, r2
 8000736:	f000 fbfe 	bl	8000f36 <HAL_GPIO_TogglePin>
}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	20000000 	.word	0x20000000
 8000748:	08002b48 	.word	0x08002b48

0800074c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000750:	4b16      	ldr	r3, [pc, #88]	; (80007ac <SystemInit+0x60>)
 8000752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000756:	4a15      	ldr	r2, [pc, #84]	; (80007ac <SystemInit+0x60>)
 8000758:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800075c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000760:	4b13      	ldr	r3, [pc, #76]	; (80007b0 <SystemInit+0x64>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a12      	ldr	r2, [pc, #72]	; (80007b0 <SystemInit+0x64>)
 8000766:	f043 0301 	orr.w	r3, r3, #1
 800076a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800076c:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <SystemInit+0x64>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000772:	4b0f      	ldr	r3, [pc, #60]	; (80007b0 <SystemInit+0x64>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a0e      	ldr	r2, [pc, #56]	; (80007b0 <SystemInit+0x64>)
 8000778:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800077c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000780:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000782:	4b0b      	ldr	r3, [pc, #44]	; (80007b0 <SystemInit+0x64>)
 8000784:	4a0b      	ldr	r2, [pc, #44]	; (80007b4 <SystemInit+0x68>)
 8000786:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000788:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <SystemInit+0x64>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a08      	ldr	r2, [pc, #32]	; (80007b0 <SystemInit+0x64>)
 800078e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000792:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000794:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <SystemInit+0x64>)
 8000796:	2200      	movs	r2, #0
 8000798:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800079a:	4b04      	ldr	r3, [pc, #16]	; (80007ac <SystemInit+0x60>)
 800079c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007a0:	609a      	str	r2, [r3, #8]
#endif
}
 80007a2:	bf00      	nop
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	e000ed00 	.word	0xe000ed00
 80007b0:	40023800 	.word	0x40023800
 80007b4:	24003010 	.word	0x24003010

080007b8 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
}
 80007bc:	bf00      	nop
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr

080007c6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80007c6:	b480      	push	{r7}
 80007c8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80007ca:	e7fe      	b.n	80007ca <HardFault_Handler+0x4>

080007cc <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <MemManage_Handler+0x4>

080007d2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80007d2:	b480      	push	{r7}
 80007d4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80007d6:	e7fe      	b.n	80007d6 <BusFault_Handler+0x4>

080007d8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80007dc:	e7fe      	b.n	80007dc <UsageFault_Handler+0x4>

080007de <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80007de:	b480      	push	{r7}
 80007e0:	af00      	add	r7, sp, #0
}
 80007e2:	bf00      	nop
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr

080007ec <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr

080007fa <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80007fa:	b480      	push	{r7}
 80007fc:	af00      	add	r7, sp, #0
}
 80007fe:	bf00      	nop
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr

08000808 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
    HAL_IncTick();
 800080c:	f000 f8f8 	bl	8000a00 <HAL_IncTick>
}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}

08000814 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
	return 1;
 8000818:	2301      	movs	r3, #1
}
 800081a:	4618      	mov	r0, r3
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr

08000824 <_kill>:

int _kill(int pid, int sig)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800082e:	f001 f943 	bl	8001ab8 <__errno>
 8000832:	4603      	mov	r3, r0
 8000834:	2216      	movs	r2, #22
 8000836:	601a      	str	r2, [r3, #0]
	return -1;
 8000838:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800083c:	4618      	mov	r0, r3
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}

08000844 <_exit>:

void _exit (int status)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800084c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f7ff ffe7 	bl	8000824 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000856:	e7fe      	b.n	8000856 <_exit+0x12>

08000858 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]
 8000868:	e00a      	b.n	8000880 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800086a:	f3af 8000 	nop.w
 800086e:	4601      	mov	r1, r0
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	1c5a      	adds	r2, r3, #1
 8000874:	60ba      	str	r2, [r7, #8]
 8000876:	b2ca      	uxtb	r2, r1
 8000878:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	3301      	adds	r3, #1
 800087e:	617b      	str	r3, [r7, #20]
 8000880:	697a      	ldr	r2, [r7, #20]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	429a      	cmp	r2, r3
 8000886:	dbf0      	blt.n	800086a <_read+0x12>
	}

return len;
 8000888:	687b      	ldr	r3, [r7, #4]
}
 800088a:	4618      	mov	r0, r3
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b086      	sub	sp, #24
 8000896:	af00      	add	r7, sp, #0
 8000898:	60f8      	str	r0, [r7, #12]
 800089a:	60b9      	str	r1, [r7, #8]
 800089c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]
 80008a2:	e009      	b.n	80008b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	1c5a      	adds	r2, r3, #1
 80008a8:	60ba      	str	r2, [r7, #8]
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	3301      	adds	r3, #1
 80008b6:	617b      	str	r3, [r7, #20]
 80008b8:	697a      	ldr	r2, [r7, #20]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	429a      	cmp	r2, r3
 80008be:	dbf1      	blt.n	80008a4 <_write+0x12>
	}
	return len;
 80008c0:	687b      	ldr	r3, [r7, #4]
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3718      	adds	r7, #24
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <_close>:

int _close(int file)
{
 80008ca:	b480      	push	{r7}
 80008cc:	b083      	sub	sp, #12
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	6078      	str	r0, [r7, #4]
	return -1;
 80008d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr

080008e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008e2:	b480      	push	{r7}
 80008e4:	b083      	sub	sp, #12
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	6078      	str	r0, [r7, #4]
 80008ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008f2:	605a      	str	r2, [r3, #4]
	return 0;
 80008f4:	2300      	movs	r3, #0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <_isatty>:

int _isatty(int file)
{
 8000902:	b480      	push	{r7}
 8000904:	b083      	sub	sp, #12
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
	return 1;
 800090a:	2301      	movs	r3, #1
}
 800090c:	4618      	mov	r0, r3
 800090e:	370c      	adds	r7, #12
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr

08000918 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	60b9      	str	r1, [r7, #8]
 8000922:	607a      	str	r2, [r7, #4]
	return 0;
 8000924:	2300      	movs	r3, #0
}
 8000926:	4618      	mov	r0, r3
 8000928:	3714      	adds	r7, #20
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
	...

08000934 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800093c:	4a14      	ldr	r2, [pc, #80]	; (8000990 <_sbrk+0x5c>)
 800093e:	4b15      	ldr	r3, [pc, #84]	; (8000994 <_sbrk+0x60>)
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000948:	4b13      	ldr	r3, [pc, #76]	; (8000998 <_sbrk+0x64>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d102      	bne.n	8000956 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000950:	4b11      	ldr	r3, [pc, #68]	; (8000998 <_sbrk+0x64>)
 8000952:	4a12      	ldr	r2, [pc, #72]	; (800099c <_sbrk+0x68>)
 8000954:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000956:	4b10      	ldr	r3, [pc, #64]	; (8000998 <_sbrk+0x64>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4413      	add	r3, r2
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	429a      	cmp	r2, r3
 8000962:	d207      	bcs.n	8000974 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000964:	f001 f8a8 	bl	8001ab8 <__errno>
 8000968:	4603      	mov	r3, r0
 800096a:	220c      	movs	r2, #12
 800096c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800096e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000972:	e009      	b.n	8000988 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000974:	4b08      	ldr	r3, [pc, #32]	; (8000998 <_sbrk+0x64>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800097a:	4b07      	ldr	r3, [pc, #28]	; (8000998 <_sbrk+0x64>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4413      	add	r3, r2
 8000982:	4a05      	ldr	r2, [pc, #20]	; (8000998 <_sbrk+0x64>)
 8000984:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000986:	68fb      	ldr	r3, [r7, #12]
}
 8000988:	4618      	mov	r0, r3
 800098a:	3718      	adds	r7, #24
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20030000 	.word	0x20030000
 8000994:	00000400 	.word	0x00000400
 8000998:	20000098 	.word	0x20000098
 800099c:	200000b0 	.word	0x200000b0

080009a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009a8:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <HAL_InitTick+0x54>)
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	4b12      	ldr	r3, [pc, #72]	; (80009f8 <HAL_InitTick+0x58>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	4619      	mov	r1, r3
 80009b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 f8e8 	bl	8000b94 <HAL_SYSTICK_Config>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009ca:	2301      	movs	r3, #1
 80009cc:	e00e      	b.n	80009ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2b0f      	cmp	r3, #15
 80009d2:	d80a      	bhi.n	80009ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d4:	2200      	movs	r2, #0
 80009d6:	6879      	ldr	r1, [r7, #4]
 80009d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009dc:	f000 f8be 	bl	8000b5c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009e0:	4a06      	ldr	r2, [pc, #24]	; (80009fc <HAL_InitTick+0x5c>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009e6:	2300      	movs	r3, #0
 80009e8:	e000      	b.n	80009ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009ea:	2301      	movs	r3, #1
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3708      	adds	r7, #8
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	2000000c 	.word	0x2000000c
 80009f8:	20000014 	.word	0x20000014
 80009fc:	20000010 	.word	0x20000010

08000a00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a04:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <HAL_IncTick+0x20>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	461a      	mov	r2, r3
 8000a0a:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <HAL_IncTick+0x24>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4413      	add	r3, r2
 8000a10:	4a04      	ldr	r2, [pc, #16]	; (8000a24 <HAL_IncTick+0x24>)
 8000a12:	6013      	str	r3, [r2, #0]
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	20000014 	.word	0x20000014
 8000a24:	2000009c 	.word	0x2000009c

08000a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a2c:	4b03      	ldr	r3, [pc, #12]	; (8000a3c <HAL_GetTick+0x14>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	2000009c 	.word	0x2000009c

08000a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a44:	4b04      	ldr	r3, [pc, #16]	; (8000a58 <__NVIC_GetPriorityGrouping+0x18>)
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	0a1b      	lsrs	r3, r3, #8
 8000a4a:	f003 0307 	and.w	r3, r3, #7
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	e000ed00 	.word	0xe000ed00

08000a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	6039      	str	r1, [r7, #0]
 8000a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	db0a      	blt.n	8000a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	b2da      	uxtb	r2, r3
 8000a74:	490c      	ldr	r1, [pc, #48]	; (8000aa8 <__NVIC_SetPriority+0x4c>)
 8000a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7a:	0112      	lsls	r2, r2, #4
 8000a7c:	b2d2      	uxtb	r2, r2
 8000a7e:	440b      	add	r3, r1
 8000a80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a84:	e00a      	b.n	8000a9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	4908      	ldr	r1, [pc, #32]	; (8000aac <__NVIC_SetPriority+0x50>)
 8000a8c:	79fb      	ldrb	r3, [r7, #7]
 8000a8e:	f003 030f 	and.w	r3, r3, #15
 8000a92:	3b04      	subs	r3, #4
 8000a94:	0112      	lsls	r2, r2, #4
 8000a96:	b2d2      	uxtb	r2, r2
 8000a98:	440b      	add	r3, r1
 8000a9a:	761a      	strb	r2, [r3, #24]
}
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	e000e100 	.word	0xe000e100
 8000aac:	e000ed00 	.word	0xe000ed00

08000ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b089      	sub	sp, #36	; 0x24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ac4:	69fb      	ldr	r3, [r7, #28]
 8000ac6:	f1c3 0307 	rsb	r3, r3, #7
 8000aca:	2b04      	cmp	r3, #4
 8000acc:	bf28      	it	cs
 8000ace:	2304      	movcs	r3, #4
 8000ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ad2:	69fb      	ldr	r3, [r7, #28]
 8000ad4:	3304      	adds	r3, #4
 8000ad6:	2b06      	cmp	r3, #6
 8000ad8:	d902      	bls.n	8000ae0 <NVIC_EncodePriority+0x30>
 8000ada:	69fb      	ldr	r3, [r7, #28]
 8000adc:	3b03      	subs	r3, #3
 8000ade:	e000      	b.n	8000ae2 <NVIC_EncodePriority+0x32>
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ae8:	69bb      	ldr	r3, [r7, #24]
 8000aea:	fa02 f303 	lsl.w	r3, r2, r3
 8000aee:	43da      	mvns	r2, r3
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	401a      	ands	r2, r3
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000af8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	fa01 f303 	lsl.w	r3, r1, r3
 8000b02:	43d9      	mvns	r1, r3
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b08:	4313      	orrs	r3, r2
         );
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3724      	adds	r7, #36	; 0x24
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
	...

08000b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3b01      	subs	r3, #1
 8000b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b28:	d301      	bcc.n	8000b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	e00f      	b.n	8000b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b2e:	4a0a      	ldr	r2, [pc, #40]	; (8000b58 <SysTick_Config+0x40>)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	3b01      	subs	r3, #1
 8000b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b36:	210f      	movs	r1, #15
 8000b38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b3c:	f7ff ff8e 	bl	8000a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b40:	4b05      	ldr	r3, [pc, #20]	; (8000b58 <SysTick_Config+0x40>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b46:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <SysTick_Config+0x40>)
 8000b48:	2207      	movs	r2, #7
 8000b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	e000e010 	.word	0xe000e010

08000b5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b086      	sub	sp, #24
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	60b9      	str	r1, [r7, #8]
 8000b66:	607a      	str	r2, [r7, #4]
 8000b68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b6e:	f7ff ff67 	bl	8000a40 <__NVIC_GetPriorityGrouping>
 8000b72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	68b9      	ldr	r1, [r7, #8]
 8000b78:	6978      	ldr	r0, [r7, #20]
 8000b7a:	f7ff ff99 	bl	8000ab0 <NVIC_EncodePriority>
 8000b7e:	4602      	mov	r2, r0
 8000b80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b84:	4611      	mov	r1, r2
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff ff68 	bl	8000a5c <__NVIC_SetPriority>
}
 8000b8c:	bf00      	nop
 8000b8e:	3718      	adds	r7, #24
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f7ff ffbb 	bl	8000b18 <SysTick_Config>
 8000ba2:	4603      	mov	r3, r0
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b089      	sub	sp, #36	; 0x24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61fb      	str	r3, [r7, #28]
 8000bc6:	e177      	b.n	8000eb8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000bc8:	2201      	movs	r2, #1
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	697a      	ldr	r2, [r7, #20]
 8000bd8:	4013      	ands	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000bdc:	693a      	ldr	r2, [r7, #16]
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	f040 8166 	bne.w	8000eb2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f003 0303 	and.w	r3, r3, #3
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d005      	beq.n	8000bfe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000bfa:	2b02      	cmp	r3, #2
 8000bfc:	d130      	bne.n	8000c60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	689b      	ldr	r3, [r3, #8]
 8000c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	005b      	lsls	r3, r3, #1
 8000c08:	2203      	movs	r2, #3
 8000c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0e:	43db      	mvns	r3, r3
 8000c10:	69ba      	ldr	r2, [r7, #24]
 8000c12:	4013      	ands	r3, r2
 8000c14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	68da      	ldr	r2, [r3, #12]
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	69ba      	ldr	r2, [r7, #24]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	69ba      	ldr	r2, [r7, #24]
 8000c2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c34:	2201      	movs	r2, #1
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	69ba      	ldr	r2, [r7, #24]
 8000c40:	4013      	ands	r3, r2
 8000c42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	091b      	lsrs	r3, r3, #4
 8000c4a:	f003 0201 	and.w	r2, r3, #1
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	fa02 f303 	lsl.w	r3, r2, r3
 8000c54:	69ba      	ldr	r2, [r7, #24]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	69ba      	ldr	r2, [r7, #24]
 8000c5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	f003 0303 	and.w	r3, r3, #3
 8000c68:	2b03      	cmp	r3, #3
 8000c6a:	d017      	beq.n	8000c9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	005b      	lsls	r3, r3, #1
 8000c76:	2203      	movs	r2, #3
 8000c78:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7c:	43db      	mvns	r3, r3
 8000c7e:	69ba      	ldr	r2, [r7, #24]
 8000c80:	4013      	ands	r3, r2
 8000c82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	689a      	ldr	r2, [r3, #8]
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	005b      	lsls	r3, r3, #1
 8000c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c90:	69ba      	ldr	r2, [r7, #24]
 8000c92:	4313      	orrs	r3, r2
 8000c94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	69ba      	ldr	r2, [r7, #24]
 8000c9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	f003 0303 	and.w	r3, r3, #3
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d123      	bne.n	8000cf0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	08da      	lsrs	r2, r3, #3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3208      	adds	r2, #8
 8000cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	f003 0307 	and.w	r3, r3, #7
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	220f      	movs	r2, #15
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	69ba      	ldr	r2, [r7, #24]
 8000cc8:	4013      	ands	r3, r2
 8000cca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	691a      	ldr	r2, [r3, #16]
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	f003 0307 	and.w	r3, r3, #7
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cdc:	69ba      	ldr	r2, [r7, #24]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ce2:	69fb      	ldr	r3, [r7, #28]
 8000ce4:	08da      	lsrs	r2, r3, #3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	3208      	adds	r2, #8
 8000cea:	69b9      	ldr	r1, [r7, #24]
 8000cec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	2203      	movs	r2, #3
 8000cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000d00:	43db      	mvns	r3, r3
 8000d02:	69ba      	ldr	r2, [r7, #24]
 8000d04:	4013      	ands	r3, r2
 8000d06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f003 0203 	and.w	r2, r3, #3
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	fa02 f303 	lsl.w	r3, r2, r3
 8000d18:	69ba      	ldr	r2, [r7, #24]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	69ba      	ldr	r2, [r7, #24]
 8000d22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	f000 80c0 	beq.w	8000eb2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	4b66      	ldr	r3, [pc, #408]	; (8000ed0 <HAL_GPIO_Init+0x324>)
 8000d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3a:	4a65      	ldr	r2, [pc, #404]	; (8000ed0 <HAL_GPIO_Init+0x324>)
 8000d3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d40:	6453      	str	r3, [r2, #68]	; 0x44
 8000d42:	4b63      	ldr	r3, [pc, #396]	; (8000ed0 <HAL_GPIO_Init+0x324>)
 8000d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d4e:	4a61      	ldr	r2, [pc, #388]	; (8000ed4 <HAL_GPIO_Init+0x328>)
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	089b      	lsrs	r3, r3, #2
 8000d54:	3302      	adds	r3, #2
 8000d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d5c:	69fb      	ldr	r3, [r7, #28]
 8000d5e:	f003 0303 	and.w	r3, r3, #3
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	220f      	movs	r2, #15
 8000d66:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	4013      	ands	r3, r2
 8000d70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4a58      	ldr	r2, [pc, #352]	; (8000ed8 <HAL_GPIO_Init+0x32c>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d037      	beq.n	8000dea <HAL_GPIO_Init+0x23e>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4a57      	ldr	r2, [pc, #348]	; (8000edc <HAL_GPIO_Init+0x330>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d031      	beq.n	8000de6 <HAL_GPIO_Init+0x23a>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a56      	ldr	r2, [pc, #344]	; (8000ee0 <HAL_GPIO_Init+0x334>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d02b      	beq.n	8000de2 <HAL_GPIO_Init+0x236>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a55      	ldr	r2, [pc, #340]	; (8000ee4 <HAL_GPIO_Init+0x338>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d025      	beq.n	8000dde <HAL_GPIO_Init+0x232>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a54      	ldr	r2, [pc, #336]	; (8000ee8 <HAL_GPIO_Init+0x33c>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d01f      	beq.n	8000dda <HAL_GPIO_Init+0x22e>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a53      	ldr	r2, [pc, #332]	; (8000eec <HAL_GPIO_Init+0x340>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d019      	beq.n	8000dd6 <HAL_GPIO_Init+0x22a>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a52      	ldr	r2, [pc, #328]	; (8000ef0 <HAL_GPIO_Init+0x344>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d013      	beq.n	8000dd2 <HAL_GPIO_Init+0x226>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a51      	ldr	r2, [pc, #324]	; (8000ef4 <HAL_GPIO_Init+0x348>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d00d      	beq.n	8000dce <HAL_GPIO_Init+0x222>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a50      	ldr	r2, [pc, #320]	; (8000ef8 <HAL_GPIO_Init+0x34c>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d007      	beq.n	8000dca <HAL_GPIO_Init+0x21e>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a4f      	ldr	r2, [pc, #316]	; (8000efc <HAL_GPIO_Init+0x350>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d101      	bne.n	8000dc6 <HAL_GPIO_Init+0x21a>
 8000dc2:	2309      	movs	r3, #9
 8000dc4:	e012      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000dc6:	230a      	movs	r3, #10
 8000dc8:	e010      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000dca:	2308      	movs	r3, #8
 8000dcc:	e00e      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000dce:	2307      	movs	r3, #7
 8000dd0:	e00c      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000dd2:	2306      	movs	r3, #6
 8000dd4:	e00a      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000dd6:	2305      	movs	r3, #5
 8000dd8:	e008      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000dda:	2304      	movs	r3, #4
 8000ddc:	e006      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000dde:	2303      	movs	r3, #3
 8000de0:	e004      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000de2:	2302      	movs	r3, #2
 8000de4:	e002      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000de6:	2301      	movs	r3, #1
 8000de8:	e000      	b.n	8000dec <HAL_GPIO_Init+0x240>
 8000dea:	2300      	movs	r3, #0
 8000dec:	69fa      	ldr	r2, [r7, #28]
 8000dee:	f002 0203 	and.w	r2, r2, #3
 8000df2:	0092      	lsls	r2, r2, #2
 8000df4:	4093      	lsls	r3, r2
 8000df6:	69ba      	ldr	r2, [r7, #24]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dfc:	4935      	ldr	r1, [pc, #212]	; (8000ed4 <HAL_GPIO_Init+0x328>)
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	089b      	lsrs	r3, r3, #2
 8000e02:	3302      	adds	r3, #2
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e0a:	4b3d      	ldr	r3, [pc, #244]	; (8000f00 <HAL_GPIO_Init+0x354>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	43db      	mvns	r3, r3
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	4013      	ands	r3, r2
 8000e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d003      	beq.n	8000e2e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000e26:	69ba      	ldr	r2, [r7, #24]
 8000e28:	693b      	ldr	r3, [r7, #16]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000e2e:	4a34      	ldr	r2, [pc, #208]	; (8000f00 <HAL_GPIO_Init+0x354>)
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e34:	4b32      	ldr	r3, [pc, #200]	; (8000f00 <HAL_GPIO_Init+0x354>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	43db      	mvns	r3, r3
 8000e3e:	69ba      	ldr	r2, [r7, #24]
 8000e40:	4013      	ands	r3, r2
 8000e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d003      	beq.n	8000e58 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e58:	4a29      	ldr	r2, [pc, #164]	; (8000f00 <HAL_GPIO_Init+0x354>)
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e5e:	4b28      	ldr	r3, [pc, #160]	; (8000f00 <HAL_GPIO_Init+0x354>)
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	43db      	mvns	r3, r3
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d003      	beq.n	8000e82 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000e7a:	69ba      	ldr	r2, [r7, #24]
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e82:	4a1f      	ldr	r2, [pc, #124]	; (8000f00 <HAL_GPIO_Init+0x354>)
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e88:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <HAL_GPIO_Init+0x354>)
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	43db      	mvns	r3, r3
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	4013      	ands	r3, r2
 8000e96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d003      	beq.n	8000eac <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000ea4:	69ba      	ldr	r2, [r7, #24]
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000eac:	4a14      	ldr	r2, [pc, #80]	; (8000f00 <HAL_GPIO_Init+0x354>)
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	61fb      	str	r3, [r7, #28]
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	2b0f      	cmp	r3, #15
 8000ebc:	f67f ae84 	bls.w	8000bc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000ec0:	bf00      	nop
 8000ec2:	bf00      	nop
 8000ec4:	3724      	adds	r7, #36	; 0x24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	40023800 	.word	0x40023800
 8000ed4:	40013800 	.word	0x40013800
 8000ed8:	40020000 	.word	0x40020000
 8000edc:	40020400 	.word	0x40020400
 8000ee0:	40020800 	.word	0x40020800
 8000ee4:	40020c00 	.word	0x40020c00
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	40021400 	.word	0x40021400
 8000ef0:	40021800 	.word	0x40021800
 8000ef4:	40021c00 	.word	0x40021c00
 8000ef8:	40022000 	.word	0x40022000
 8000efc:	40022400 	.word	0x40022400
 8000f00:	40013c00 	.word	0x40013c00

08000f04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	807b      	strh	r3, [r7, #2]
 8000f10:	4613      	mov	r3, r2
 8000f12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f14:	787b      	ldrb	r3, [r7, #1]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d003      	beq.n	8000f22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f1a:	887a      	ldrh	r2, [r7, #2]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f20:	e003      	b.n	8000f2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f22:	887b      	ldrh	r3, [r7, #2]
 8000f24:	041a      	lsls	r2, r3, #16
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	619a      	str	r2, [r3, #24]
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b085      	sub	sp, #20
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	695b      	ldr	r3, [r3, #20]
 8000f46:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f48:	887a      	ldrh	r2, [r7, #2]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	041a      	lsls	r2, r3, #16
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	43d9      	mvns	r1, r3
 8000f54:	887b      	ldrh	r3, [r7, #2]
 8000f56:	400b      	ands	r3, r1
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	619a      	str	r2, [r3, #24]
}
 8000f5e:	bf00      	nop
 8000f60:	3714      	adds	r7, #20
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
	...

08000f6c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000f72:	2300      	movs	r3, #0
 8000f74:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	603b      	str	r3, [r7, #0]
 8000f7a:	4b20      	ldr	r3, [pc, #128]	; (8000ffc <HAL_PWREx_EnableOverDrive+0x90>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	4a1f      	ldr	r2, [pc, #124]	; (8000ffc <HAL_PWREx_EnableOverDrive+0x90>)
 8000f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f84:	6413      	str	r3, [r2, #64]	; 0x40
 8000f86:	4b1d      	ldr	r3, [pc, #116]	; (8000ffc <HAL_PWREx_EnableOverDrive+0x90>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f8e:	603b      	str	r3, [r7, #0]
 8000f90:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000f92:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <HAL_PWREx_EnableOverDrive+0x94>)
 8000f94:	2201      	movs	r2, #1
 8000f96:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f98:	f7ff fd46 	bl	8000a28 <HAL_GetTick>
 8000f9c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000f9e:	e009      	b.n	8000fb4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000fa0:	f7ff fd42 	bl	8000a28 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fae:	d901      	bls.n	8000fb4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e01f      	b.n	8000ff4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000fb4:	4b13      	ldr	r3, [pc, #76]	; (8001004 <HAL_PWREx_EnableOverDrive+0x98>)
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fc0:	d1ee      	bne.n	8000fa0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000fc2:	4b11      	ldr	r3, [pc, #68]	; (8001008 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fc8:	f7ff fd2e 	bl	8000a28 <HAL_GetTick>
 8000fcc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000fce:	e009      	b.n	8000fe4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000fd0:	f7ff fd2a 	bl	8000a28 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fde:	d901      	bls.n	8000fe4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e007      	b.n	8000ff4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <HAL_PWREx_EnableOverDrive+0x98>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000ff0:	d1ee      	bne.n	8000fd0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8000ff2:	2300      	movs	r3, #0
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40023800 	.word	0x40023800
 8001000:	420e0040 	.word	0x420e0040
 8001004:	40007000 	.word	0x40007000
 8001008:	420e0044 	.word	0x420e0044

0800100c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d101      	bne.n	800101e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e267      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	2b00      	cmp	r3, #0
 8001028:	d075      	beq.n	8001116 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800102a:	4b88      	ldr	r3, [pc, #544]	; (800124c <HAL_RCC_OscConfig+0x240>)
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f003 030c 	and.w	r3, r3, #12
 8001032:	2b04      	cmp	r3, #4
 8001034:	d00c      	beq.n	8001050 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001036:	4b85      	ldr	r3, [pc, #532]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800103e:	2b08      	cmp	r3, #8
 8001040:	d112      	bne.n	8001068 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001042:	4b82      	ldr	r3, [pc, #520]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800104a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800104e:	d10b      	bne.n	8001068 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001050:	4b7e      	ldr	r3, [pc, #504]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d05b      	beq.n	8001114 <HAL_RCC_OscConfig+0x108>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d157      	bne.n	8001114 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001064:	2301      	movs	r3, #1
 8001066:	e242      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001070:	d106      	bne.n	8001080 <HAL_RCC_OscConfig+0x74>
 8001072:	4b76      	ldr	r3, [pc, #472]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a75      	ldr	r2, [pc, #468]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800107c:	6013      	str	r3, [r2, #0]
 800107e:	e01d      	b.n	80010bc <HAL_RCC_OscConfig+0xb0>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001088:	d10c      	bne.n	80010a4 <HAL_RCC_OscConfig+0x98>
 800108a:	4b70      	ldr	r3, [pc, #448]	; (800124c <HAL_RCC_OscConfig+0x240>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a6f      	ldr	r2, [pc, #444]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001094:	6013      	str	r3, [r2, #0]
 8001096:	4b6d      	ldr	r3, [pc, #436]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a6c      	ldr	r2, [pc, #432]	; (800124c <HAL_RCC_OscConfig+0x240>)
 800109c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010a0:	6013      	str	r3, [r2, #0]
 80010a2:	e00b      	b.n	80010bc <HAL_RCC_OscConfig+0xb0>
 80010a4:	4b69      	ldr	r3, [pc, #420]	; (800124c <HAL_RCC_OscConfig+0x240>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a68      	ldr	r2, [pc, #416]	; (800124c <HAL_RCC_OscConfig+0x240>)
 80010aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010ae:	6013      	str	r3, [r2, #0]
 80010b0:	4b66      	ldr	r3, [pc, #408]	; (800124c <HAL_RCC_OscConfig+0x240>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a65      	ldr	r2, [pc, #404]	; (800124c <HAL_RCC_OscConfig+0x240>)
 80010b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d013      	beq.n	80010ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010c4:	f7ff fcb0 	bl	8000a28 <HAL_GetTick>
 80010c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ca:	e008      	b.n	80010de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010cc:	f7ff fcac 	bl	8000a28 <HAL_GetTick>
 80010d0:	4602      	mov	r2, r0
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b64      	cmp	r3, #100	; 0x64
 80010d8:	d901      	bls.n	80010de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e207      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010de:	4b5b      	ldr	r3, [pc, #364]	; (800124c <HAL_RCC_OscConfig+0x240>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d0f0      	beq.n	80010cc <HAL_RCC_OscConfig+0xc0>
 80010ea:	e014      	b.n	8001116 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ec:	f7ff fc9c 	bl	8000a28 <HAL_GetTick>
 80010f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010f2:	e008      	b.n	8001106 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010f4:	f7ff fc98 	bl	8000a28 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b64      	cmp	r3, #100	; 0x64
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e1f3      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001106:	4b51      	ldr	r3, [pc, #324]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1f0      	bne.n	80010f4 <HAL_RCC_OscConfig+0xe8>
 8001112:	e000      	b.n	8001116 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001114:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0302 	and.w	r3, r3, #2
 800111e:	2b00      	cmp	r3, #0
 8001120:	d063      	beq.n	80011ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001122:	4b4a      	ldr	r3, [pc, #296]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	f003 030c 	and.w	r3, r3, #12
 800112a:	2b00      	cmp	r3, #0
 800112c:	d00b      	beq.n	8001146 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800112e:	4b47      	ldr	r3, [pc, #284]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001136:	2b08      	cmp	r3, #8
 8001138:	d11c      	bne.n	8001174 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800113a:	4b44      	ldr	r3, [pc, #272]	; (800124c <HAL_RCC_OscConfig+0x240>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d116      	bne.n	8001174 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001146:	4b41      	ldr	r3, [pc, #260]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <HAL_RCC_OscConfig+0x152>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	68db      	ldr	r3, [r3, #12]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d001      	beq.n	800115e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e1c7      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800115e:	4b3b      	ldr	r3, [pc, #236]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	691b      	ldr	r3, [r3, #16]
 800116a:	00db      	lsls	r3, r3, #3
 800116c:	4937      	ldr	r1, [pc, #220]	; (800124c <HAL_RCC_OscConfig+0x240>)
 800116e:	4313      	orrs	r3, r2
 8001170:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001172:	e03a      	b.n	80011ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d020      	beq.n	80011be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800117c:	4b34      	ldr	r3, [pc, #208]	; (8001250 <HAL_RCC_OscConfig+0x244>)
 800117e:	2201      	movs	r2, #1
 8001180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001182:	f7ff fc51 	bl	8000a28 <HAL_GetTick>
 8001186:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800118a:	f7ff fc4d 	bl	8000a28 <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e1a8      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119c:	4b2b      	ldr	r3, [pc, #172]	; (800124c <HAL_RCC_OscConfig+0x240>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0f0      	beq.n	800118a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011a8:	4b28      	ldr	r3, [pc, #160]	; (800124c <HAL_RCC_OscConfig+0x240>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	691b      	ldr	r3, [r3, #16]
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	4925      	ldr	r1, [pc, #148]	; (800124c <HAL_RCC_OscConfig+0x240>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	600b      	str	r3, [r1, #0]
 80011bc:	e015      	b.n	80011ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011be:	4b24      	ldr	r3, [pc, #144]	; (8001250 <HAL_RCC_OscConfig+0x244>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011c4:	f7ff fc30 	bl	8000a28 <HAL_GetTick>
 80011c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ca:	e008      	b.n	80011de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011cc:	f7ff fc2c 	bl	8000a28 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d901      	bls.n	80011de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e187      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011de:	4b1b      	ldr	r3, [pc, #108]	; (800124c <HAL_RCC_OscConfig+0x240>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1f0      	bne.n	80011cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0308 	and.w	r3, r3, #8
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d036      	beq.n	8001264 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d016      	beq.n	800122c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011fe:	4b15      	ldr	r3, [pc, #84]	; (8001254 <HAL_RCC_OscConfig+0x248>)
 8001200:	2201      	movs	r2, #1
 8001202:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001204:	f7ff fc10 	bl	8000a28 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800120c:	f7ff fc0c 	bl	8000a28 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e167      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800121e:	4b0b      	ldr	r3, [pc, #44]	; (800124c <HAL_RCC_OscConfig+0x240>)
 8001220:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0x200>
 800122a:	e01b      	b.n	8001264 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800122c:	4b09      	ldr	r3, [pc, #36]	; (8001254 <HAL_RCC_OscConfig+0x248>)
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001232:	f7ff fbf9 	bl	8000a28 <HAL_GetTick>
 8001236:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001238:	e00e      	b.n	8001258 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800123a:	f7ff fbf5 	bl	8000a28 <HAL_GetTick>
 800123e:	4602      	mov	r2, r0
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	1ad3      	subs	r3, r2, r3
 8001244:	2b02      	cmp	r3, #2
 8001246:	d907      	bls.n	8001258 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001248:	2303      	movs	r3, #3
 800124a:	e150      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
 800124c:	40023800 	.word	0x40023800
 8001250:	42470000 	.word	0x42470000
 8001254:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001258:	4b88      	ldr	r3, [pc, #544]	; (800147c <HAL_RCC_OscConfig+0x470>)
 800125a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800125c:	f003 0302 	and.w	r3, r3, #2
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1ea      	bne.n	800123a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0304 	and.w	r3, r3, #4
 800126c:	2b00      	cmp	r3, #0
 800126e:	f000 8097 	beq.w	80013a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001272:	2300      	movs	r3, #0
 8001274:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001276:	4b81      	ldr	r3, [pc, #516]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d10f      	bne.n	80012a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	4b7d      	ldr	r3, [pc, #500]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128a:	4a7c      	ldr	r2, [pc, #496]	; (800147c <HAL_RCC_OscConfig+0x470>)
 800128c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001290:	6413      	str	r3, [r2, #64]	; 0x40
 8001292:	4b7a      	ldr	r3, [pc, #488]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800129e:	2301      	movs	r3, #1
 80012a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a2:	4b77      	ldr	r3, [pc, #476]	; (8001480 <HAL_RCC_OscConfig+0x474>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d118      	bne.n	80012e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012ae:	4b74      	ldr	r3, [pc, #464]	; (8001480 <HAL_RCC_OscConfig+0x474>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a73      	ldr	r2, [pc, #460]	; (8001480 <HAL_RCC_OscConfig+0x474>)
 80012b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012ba:	f7ff fbb5 	bl	8000a28 <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012c2:	f7ff fbb1 	bl	8000a28 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e10c      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d4:	4b6a      	ldr	r3, [pc, #424]	; (8001480 <HAL_RCC_OscConfig+0x474>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d0f0      	beq.n	80012c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d106      	bne.n	80012f6 <HAL_RCC_OscConfig+0x2ea>
 80012e8:	4b64      	ldr	r3, [pc, #400]	; (800147c <HAL_RCC_OscConfig+0x470>)
 80012ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012ec:	4a63      	ldr	r2, [pc, #396]	; (800147c <HAL_RCC_OscConfig+0x470>)
 80012ee:	f043 0301 	orr.w	r3, r3, #1
 80012f2:	6713      	str	r3, [r2, #112]	; 0x70
 80012f4:	e01c      	b.n	8001330 <HAL_RCC_OscConfig+0x324>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2b05      	cmp	r3, #5
 80012fc:	d10c      	bne.n	8001318 <HAL_RCC_OscConfig+0x30c>
 80012fe:	4b5f      	ldr	r3, [pc, #380]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001302:	4a5e      	ldr	r2, [pc, #376]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	6713      	str	r3, [r2, #112]	; 0x70
 800130a:	4b5c      	ldr	r3, [pc, #368]	; (800147c <HAL_RCC_OscConfig+0x470>)
 800130c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800130e:	4a5b      	ldr	r2, [pc, #364]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	6713      	str	r3, [r2, #112]	; 0x70
 8001316:	e00b      	b.n	8001330 <HAL_RCC_OscConfig+0x324>
 8001318:	4b58      	ldr	r3, [pc, #352]	; (800147c <HAL_RCC_OscConfig+0x470>)
 800131a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800131c:	4a57      	ldr	r2, [pc, #348]	; (800147c <HAL_RCC_OscConfig+0x470>)
 800131e:	f023 0301 	bic.w	r3, r3, #1
 8001322:	6713      	str	r3, [r2, #112]	; 0x70
 8001324:	4b55      	ldr	r3, [pc, #340]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001328:	4a54      	ldr	r2, [pc, #336]	; (800147c <HAL_RCC_OscConfig+0x470>)
 800132a:	f023 0304 	bic.w	r3, r3, #4
 800132e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d015      	beq.n	8001364 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001338:	f7ff fb76 	bl	8000a28 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800133e:	e00a      	b.n	8001356 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001340:	f7ff fb72 	bl	8000a28 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	f241 3288 	movw	r2, #5000	; 0x1388
 800134e:	4293      	cmp	r3, r2
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e0cb      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001356:	4b49      	ldr	r3, [pc, #292]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d0ee      	beq.n	8001340 <HAL_RCC_OscConfig+0x334>
 8001362:	e014      	b.n	800138e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001364:	f7ff fb60 	bl	8000a28 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800136a:	e00a      	b.n	8001382 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800136c:	f7ff fb5c 	bl	8000a28 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	f241 3288 	movw	r2, #5000	; 0x1388
 800137a:	4293      	cmp	r3, r2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e0b5      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001382:	4b3e      	ldr	r3, [pc, #248]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1ee      	bne.n	800136c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800138e:	7dfb      	ldrb	r3, [r7, #23]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d105      	bne.n	80013a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001394:	4b39      	ldr	r3, [pc, #228]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001398:	4a38      	ldr	r2, [pc, #224]	; (800147c <HAL_RCC_OscConfig+0x470>)
 800139a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800139e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f000 80a1 	beq.w	80014ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80013aa:	4b34      	ldr	r3, [pc, #208]	; (800147c <HAL_RCC_OscConfig+0x470>)
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	f003 030c 	and.w	r3, r3, #12
 80013b2:	2b08      	cmp	r3, #8
 80013b4:	d05c      	beq.n	8001470 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d141      	bne.n	8001442 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013be:	4b31      	ldr	r3, [pc, #196]	; (8001484 <HAL_RCC_OscConfig+0x478>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c4:	f7ff fb30 	bl	8000a28 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013cc:	f7ff fb2c 	bl	8000a28 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e087      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013de:	4b27      	ldr	r3, [pc, #156]	; (800147c <HAL_RCC_OscConfig+0x470>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1f0      	bne.n	80013cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69da      	ldr	r2, [r3, #28]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a1b      	ldr	r3, [r3, #32]
 80013f2:	431a      	orrs	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f8:	019b      	lsls	r3, r3, #6
 80013fa:	431a      	orrs	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001400:	085b      	lsrs	r3, r3, #1
 8001402:	3b01      	subs	r3, #1
 8001404:	041b      	lsls	r3, r3, #16
 8001406:	431a      	orrs	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800140c:	061b      	lsls	r3, r3, #24
 800140e:	491b      	ldr	r1, [pc, #108]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001410:	4313      	orrs	r3, r2
 8001412:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001414:	4b1b      	ldr	r3, [pc, #108]	; (8001484 <HAL_RCC_OscConfig+0x478>)
 8001416:	2201      	movs	r2, #1
 8001418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800141a:	f7ff fb05 	bl	8000a28 <HAL_GetTick>
 800141e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001420:	e008      	b.n	8001434 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001422:	f7ff fb01 	bl	8000a28 <HAL_GetTick>
 8001426:	4602      	mov	r2, r0
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d901      	bls.n	8001434 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	e05c      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001434:	4b11      	ldr	r3, [pc, #68]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d0f0      	beq.n	8001422 <HAL_RCC_OscConfig+0x416>
 8001440:	e054      	b.n	80014ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001442:	4b10      	ldr	r3, [pc, #64]	; (8001484 <HAL_RCC_OscConfig+0x478>)
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff faee 	bl	8000a28 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001450:	f7ff faea 	bl	8000a28 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b02      	cmp	r3, #2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e045      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001462:	4b06      	ldr	r3, [pc, #24]	; (800147c <HAL_RCC_OscConfig+0x470>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x444>
 800146e:	e03d      	b.n	80014ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d107      	bne.n	8001488 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e038      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
 800147c:	40023800 	.word	0x40023800
 8001480:	40007000 	.word	0x40007000
 8001484:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001488:	4b1b      	ldr	r3, [pc, #108]	; (80014f8 <HAL_RCC_OscConfig+0x4ec>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	699b      	ldr	r3, [r3, #24]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d028      	beq.n	80014e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d121      	bne.n	80014e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d11a      	bne.n	80014e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80014b8:	4013      	ands	r3, r2
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80014be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d111      	bne.n	80014e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ce:	085b      	lsrs	r3, r3, #1
 80014d0:	3b01      	subs	r3, #1
 80014d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d107      	bne.n	80014e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d001      	beq.n	80014ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e000      	b.n	80014ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40023800 	.word	0x40023800

080014fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d101      	bne.n	8001510 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e0cc      	b.n	80016aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001510:	4b68      	ldr	r3, [pc, #416]	; (80016b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 030f 	and.w	r3, r3, #15
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	429a      	cmp	r2, r3
 800151c:	d90c      	bls.n	8001538 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800151e:	4b65      	ldr	r3, [pc, #404]	; (80016b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001520:	683a      	ldr	r2, [r7, #0]
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001526:	4b63      	ldr	r3, [pc, #396]	; (80016b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 030f 	and.w	r3, r3, #15
 800152e:	683a      	ldr	r2, [r7, #0]
 8001530:	429a      	cmp	r2, r3
 8001532:	d001      	beq.n	8001538 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e0b8      	b.n	80016aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0302 	and.w	r3, r3, #2
 8001540:	2b00      	cmp	r3, #0
 8001542:	d020      	beq.n	8001586 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0304 	and.w	r3, r3, #4
 800154c:	2b00      	cmp	r3, #0
 800154e:	d005      	beq.n	800155c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001550:	4b59      	ldr	r3, [pc, #356]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	4a58      	ldr	r2, [pc, #352]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001556:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800155a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0308 	and.w	r3, r3, #8
 8001564:	2b00      	cmp	r3, #0
 8001566:	d005      	beq.n	8001574 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001568:	4b53      	ldr	r3, [pc, #332]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	4a52      	ldr	r2, [pc, #328]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 800156e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001572:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001574:	4b50      	ldr	r3, [pc, #320]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	494d      	ldr	r1, [pc, #308]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001582:	4313      	orrs	r3, r2
 8001584:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	2b00      	cmp	r3, #0
 8001590:	d044      	beq.n	800161c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d107      	bne.n	80015aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800159a:	4b47      	ldr	r3, [pc, #284]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d119      	bne.n	80015da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e07f      	b.n	80016aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d003      	beq.n	80015ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015b6:	2b03      	cmp	r3, #3
 80015b8:	d107      	bne.n	80015ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ba:	4b3f      	ldr	r3, [pc, #252]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d109      	bne.n	80015da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e06f      	b.n	80016aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ca:	4b3b      	ldr	r3, [pc, #236]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e067      	b.n	80016aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015da:	4b37      	ldr	r3, [pc, #220]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f023 0203 	bic.w	r2, r3, #3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	4934      	ldr	r1, [pc, #208]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 80015e8:	4313      	orrs	r3, r2
 80015ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015ec:	f7ff fa1c 	bl	8000a28 <HAL_GetTick>
 80015f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015f2:	e00a      	b.n	800160a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015f4:	f7ff fa18 	bl	8000a28 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001602:	4293      	cmp	r3, r2
 8001604:	d901      	bls.n	800160a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e04f      	b.n	80016aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800160a:	4b2b      	ldr	r3, [pc, #172]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f003 020c 	and.w	r2, r3, #12
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	429a      	cmp	r2, r3
 800161a:	d1eb      	bne.n	80015f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800161c:	4b25      	ldr	r3, [pc, #148]	; (80016b4 <HAL_RCC_ClockConfig+0x1b8>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 030f 	and.w	r3, r3, #15
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	429a      	cmp	r2, r3
 8001628:	d20c      	bcs.n	8001644 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800162a:	4b22      	ldr	r3, [pc, #136]	; (80016b4 <HAL_RCC_ClockConfig+0x1b8>)
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	b2d2      	uxtb	r2, r2
 8001630:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001632:	4b20      	ldr	r3, [pc, #128]	; (80016b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 030f 	and.w	r3, r3, #15
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	429a      	cmp	r2, r3
 800163e:	d001      	beq.n	8001644 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e032      	b.n	80016aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0304 	and.w	r3, r3, #4
 800164c:	2b00      	cmp	r3, #0
 800164e:	d008      	beq.n	8001662 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001650:	4b19      	ldr	r3, [pc, #100]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	4916      	ldr	r1, [pc, #88]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 800165e:	4313      	orrs	r3, r2
 8001660:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0308 	and.w	r3, r3, #8
 800166a:	2b00      	cmp	r3, #0
 800166c:	d009      	beq.n	8001682 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800166e:	4b12      	ldr	r3, [pc, #72]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	691b      	ldr	r3, [r3, #16]
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	490e      	ldr	r1, [pc, #56]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 800167e:	4313      	orrs	r3, r2
 8001680:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001682:	f000 f821 	bl	80016c8 <HAL_RCC_GetSysClockFreq>
 8001686:	4602      	mov	r2, r0
 8001688:	4b0b      	ldr	r3, [pc, #44]	; (80016b8 <HAL_RCC_ClockConfig+0x1bc>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	091b      	lsrs	r3, r3, #4
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	490a      	ldr	r1, [pc, #40]	; (80016bc <HAL_RCC_ClockConfig+0x1c0>)
 8001694:	5ccb      	ldrb	r3, [r1, r3]
 8001696:	fa22 f303 	lsr.w	r3, r2, r3
 800169a:	4a09      	ldr	r2, [pc, #36]	; (80016c0 <HAL_RCC_ClockConfig+0x1c4>)
 800169c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800169e:	4b09      	ldr	r3, [pc, #36]	; (80016c4 <HAL_RCC_ClockConfig+0x1c8>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff f97c 	bl	80009a0 <HAL_InitTick>

  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40023c00 	.word	0x40023c00
 80016b8:	40023800 	.word	0x40023800
 80016bc:	08002b50 	.word	0x08002b50
 80016c0:	2000000c 	.word	0x2000000c
 80016c4:	20000010 	.word	0x20000010

080016c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016cc:	b094      	sub	sp, #80	; 0x50
 80016ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80016d0:	2300      	movs	r3, #0
 80016d2:	647b      	str	r3, [r7, #68]	; 0x44
 80016d4:	2300      	movs	r3, #0
 80016d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016d8:	2300      	movs	r3, #0
 80016da:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80016dc:	2300      	movs	r3, #0
 80016de:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016e0:	4b79      	ldr	r3, [pc, #484]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f003 030c 	and.w	r3, r3, #12
 80016e8:	2b08      	cmp	r3, #8
 80016ea:	d00d      	beq.n	8001708 <HAL_RCC_GetSysClockFreq+0x40>
 80016ec:	2b08      	cmp	r3, #8
 80016ee:	f200 80e1 	bhi.w	80018b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d002      	beq.n	80016fc <HAL_RCC_GetSysClockFreq+0x34>
 80016f6:	2b04      	cmp	r3, #4
 80016f8:	d003      	beq.n	8001702 <HAL_RCC_GetSysClockFreq+0x3a>
 80016fa:	e0db      	b.n	80018b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016fc:	4b73      	ldr	r3, [pc, #460]	; (80018cc <HAL_RCC_GetSysClockFreq+0x204>)
 80016fe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001700:	e0db      	b.n	80018ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001702:	4b73      	ldr	r3, [pc, #460]	; (80018d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001704:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001706:	e0d8      	b.n	80018ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001708:	4b6f      	ldr	r3, [pc, #444]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001710:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001712:	4b6d      	ldr	r3, [pc, #436]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d063      	beq.n	80017e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800171e:	4b6a      	ldr	r3, [pc, #424]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	099b      	lsrs	r3, r3, #6
 8001724:	2200      	movs	r2, #0
 8001726:	63bb      	str	r3, [r7, #56]	; 0x38
 8001728:	63fa      	str	r2, [r7, #60]	; 0x3c
 800172a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800172c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001730:	633b      	str	r3, [r7, #48]	; 0x30
 8001732:	2300      	movs	r3, #0
 8001734:	637b      	str	r3, [r7, #52]	; 0x34
 8001736:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800173a:	4622      	mov	r2, r4
 800173c:	462b      	mov	r3, r5
 800173e:	f04f 0000 	mov.w	r0, #0
 8001742:	f04f 0100 	mov.w	r1, #0
 8001746:	0159      	lsls	r1, r3, #5
 8001748:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800174c:	0150      	lsls	r0, r2, #5
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4621      	mov	r1, r4
 8001754:	1a51      	subs	r1, r2, r1
 8001756:	6139      	str	r1, [r7, #16]
 8001758:	4629      	mov	r1, r5
 800175a:	eb63 0301 	sbc.w	r3, r3, r1
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800176c:	4659      	mov	r1, fp
 800176e:	018b      	lsls	r3, r1, #6
 8001770:	4651      	mov	r1, sl
 8001772:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001776:	4651      	mov	r1, sl
 8001778:	018a      	lsls	r2, r1, #6
 800177a:	4651      	mov	r1, sl
 800177c:	ebb2 0801 	subs.w	r8, r2, r1
 8001780:	4659      	mov	r1, fp
 8001782:	eb63 0901 	sbc.w	r9, r3, r1
 8001786:	f04f 0200 	mov.w	r2, #0
 800178a:	f04f 0300 	mov.w	r3, #0
 800178e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001792:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001796:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800179a:	4690      	mov	r8, r2
 800179c:	4699      	mov	r9, r3
 800179e:	4623      	mov	r3, r4
 80017a0:	eb18 0303 	adds.w	r3, r8, r3
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	462b      	mov	r3, r5
 80017a8:	eb49 0303 	adc.w	r3, r9, r3
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	f04f 0300 	mov.w	r3, #0
 80017b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80017ba:	4629      	mov	r1, r5
 80017bc:	024b      	lsls	r3, r1, #9
 80017be:	4621      	mov	r1, r4
 80017c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017c4:	4621      	mov	r1, r4
 80017c6:	024a      	lsls	r2, r1, #9
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017ce:	2200      	movs	r2, #0
 80017d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80017d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80017d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80017d8:	f7fe fd5a 	bl	8000290 <__aeabi_uldivmod>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	4613      	mov	r3, r2
 80017e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80017e4:	e058      	b.n	8001898 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017e6:	4b38      	ldr	r3, [pc, #224]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	099b      	lsrs	r3, r3, #6
 80017ec:	2200      	movs	r2, #0
 80017ee:	4618      	mov	r0, r3
 80017f0:	4611      	mov	r1, r2
 80017f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017f6:	623b      	str	r3, [r7, #32]
 80017f8:	2300      	movs	r3, #0
 80017fa:	627b      	str	r3, [r7, #36]	; 0x24
 80017fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001800:	4642      	mov	r2, r8
 8001802:	464b      	mov	r3, r9
 8001804:	f04f 0000 	mov.w	r0, #0
 8001808:	f04f 0100 	mov.w	r1, #0
 800180c:	0159      	lsls	r1, r3, #5
 800180e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001812:	0150      	lsls	r0, r2, #5
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4641      	mov	r1, r8
 800181a:	ebb2 0a01 	subs.w	sl, r2, r1
 800181e:	4649      	mov	r1, r9
 8001820:	eb63 0b01 	sbc.w	fp, r3, r1
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	f04f 0300 	mov.w	r3, #0
 800182c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001830:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001834:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001838:	ebb2 040a 	subs.w	r4, r2, sl
 800183c:	eb63 050b 	sbc.w	r5, r3, fp
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	f04f 0300 	mov.w	r3, #0
 8001848:	00eb      	lsls	r3, r5, #3
 800184a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800184e:	00e2      	lsls	r2, r4, #3
 8001850:	4614      	mov	r4, r2
 8001852:	461d      	mov	r5, r3
 8001854:	4643      	mov	r3, r8
 8001856:	18e3      	adds	r3, r4, r3
 8001858:	603b      	str	r3, [r7, #0]
 800185a:	464b      	mov	r3, r9
 800185c:	eb45 0303 	adc.w	r3, r5, r3
 8001860:	607b      	str	r3, [r7, #4]
 8001862:	f04f 0200 	mov.w	r2, #0
 8001866:	f04f 0300 	mov.w	r3, #0
 800186a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800186e:	4629      	mov	r1, r5
 8001870:	028b      	lsls	r3, r1, #10
 8001872:	4621      	mov	r1, r4
 8001874:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001878:	4621      	mov	r1, r4
 800187a:	028a      	lsls	r2, r1, #10
 800187c:	4610      	mov	r0, r2
 800187e:	4619      	mov	r1, r3
 8001880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001882:	2200      	movs	r2, #0
 8001884:	61bb      	str	r3, [r7, #24]
 8001886:	61fa      	str	r2, [r7, #28]
 8001888:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800188c:	f7fe fd00 	bl	8000290 <__aeabi_uldivmod>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	4613      	mov	r3, r2
 8001896:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001898:	4b0b      	ldr	r3, [pc, #44]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	0c1b      	lsrs	r3, r3, #16
 800189e:	f003 0303 	and.w	r3, r3, #3
 80018a2:	3301      	adds	r3, #1
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80018a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80018aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80018b2:	e002      	b.n	80018ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <HAL_RCC_GetSysClockFreq+0x204>)
 80018b6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80018b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3750      	adds	r7, #80	; 0x50
 80018c0:	46bd      	mov	sp, r7
 80018c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800
 80018cc:	00f42400 	.word	0x00f42400
 80018d0:	007a1200 	.word	0x007a1200

080018d4 <main>:
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08a      	sub	sp, #40	; 0x28
 80018d8:	af00      	add	r7, sp, #0
       - Low Level Initialization
	 */
	//HAL_Init();

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 80018da:	f000 f83d 	bl	8001958 <SystemClock_Config>

	/* Initialize BSP Led for LED1 */
	BSP_LED_Init(LED1);
 80018de:	2000      	movs	r0, #0
 80018e0:	f7fe feb0 	bl	8000644 <BSP_LED_Init>
	/* Initialize BSP Led for LED1 */
	BSP_LED_Init(LED2);
 80018e4:	2001      	movs	r0, #1
 80018e6:	f7fe fead 	bl	8000644 <BSP_LED_Init>
	/* Initialize BSP Led for LED1 */
	BSP_LED_Init(LED3);
 80018ea:	2002      	movs	r0, #2
 80018ec:	f7fe feaa 	bl	8000644 <BSP_LED_Init>
    delay_t Delay500;
    delay_t Delay1000;

    /* Inicializamos las tres estructuras con distinto tiempo (100,500,1000)*/

    delayInit(&Delay100, 100); // Inicializa el retardo a 100 ticks
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	2164      	movs	r1, #100	; 0x64
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fe4c 	bl	8000594 <delayInit>
    delayInit(&Delay500, 500); //
 80018fc:	f107 0310 	add.w	r3, r7, #16
 8001900:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001904:	4618      	mov	r0, r3
 8001906:	f7fe fe45 	bl	8000594 <delayInit>
    delayInit(&Delay1000, 1000); //
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001910:	4618      	mov	r0, r3
 8001912:	f7fe fe3f 	bl	8000594 <delayInit>


	/* Infinite loop */

    while (1) {
        if (delayRead(&Delay100)) { // El retardo se ha cumplido, encender o apagar LED1
 8001916:	f107 031c 	add.w	r3, r7, #28
 800191a:	4618      	mov	r0, r3
 800191c:	f7fe fe58 	bl	80005d0 <delayRead>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d002      	beq.n	800192c <main+0x58>
        	BSP_LED_Toggle(LED1);
 8001926:	2000      	movs	r0, #0
 8001928:	f7fe fef6 	bl	8000718 <BSP_LED_Toggle>

        }
        if (delayRead(&Delay500)) { // El retardo se ha cumplido, encender o apagar LED2
 800192c:	f107 0310 	add.w	r3, r7, #16
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fe4d 	bl	80005d0 <delayRead>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <main+0x6e>
              BSP_LED_Toggle(LED2);
 800193c:	2001      	movs	r0, #1
 800193e:	f7fe feeb 	bl	8000718 <BSP_LED_Toggle>

        }
        if (delayRead(&Delay1000)) { // El retardo se ha cumplido, encender o apagar LED3
 8001942:	1d3b      	adds	r3, r7, #4
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fe43 	bl	80005d0 <delayRead>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d0e2      	beq.n	8001916 <main+0x42>
              BSP_LED_Toggle(LED3);
 8001950:	2002      	movs	r0, #2
 8001952:	f7fe fee1 	bl	8000718 <BSP_LED_Toggle>
        if (delayRead(&Delay100)) { // El retardo se ha cumplido, encender o apagar LED1
 8001956:	e7de      	b.n	8001916 <main+0x42>

08001958 <SystemClock_Config>:
}



static void SystemClock_Config(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b094      	sub	sp, #80	; 0x50
 800195c:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	4b2c      	ldr	r3, [pc, #176]	; (8001a14 <SystemClock_Config+0xbc>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	4a2b      	ldr	r2, [pc, #172]	; (8001a14 <SystemClock_Config+0xbc>)
 8001968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800196c:	6413      	str	r3, [r2, #64]	; 0x40
 800196e:	4b29      	ldr	r3, [pc, #164]	; (8001a14 <SystemClock_Config+0xbc>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001976:	60bb      	str	r3, [r7, #8]
 8001978:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800197a:	2300      	movs	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	4b26      	ldr	r3, [pc, #152]	; (8001a18 <SystemClock_Config+0xc0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a25      	ldr	r2, [pc, #148]	; (8001a18 <SystemClock_Config+0xc0>)
 8001984:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001988:	6013      	str	r3, [r2, #0]
 800198a:	4b23      	ldr	r3, [pc, #140]	; (8001a18 <SystemClock_Config+0xc0>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001996:	2301      	movs	r3, #1
 8001998:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800199a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800199e:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a0:	2302      	movs	r3, #2
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019a4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019a8:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 80019aa:	2308      	movs	r3, #8
 80019ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 80019ae:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80019b2:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019b4:	2302      	movs	r3, #2
 80019b6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80019b8:	2307      	movs	r3, #7
 80019ba:	63bb      	str	r3, [r7, #56]	; 0x38
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fb23 	bl	800100c <HAL_RCC_OscConfig>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <SystemClock_Config+0x78>
	{
		/* Initialization Error */
		Error_Handler();
 80019cc:	f000 f826 	bl	8001a1c <Error_Handler>
	}

	if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 80019d0:	f7ff facc 	bl	8000f6c <HAL_PWREx_EnableOverDrive>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <SystemClock_Config+0x86>
	{
		/* Initialization Error */
		Error_Handler();
 80019da:	f000 f81f 	bl	8001a1c <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80019de:	230f      	movs	r3, #15
 80019e0:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019e2:	2302      	movs	r3, #2
 80019e4:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019e6:	2300      	movs	r3, #0
 80019e8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019ee:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019f4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019fa:	2105      	movs	r1, #5
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff fd7d 	bl	80014fc <HAL_RCC_ClockConfig>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <SystemClock_Config+0xb4>
	{
		/* Initialization Error */
		Error_Handler();
 8001a08:	f000 f808 	bl	8001a1c <Error_Handler>
	}
}
 8001a0c:	bf00      	nop
 8001a0e:	3750      	adds	r7, #80	; 0x50
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40007000 	.word	0x40007000

08001a1c <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 8001a20:	2001      	movs	r0, #1
 8001a22:	f7fe fe5f 	bl	80006e4 <BSP_LED_On>
	while (1)
 8001a26:	e7fe      	b.n	8001a26 <Error_Handler+0xa>

08001a28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001a28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a60 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a2c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a2e:	e003      	b.n	8001a38 <LoopCopyDataInit>

08001a30 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a30:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a32:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a34:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a36:	3104      	adds	r1, #4

08001a38 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a38:	480b      	ldr	r0, [pc, #44]	; (8001a68 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a3a:	4b0c      	ldr	r3, [pc, #48]	; (8001a6c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a3c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a3e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001a40:	d3f6      	bcc.n	8001a30 <CopyDataInit>
  ldr  r2, =_sbss
 8001a42:	4a0b      	ldr	r2, [pc, #44]	; (8001a70 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a44:	e002      	b.n	8001a4c <LoopFillZerobss>

08001a46 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001a46:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a48:	f842 3b04 	str.w	r3, [r2], #4

08001a4c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001a4c:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001a4e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a50:	d3f9      	bcc.n	8001a46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a52:	f7fe fe7b 	bl	800074c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a56:	f000 f847 	bl	8001ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a5a:	f7ff ff3b 	bl	80018d4 <main>
  bx  lr    
 8001a5e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001a60:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001a64:	08002c44 	.word	0x08002c44
  ldr  r0, =_sdata
 8001a68:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001a6c:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8001a70:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8001a74:	200000b0 	.word	0x200000b0

08001a78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a78:	e7fe      	b.n	8001a78 <ADC_IRQHandler>
	...

08001a7c <__assert_func>:
 8001a7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001a7e:	4614      	mov	r4, r2
 8001a80:	461a      	mov	r2, r3
 8001a82:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <__assert_func+0x2c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4605      	mov	r5, r0
 8001a88:	68d8      	ldr	r0, [r3, #12]
 8001a8a:	b14c      	cbz	r4, 8001aa0 <__assert_func+0x24>
 8001a8c:	4b07      	ldr	r3, [pc, #28]	; (8001aac <__assert_func+0x30>)
 8001a8e:	9100      	str	r1, [sp, #0]
 8001a90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8001a94:	4906      	ldr	r1, [pc, #24]	; (8001ab0 <__assert_func+0x34>)
 8001a96:	462b      	mov	r3, r5
 8001a98:	f000 f814 	bl	8001ac4 <fiprintf>
 8001a9c:	f000 fbfe 	bl	800229c <abort>
 8001aa0:	4b04      	ldr	r3, [pc, #16]	; (8001ab4 <__assert_func+0x38>)
 8001aa2:	461c      	mov	r4, r3
 8001aa4:	e7f3      	b.n	8001a8e <__assert_func+0x12>
 8001aa6:	bf00      	nop
 8001aa8:	20000018 	.word	0x20000018
 8001aac:	08002b60 	.word	0x08002b60
 8001ab0:	08002b6d 	.word	0x08002b6d
 8001ab4:	08002b9b 	.word	0x08002b9b

08001ab8 <__errno>:
 8001ab8:	4b01      	ldr	r3, [pc, #4]	; (8001ac0 <__errno+0x8>)
 8001aba:	6818      	ldr	r0, [r3, #0]
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	20000018 	.word	0x20000018

08001ac4 <fiprintf>:
 8001ac4:	b40e      	push	{r1, r2, r3}
 8001ac6:	b503      	push	{r0, r1, lr}
 8001ac8:	4601      	mov	r1, r0
 8001aca:	ab03      	add	r3, sp, #12
 8001acc:	4805      	ldr	r0, [pc, #20]	; (8001ae4 <fiprintf+0x20>)
 8001ace:	f853 2b04 	ldr.w	r2, [r3], #4
 8001ad2:	6800      	ldr	r0, [r0, #0]
 8001ad4:	9301      	str	r3, [sp, #4]
 8001ad6:	f000 f85d 	bl	8001b94 <_vfiprintf_r>
 8001ada:	b002      	add	sp, #8
 8001adc:	f85d eb04 	ldr.w	lr, [sp], #4
 8001ae0:	b003      	add	sp, #12
 8001ae2:	4770      	bx	lr
 8001ae4:	20000018 	.word	0x20000018

08001ae8 <__libc_init_array>:
 8001ae8:	b570      	push	{r4, r5, r6, lr}
 8001aea:	4d0d      	ldr	r5, [pc, #52]	; (8001b20 <__libc_init_array+0x38>)
 8001aec:	4c0d      	ldr	r4, [pc, #52]	; (8001b24 <__libc_init_array+0x3c>)
 8001aee:	1b64      	subs	r4, r4, r5
 8001af0:	10a4      	asrs	r4, r4, #2
 8001af2:	2600      	movs	r6, #0
 8001af4:	42a6      	cmp	r6, r4
 8001af6:	d109      	bne.n	8001b0c <__libc_init_array+0x24>
 8001af8:	4d0b      	ldr	r5, [pc, #44]	; (8001b28 <__libc_init_array+0x40>)
 8001afa:	4c0c      	ldr	r4, [pc, #48]	; (8001b2c <__libc_init_array+0x44>)
 8001afc:	f000 ffe2 	bl	8002ac4 <_init>
 8001b00:	1b64      	subs	r4, r4, r5
 8001b02:	10a4      	asrs	r4, r4, #2
 8001b04:	2600      	movs	r6, #0
 8001b06:	42a6      	cmp	r6, r4
 8001b08:	d105      	bne.n	8001b16 <__libc_init_array+0x2e>
 8001b0a:	bd70      	pop	{r4, r5, r6, pc}
 8001b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b10:	4798      	blx	r3
 8001b12:	3601      	adds	r6, #1
 8001b14:	e7ee      	b.n	8001af4 <__libc_init_array+0xc>
 8001b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b1a:	4798      	blx	r3
 8001b1c:	3601      	adds	r6, #1
 8001b1e:	e7f2      	b.n	8001b06 <__libc_init_array+0x1e>
 8001b20:	08002c3c 	.word	0x08002c3c
 8001b24:	08002c3c 	.word	0x08002c3c
 8001b28:	08002c3c 	.word	0x08002c3c
 8001b2c:	08002c40 	.word	0x08002c40

08001b30 <memset>:
 8001b30:	4402      	add	r2, r0
 8001b32:	4603      	mov	r3, r0
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d100      	bne.n	8001b3a <memset+0xa>
 8001b38:	4770      	bx	lr
 8001b3a:	f803 1b01 	strb.w	r1, [r3], #1
 8001b3e:	e7f9      	b.n	8001b34 <memset+0x4>

08001b40 <__sfputc_r>:
 8001b40:	6893      	ldr	r3, [r2, #8]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	b410      	push	{r4}
 8001b48:	6093      	str	r3, [r2, #8]
 8001b4a:	da08      	bge.n	8001b5e <__sfputc_r+0x1e>
 8001b4c:	6994      	ldr	r4, [r2, #24]
 8001b4e:	42a3      	cmp	r3, r4
 8001b50:	db01      	blt.n	8001b56 <__sfputc_r+0x16>
 8001b52:	290a      	cmp	r1, #10
 8001b54:	d103      	bne.n	8001b5e <__sfputc_r+0x1e>
 8001b56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b5a:	f000 badf 	b.w	800211c <__swbuf_r>
 8001b5e:	6813      	ldr	r3, [r2, #0]
 8001b60:	1c58      	adds	r0, r3, #1
 8001b62:	6010      	str	r0, [r2, #0]
 8001b64:	7019      	strb	r1, [r3, #0]
 8001b66:	4608      	mov	r0, r1
 8001b68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <__sfputs_r>:
 8001b6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b70:	4606      	mov	r6, r0
 8001b72:	460f      	mov	r7, r1
 8001b74:	4614      	mov	r4, r2
 8001b76:	18d5      	adds	r5, r2, r3
 8001b78:	42ac      	cmp	r4, r5
 8001b7a:	d101      	bne.n	8001b80 <__sfputs_r+0x12>
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	e007      	b.n	8001b90 <__sfputs_r+0x22>
 8001b80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001b84:	463a      	mov	r2, r7
 8001b86:	4630      	mov	r0, r6
 8001b88:	f7ff ffda 	bl	8001b40 <__sfputc_r>
 8001b8c:	1c43      	adds	r3, r0, #1
 8001b8e:	d1f3      	bne.n	8001b78 <__sfputs_r+0xa>
 8001b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001b94 <_vfiprintf_r>:
 8001b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b98:	460d      	mov	r5, r1
 8001b9a:	b09d      	sub	sp, #116	; 0x74
 8001b9c:	4614      	mov	r4, r2
 8001b9e:	4698      	mov	r8, r3
 8001ba0:	4606      	mov	r6, r0
 8001ba2:	b118      	cbz	r0, 8001bac <_vfiprintf_r+0x18>
 8001ba4:	6983      	ldr	r3, [r0, #24]
 8001ba6:	b90b      	cbnz	r3, 8001bac <_vfiprintf_r+0x18>
 8001ba8:	f000 fc9a 	bl	80024e0 <__sinit>
 8001bac:	4b89      	ldr	r3, [pc, #548]	; (8001dd4 <_vfiprintf_r+0x240>)
 8001bae:	429d      	cmp	r5, r3
 8001bb0:	d11b      	bne.n	8001bea <_vfiprintf_r+0x56>
 8001bb2:	6875      	ldr	r5, [r6, #4]
 8001bb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001bb6:	07d9      	lsls	r1, r3, #31
 8001bb8:	d405      	bmi.n	8001bc6 <_vfiprintf_r+0x32>
 8001bba:	89ab      	ldrh	r3, [r5, #12]
 8001bbc:	059a      	lsls	r2, r3, #22
 8001bbe:	d402      	bmi.n	8001bc6 <_vfiprintf_r+0x32>
 8001bc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001bc2:	f000 fd2b 	bl	800261c <__retarget_lock_acquire_recursive>
 8001bc6:	89ab      	ldrh	r3, [r5, #12]
 8001bc8:	071b      	lsls	r3, r3, #28
 8001bca:	d501      	bpl.n	8001bd0 <_vfiprintf_r+0x3c>
 8001bcc:	692b      	ldr	r3, [r5, #16]
 8001bce:	b9eb      	cbnz	r3, 8001c0c <_vfiprintf_r+0x78>
 8001bd0:	4629      	mov	r1, r5
 8001bd2:	4630      	mov	r0, r6
 8001bd4:	f000 faf4 	bl	80021c0 <__swsetup_r>
 8001bd8:	b1c0      	cbz	r0, 8001c0c <_vfiprintf_r+0x78>
 8001bda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001bdc:	07dc      	lsls	r4, r3, #31
 8001bde:	d50e      	bpl.n	8001bfe <_vfiprintf_r+0x6a>
 8001be0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001be4:	b01d      	add	sp, #116	; 0x74
 8001be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bea:	4b7b      	ldr	r3, [pc, #492]	; (8001dd8 <_vfiprintf_r+0x244>)
 8001bec:	429d      	cmp	r5, r3
 8001bee:	d101      	bne.n	8001bf4 <_vfiprintf_r+0x60>
 8001bf0:	68b5      	ldr	r5, [r6, #8]
 8001bf2:	e7df      	b.n	8001bb4 <_vfiprintf_r+0x20>
 8001bf4:	4b79      	ldr	r3, [pc, #484]	; (8001ddc <_vfiprintf_r+0x248>)
 8001bf6:	429d      	cmp	r5, r3
 8001bf8:	bf08      	it	eq
 8001bfa:	68f5      	ldreq	r5, [r6, #12]
 8001bfc:	e7da      	b.n	8001bb4 <_vfiprintf_r+0x20>
 8001bfe:	89ab      	ldrh	r3, [r5, #12]
 8001c00:	0598      	lsls	r0, r3, #22
 8001c02:	d4ed      	bmi.n	8001be0 <_vfiprintf_r+0x4c>
 8001c04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001c06:	f000 fd0a 	bl	800261e <__retarget_lock_release_recursive>
 8001c0a:	e7e9      	b.n	8001be0 <_vfiprintf_r+0x4c>
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8001c10:	2320      	movs	r3, #32
 8001c12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001c16:	f8cd 800c 	str.w	r8, [sp, #12]
 8001c1a:	2330      	movs	r3, #48	; 0x30
 8001c1c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001de0 <_vfiprintf_r+0x24c>
 8001c20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001c24:	f04f 0901 	mov.w	r9, #1
 8001c28:	4623      	mov	r3, r4
 8001c2a:	469a      	mov	sl, r3
 8001c2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001c30:	b10a      	cbz	r2, 8001c36 <_vfiprintf_r+0xa2>
 8001c32:	2a25      	cmp	r2, #37	; 0x25
 8001c34:	d1f9      	bne.n	8001c2a <_vfiprintf_r+0x96>
 8001c36:	ebba 0b04 	subs.w	fp, sl, r4
 8001c3a:	d00b      	beq.n	8001c54 <_vfiprintf_r+0xc0>
 8001c3c:	465b      	mov	r3, fp
 8001c3e:	4622      	mov	r2, r4
 8001c40:	4629      	mov	r1, r5
 8001c42:	4630      	mov	r0, r6
 8001c44:	f7ff ff93 	bl	8001b6e <__sfputs_r>
 8001c48:	3001      	adds	r0, #1
 8001c4a:	f000 80aa 	beq.w	8001da2 <_vfiprintf_r+0x20e>
 8001c4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001c50:	445a      	add	r2, fp
 8001c52:	9209      	str	r2, [sp, #36]	; 0x24
 8001c54:	f89a 3000 	ldrb.w	r3, [sl]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 80a2 	beq.w	8001da2 <_vfiprintf_r+0x20e>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001c68:	f10a 0a01 	add.w	sl, sl, #1
 8001c6c:	9304      	str	r3, [sp, #16]
 8001c6e:	9307      	str	r3, [sp, #28]
 8001c70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001c74:	931a      	str	r3, [sp, #104]	; 0x68
 8001c76:	4654      	mov	r4, sl
 8001c78:	2205      	movs	r2, #5
 8001c7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c7e:	4858      	ldr	r0, [pc, #352]	; (8001de0 <_vfiprintf_r+0x24c>)
 8001c80:	f7fe fab6 	bl	80001f0 <memchr>
 8001c84:	9a04      	ldr	r2, [sp, #16]
 8001c86:	b9d8      	cbnz	r0, 8001cc0 <_vfiprintf_r+0x12c>
 8001c88:	06d1      	lsls	r1, r2, #27
 8001c8a:	bf44      	itt	mi
 8001c8c:	2320      	movmi	r3, #32
 8001c8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001c92:	0713      	lsls	r3, r2, #28
 8001c94:	bf44      	itt	mi
 8001c96:	232b      	movmi	r3, #43	; 0x2b
 8001c98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001c9c:	f89a 3000 	ldrb.w	r3, [sl]
 8001ca0:	2b2a      	cmp	r3, #42	; 0x2a
 8001ca2:	d015      	beq.n	8001cd0 <_vfiprintf_r+0x13c>
 8001ca4:	9a07      	ldr	r2, [sp, #28]
 8001ca6:	4654      	mov	r4, sl
 8001ca8:	2000      	movs	r0, #0
 8001caa:	f04f 0c0a 	mov.w	ip, #10
 8001cae:	4621      	mov	r1, r4
 8001cb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001cb4:	3b30      	subs	r3, #48	; 0x30
 8001cb6:	2b09      	cmp	r3, #9
 8001cb8:	d94e      	bls.n	8001d58 <_vfiprintf_r+0x1c4>
 8001cba:	b1b0      	cbz	r0, 8001cea <_vfiprintf_r+0x156>
 8001cbc:	9207      	str	r2, [sp, #28]
 8001cbe:	e014      	b.n	8001cea <_vfiprintf_r+0x156>
 8001cc0:	eba0 0308 	sub.w	r3, r0, r8
 8001cc4:	fa09 f303 	lsl.w	r3, r9, r3
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	9304      	str	r3, [sp, #16]
 8001ccc:	46a2      	mov	sl, r4
 8001cce:	e7d2      	b.n	8001c76 <_vfiprintf_r+0xe2>
 8001cd0:	9b03      	ldr	r3, [sp, #12]
 8001cd2:	1d19      	adds	r1, r3, #4
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	9103      	str	r1, [sp, #12]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	bfbb      	ittet	lt
 8001cdc:	425b      	neglt	r3, r3
 8001cde:	f042 0202 	orrlt.w	r2, r2, #2
 8001ce2:	9307      	strge	r3, [sp, #28]
 8001ce4:	9307      	strlt	r3, [sp, #28]
 8001ce6:	bfb8      	it	lt
 8001ce8:	9204      	strlt	r2, [sp, #16]
 8001cea:	7823      	ldrb	r3, [r4, #0]
 8001cec:	2b2e      	cmp	r3, #46	; 0x2e
 8001cee:	d10c      	bne.n	8001d0a <_vfiprintf_r+0x176>
 8001cf0:	7863      	ldrb	r3, [r4, #1]
 8001cf2:	2b2a      	cmp	r3, #42	; 0x2a
 8001cf4:	d135      	bne.n	8001d62 <_vfiprintf_r+0x1ce>
 8001cf6:	9b03      	ldr	r3, [sp, #12]
 8001cf8:	1d1a      	adds	r2, r3, #4
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	9203      	str	r2, [sp, #12]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	bfb8      	it	lt
 8001d02:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001d06:	3402      	adds	r4, #2
 8001d08:	9305      	str	r3, [sp, #20]
 8001d0a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8001df0 <_vfiprintf_r+0x25c>
 8001d0e:	7821      	ldrb	r1, [r4, #0]
 8001d10:	2203      	movs	r2, #3
 8001d12:	4650      	mov	r0, sl
 8001d14:	f7fe fa6c 	bl	80001f0 <memchr>
 8001d18:	b140      	cbz	r0, 8001d2c <_vfiprintf_r+0x198>
 8001d1a:	2340      	movs	r3, #64	; 0x40
 8001d1c:	eba0 000a 	sub.w	r0, r0, sl
 8001d20:	fa03 f000 	lsl.w	r0, r3, r0
 8001d24:	9b04      	ldr	r3, [sp, #16]
 8001d26:	4303      	orrs	r3, r0
 8001d28:	3401      	adds	r4, #1
 8001d2a:	9304      	str	r3, [sp, #16]
 8001d2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d30:	482c      	ldr	r0, [pc, #176]	; (8001de4 <_vfiprintf_r+0x250>)
 8001d32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001d36:	2206      	movs	r2, #6
 8001d38:	f7fe fa5a 	bl	80001f0 <memchr>
 8001d3c:	2800      	cmp	r0, #0
 8001d3e:	d03f      	beq.n	8001dc0 <_vfiprintf_r+0x22c>
 8001d40:	4b29      	ldr	r3, [pc, #164]	; (8001de8 <_vfiprintf_r+0x254>)
 8001d42:	bb1b      	cbnz	r3, 8001d8c <_vfiprintf_r+0x1f8>
 8001d44:	9b03      	ldr	r3, [sp, #12]
 8001d46:	3307      	adds	r3, #7
 8001d48:	f023 0307 	bic.w	r3, r3, #7
 8001d4c:	3308      	adds	r3, #8
 8001d4e:	9303      	str	r3, [sp, #12]
 8001d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001d52:	443b      	add	r3, r7
 8001d54:	9309      	str	r3, [sp, #36]	; 0x24
 8001d56:	e767      	b.n	8001c28 <_vfiprintf_r+0x94>
 8001d58:	fb0c 3202 	mla	r2, ip, r2, r3
 8001d5c:	460c      	mov	r4, r1
 8001d5e:	2001      	movs	r0, #1
 8001d60:	e7a5      	b.n	8001cae <_vfiprintf_r+0x11a>
 8001d62:	2300      	movs	r3, #0
 8001d64:	3401      	adds	r4, #1
 8001d66:	9305      	str	r3, [sp, #20]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f04f 0c0a 	mov.w	ip, #10
 8001d6e:	4620      	mov	r0, r4
 8001d70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001d74:	3a30      	subs	r2, #48	; 0x30
 8001d76:	2a09      	cmp	r2, #9
 8001d78:	d903      	bls.n	8001d82 <_vfiprintf_r+0x1ee>
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d0c5      	beq.n	8001d0a <_vfiprintf_r+0x176>
 8001d7e:	9105      	str	r1, [sp, #20]
 8001d80:	e7c3      	b.n	8001d0a <_vfiprintf_r+0x176>
 8001d82:	fb0c 2101 	mla	r1, ip, r1, r2
 8001d86:	4604      	mov	r4, r0
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e7f0      	b.n	8001d6e <_vfiprintf_r+0x1da>
 8001d8c:	ab03      	add	r3, sp, #12
 8001d8e:	9300      	str	r3, [sp, #0]
 8001d90:	462a      	mov	r2, r5
 8001d92:	4b16      	ldr	r3, [pc, #88]	; (8001dec <_vfiprintf_r+0x258>)
 8001d94:	a904      	add	r1, sp, #16
 8001d96:	4630      	mov	r0, r6
 8001d98:	f3af 8000 	nop.w
 8001d9c:	4607      	mov	r7, r0
 8001d9e:	1c78      	adds	r0, r7, #1
 8001da0:	d1d6      	bne.n	8001d50 <_vfiprintf_r+0x1bc>
 8001da2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001da4:	07d9      	lsls	r1, r3, #31
 8001da6:	d405      	bmi.n	8001db4 <_vfiprintf_r+0x220>
 8001da8:	89ab      	ldrh	r3, [r5, #12]
 8001daa:	059a      	lsls	r2, r3, #22
 8001dac:	d402      	bmi.n	8001db4 <_vfiprintf_r+0x220>
 8001dae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001db0:	f000 fc35 	bl	800261e <__retarget_lock_release_recursive>
 8001db4:	89ab      	ldrh	r3, [r5, #12]
 8001db6:	065b      	lsls	r3, r3, #25
 8001db8:	f53f af12 	bmi.w	8001be0 <_vfiprintf_r+0x4c>
 8001dbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001dbe:	e711      	b.n	8001be4 <_vfiprintf_r+0x50>
 8001dc0:	ab03      	add	r3, sp, #12
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	462a      	mov	r2, r5
 8001dc6:	4b09      	ldr	r3, [pc, #36]	; (8001dec <_vfiprintf_r+0x258>)
 8001dc8:	a904      	add	r1, sp, #16
 8001dca:	4630      	mov	r0, r6
 8001dcc:	f000 f880 	bl	8001ed0 <_printf_i>
 8001dd0:	e7e4      	b.n	8001d9c <_vfiprintf_r+0x208>
 8001dd2:	bf00      	nop
 8001dd4:	08002bf4 	.word	0x08002bf4
 8001dd8:	08002c14 	.word	0x08002c14
 8001ddc:	08002bd4 	.word	0x08002bd4
 8001de0:	08002ba0 	.word	0x08002ba0
 8001de4:	08002baa 	.word	0x08002baa
 8001de8:	00000000 	.word	0x00000000
 8001dec:	08001b6f 	.word	0x08001b6f
 8001df0:	08002ba6 	.word	0x08002ba6

08001df4 <_printf_common>:
 8001df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001df8:	4616      	mov	r6, r2
 8001dfa:	4699      	mov	r9, r3
 8001dfc:	688a      	ldr	r2, [r1, #8]
 8001dfe:	690b      	ldr	r3, [r1, #16]
 8001e00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001e04:	4293      	cmp	r3, r2
 8001e06:	bfb8      	it	lt
 8001e08:	4613      	movlt	r3, r2
 8001e0a:	6033      	str	r3, [r6, #0]
 8001e0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001e10:	4607      	mov	r7, r0
 8001e12:	460c      	mov	r4, r1
 8001e14:	b10a      	cbz	r2, 8001e1a <_printf_common+0x26>
 8001e16:	3301      	adds	r3, #1
 8001e18:	6033      	str	r3, [r6, #0]
 8001e1a:	6823      	ldr	r3, [r4, #0]
 8001e1c:	0699      	lsls	r1, r3, #26
 8001e1e:	bf42      	ittt	mi
 8001e20:	6833      	ldrmi	r3, [r6, #0]
 8001e22:	3302      	addmi	r3, #2
 8001e24:	6033      	strmi	r3, [r6, #0]
 8001e26:	6825      	ldr	r5, [r4, #0]
 8001e28:	f015 0506 	ands.w	r5, r5, #6
 8001e2c:	d106      	bne.n	8001e3c <_printf_common+0x48>
 8001e2e:	f104 0a19 	add.w	sl, r4, #25
 8001e32:	68e3      	ldr	r3, [r4, #12]
 8001e34:	6832      	ldr	r2, [r6, #0]
 8001e36:	1a9b      	subs	r3, r3, r2
 8001e38:	42ab      	cmp	r3, r5
 8001e3a:	dc26      	bgt.n	8001e8a <_printf_common+0x96>
 8001e3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001e40:	1e13      	subs	r3, r2, #0
 8001e42:	6822      	ldr	r2, [r4, #0]
 8001e44:	bf18      	it	ne
 8001e46:	2301      	movne	r3, #1
 8001e48:	0692      	lsls	r2, r2, #26
 8001e4a:	d42b      	bmi.n	8001ea4 <_printf_common+0xb0>
 8001e4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001e50:	4649      	mov	r1, r9
 8001e52:	4638      	mov	r0, r7
 8001e54:	47c0      	blx	r8
 8001e56:	3001      	adds	r0, #1
 8001e58:	d01e      	beq.n	8001e98 <_printf_common+0xa4>
 8001e5a:	6823      	ldr	r3, [r4, #0]
 8001e5c:	68e5      	ldr	r5, [r4, #12]
 8001e5e:	6832      	ldr	r2, [r6, #0]
 8001e60:	f003 0306 	and.w	r3, r3, #6
 8001e64:	2b04      	cmp	r3, #4
 8001e66:	bf08      	it	eq
 8001e68:	1aad      	subeq	r5, r5, r2
 8001e6a:	68a3      	ldr	r3, [r4, #8]
 8001e6c:	6922      	ldr	r2, [r4, #16]
 8001e6e:	bf0c      	ite	eq
 8001e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001e74:	2500      	movne	r5, #0
 8001e76:	4293      	cmp	r3, r2
 8001e78:	bfc4      	itt	gt
 8001e7a:	1a9b      	subgt	r3, r3, r2
 8001e7c:	18ed      	addgt	r5, r5, r3
 8001e7e:	2600      	movs	r6, #0
 8001e80:	341a      	adds	r4, #26
 8001e82:	42b5      	cmp	r5, r6
 8001e84:	d11a      	bne.n	8001ebc <_printf_common+0xc8>
 8001e86:	2000      	movs	r0, #0
 8001e88:	e008      	b.n	8001e9c <_printf_common+0xa8>
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	4652      	mov	r2, sl
 8001e8e:	4649      	mov	r1, r9
 8001e90:	4638      	mov	r0, r7
 8001e92:	47c0      	blx	r8
 8001e94:	3001      	adds	r0, #1
 8001e96:	d103      	bne.n	8001ea0 <_printf_common+0xac>
 8001e98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ea0:	3501      	adds	r5, #1
 8001ea2:	e7c6      	b.n	8001e32 <_printf_common+0x3e>
 8001ea4:	18e1      	adds	r1, r4, r3
 8001ea6:	1c5a      	adds	r2, r3, #1
 8001ea8:	2030      	movs	r0, #48	; 0x30
 8001eaa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001eae:	4422      	add	r2, r4
 8001eb0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001eb4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001eb8:	3302      	adds	r3, #2
 8001eba:	e7c7      	b.n	8001e4c <_printf_common+0x58>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	4622      	mov	r2, r4
 8001ec0:	4649      	mov	r1, r9
 8001ec2:	4638      	mov	r0, r7
 8001ec4:	47c0      	blx	r8
 8001ec6:	3001      	adds	r0, #1
 8001ec8:	d0e6      	beq.n	8001e98 <_printf_common+0xa4>
 8001eca:	3601      	adds	r6, #1
 8001ecc:	e7d9      	b.n	8001e82 <_printf_common+0x8e>
	...

08001ed0 <_printf_i>:
 8001ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ed4:	7e0f      	ldrb	r7, [r1, #24]
 8001ed6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001ed8:	2f78      	cmp	r7, #120	; 0x78
 8001eda:	4691      	mov	r9, r2
 8001edc:	4680      	mov	r8, r0
 8001ede:	460c      	mov	r4, r1
 8001ee0:	469a      	mov	sl, r3
 8001ee2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001ee6:	d807      	bhi.n	8001ef8 <_printf_i+0x28>
 8001ee8:	2f62      	cmp	r7, #98	; 0x62
 8001eea:	d80a      	bhi.n	8001f02 <_printf_i+0x32>
 8001eec:	2f00      	cmp	r7, #0
 8001eee:	f000 80d8 	beq.w	80020a2 <_printf_i+0x1d2>
 8001ef2:	2f58      	cmp	r7, #88	; 0x58
 8001ef4:	f000 80a3 	beq.w	800203e <_printf_i+0x16e>
 8001ef8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001efc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001f00:	e03a      	b.n	8001f78 <_printf_i+0xa8>
 8001f02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001f06:	2b15      	cmp	r3, #21
 8001f08:	d8f6      	bhi.n	8001ef8 <_printf_i+0x28>
 8001f0a:	a101      	add	r1, pc, #4	; (adr r1, 8001f10 <_printf_i+0x40>)
 8001f0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001f10:	08001f69 	.word	0x08001f69
 8001f14:	08001f7d 	.word	0x08001f7d
 8001f18:	08001ef9 	.word	0x08001ef9
 8001f1c:	08001ef9 	.word	0x08001ef9
 8001f20:	08001ef9 	.word	0x08001ef9
 8001f24:	08001ef9 	.word	0x08001ef9
 8001f28:	08001f7d 	.word	0x08001f7d
 8001f2c:	08001ef9 	.word	0x08001ef9
 8001f30:	08001ef9 	.word	0x08001ef9
 8001f34:	08001ef9 	.word	0x08001ef9
 8001f38:	08001ef9 	.word	0x08001ef9
 8001f3c:	08002089 	.word	0x08002089
 8001f40:	08001fad 	.word	0x08001fad
 8001f44:	0800206b 	.word	0x0800206b
 8001f48:	08001ef9 	.word	0x08001ef9
 8001f4c:	08001ef9 	.word	0x08001ef9
 8001f50:	080020ab 	.word	0x080020ab
 8001f54:	08001ef9 	.word	0x08001ef9
 8001f58:	08001fad 	.word	0x08001fad
 8001f5c:	08001ef9 	.word	0x08001ef9
 8001f60:	08001ef9 	.word	0x08001ef9
 8001f64:	08002073 	.word	0x08002073
 8001f68:	682b      	ldr	r3, [r5, #0]
 8001f6a:	1d1a      	adds	r2, r3, #4
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	602a      	str	r2, [r5, #0]
 8001f70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e0a3      	b.n	80020c4 <_printf_i+0x1f4>
 8001f7c:	6820      	ldr	r0, [r4, #0]
 8001f7e:	6829      	ldr	r1, [r5, #0]
 8001f80:	0606      	lsls	r6, r0, #24
 8001f82:	f101 0304 	add.w	r3, r1, #4
 8001f86:	d50a      	bpl.n	8001f9e <_printf_i+0xce>
 8001f88:	680e      	ldr	r6, [r1, #0]
 8001f8a:	602b      	str	r3, [r5, #0]
 8001f8c:	2e00      	cmp	r6, #0
 8001f8e:	da03      	bge.n	8001f98 <_printf_i+0xc8>
 8001f90:	232d      	movs	r3, #45	; 0x2d
 8001f92:	4276      	negs	r6, r6
 8001f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001f98:	485e      	ldr	r0, [pc, #376]	; (8002114 <_printf_i+0x244>)
 8001f9a:	230a      	movs	r3, #10
 8001f9c:	e019      	b.n	8001fd2 <_printf_i+0x102>
 8001f9e:	680e      	ldr	r6, [r1, #0]
 8001fa0:	602b      	str	r3, [r5, #0]
 8001fa2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001fa6:	bf18      	it	ne
 8001fa8:	b236      	sxthne	r6, r6
 8001faa:	e7ef      	b.n	8001f8c <_printf_i+0xbc>
 8001fac:	682b      	ldr	r3, [r5, #0]
 8001fae:	6820      	ldr	r0, [r4, #0]
 8001fb0:	1d19      	adds	r1, r3, #4
 8001fb2:	6029      	str	r1, [r5, #0]
 8001fb4:	0601      	lsls	r1, r0, #24
 8001fb6:	d501      	bpl.n	8001fbc <_printf_i+0xec>
 8001fb8:	681e      	ldr	r6, [r3, #0]
 8001fba:	e002      	b.n	8001fc2 <_printf_i+0xf2>
 8001fbc:	0646      	lsls	r6, r0, #25
 8001fbe:	d5fb      	bpl.n	8001fb8 <_printf_i+0xe8>
 8001fc0:	881e      	ldrh	r6, [r3, #0]
 8001fc2:	4854      	ldr	r0, [pc, #336]	; (8002114 <_printf_i+0x244>)
 8001fc4:	2f6f      	cmp	r7, #111	; 0x6f
 8001fc6:	bf0c      	ite	eq
 8001fc8:	2308      	moveq	r3, #8
 8001fca:	230a      	movne	r3, #10
 8001fcc:	2100      	movs	r1, #0
 8001fce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001fd2:	6865      	ldr	r5, [r4, #4]
 8001fd4:	60a5      	str	r5, [r4, #8]
 8001fd6:	2d00      	cmp	r5, #0
 8001fd8:	bfa2      	ittt	ge
 8001fda:	6821      	ldrge	r1, [r4, #0]
 8001fdc:	f021 0104 	bicge.w	r1, r1, #4
 8001fe0:	6021      	strge	r1, [r4, #0]
 8001fe2:	b90e      	cbnz	r6, 8001fe8 <_printf_i+0x118>
 8001fe4:	2d00      	cmp	r5, #0
 8001fe6:	d04d      	beq.n	8002084 <_printf_i+0x1b4>
 8001fe8:	4615      	mov	r5, r2
 8001fea:	fbb6 f1f3 	udiv	r1, r6, r3
 8001fee:	fb03 6711 	mls	r7, r3, r1, r6
 8001ff2:	5dc7      	ldrb	r7, [r0, r7]
 8001ff4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001ff8:	4637      	mov	r7, r6
 8001ffa:	42bb      	cmp	r3, r7
 8001ffc:	460e      	mov	r6, r1
 8001ffe:	d9f4      	bls.n	8001fea <_printf_i+0x11a>
 8002000:	2b08      	cmp	r3, #8
 8002002:	d10b      	bne.n	800201c <_printf_i+0x14c>
 8002004:	6823      	ldr	r3, [r4, #0]
 8002006:	07de      	lsls	r6, r3, #31
 8002008:	d508      	bpl.n	800201c <_printf_i+0x14c>
 800200a:	6923      	ldr	r3, [r4, #16]
 800200c:	6861      	ldr	r1, [r4, #4]
 800200e:	4299      	cmp	r1, r3
 8002010:	bfde      	ittt	le
 8002012:	2330      	movle	r3, #48	; 0x30
 8002014:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002018:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800201c:	1b52      	subs	r2, r2, r5
 800201e:	6122      	str	r2, [r4, #16]
 8002020:	f8cd a000 	str.w	sl, [sp]
 8002024:	464b      	mov	r3, r9
 8002026:	aa03      	add	r2, sp, #12
 8002028:	4621      	mov	r1, r4
 800202a:	4640      	mov	r0, r8
 800202c:	f7ff fee2 	bl	8001df4 <_printf_common>
 8002030:	3001      	adds	r0, #1
 8002032:	d14c      	bne.n	80020ce <_printf_i+0x1fe>
 8002034:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002038:	b004      	add	sp, #16
 800203a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800203e:	4835      	ldr	r0, [pc, #212]	; (8002114 <_printf_i+0x244>)
 8002040:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002044:	6829      	ldr	r1, [r5, #0]
 8002046:	6823      	ldr	r3, [r4, #0]
 8002048:	f851 6b04 	ldr.w	r6, [r1], #4
 800204c:	6029      	str	r1, [r5, #0]
 800204e:	061d      	lsls	r5, r3, #24
 8002050:	d514      	bpl.n	800207c <_printf_i+0x1ac>
 8002052:	07df      	lsls	r7, r3, #31
 8002054:	bf44      	itt	mi
 8002056:	f043 0320 	orrmi.w	r3, r3, #32
 800205a:	6023      	strmi	r3, [r4, #0]
 800205c:	b91e      	cbnz	r6, 8002066 <_printf_i+0x196>
 800205e:	6823      	ldr	r3, [r4, #0]
 8002060:	f023 0320 	bic.w	r3, r3, #32
 8002064:	6023      	str	r3, [r4, #0]
 8002066:	2310      	movs	r3, #16
 8002068:	e7b0      	b.n	8001fcc <_printf_i+0xfc>
 800206a:	6823      	ldr	r3, [r4, #0]
 800206c:	f043 0320 	orr.w	r3, r3, #32
 8002070:	6023      	str	r3, [r4, #0]
 8002072:	2378      	movs	r3, #120	; 0x78
 8002074:	4828      	ldr	r0, [pc, #160]	; (8002118 <_printf_i+0x248>)
 8002076:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800207a:	e7e3      	b.n	8002044 <_printf_i+0x174>
 800207c:	0659      	lsls	r1, r3, #25
 800207e:	bf48      	it	mi
 8002080:	b2b6      	uxthmi	r6, r6
 8002082:	e7e6      	b.n	8002052 <_printf_i+0x182>
 8002084:	4615      	mov	r5, r2
 8002086:	e7bb      	b.n	8002000 <_printf_i+0x130>
 8002088:	682b      	ldr	r3, [r5, #0]
 800208a:	6826      	ldr	r6, [r4, #0]
 800208c:	6961      	ldr	r1, [r4, #20]
 800208e:	1d18      	adds	r0, r3, #4
 8002090:	6028      	str	r0, [r5, #0]
 8002092:	0635      	lsls	r5, r6, #24
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	d501      	bpl.n	800209c <_printf_i+0x1cc>
 8002098:	6019      	str	r1, [r3, #0]
 800209a:	e002      	b.n	80020a2 <_printf_i+0x1d2>
 800209c:	0670      	lsls	r0, r6, #25
 800209e:	d5fb      	bpl.n	8002098 <_printf_i+0x1c8>
 80020a0:	8019      	strh	r1, [r3, #0]
 80020a2:	2300      	movs	r3, #0
 80020a4:	6123      	str	r3, [r4, #16]
 80020a6:	4615      	mov	r5, r2
 80020a8:	e7ba      	b.n	8002020 <_printf_i+0x150>
 80020aa:	682b      	ldr	r3, [r5, #0]
 80020ac:	1d1a      	adds	r2, r3, #4
 80020ae:	602a      	str	r2, [r5, #0]
 80020b0:	681d      	ldr	r5, [r3, #0]
 80020b2:	6862      	ldr	r2, [r4, #4]
 80020b4:	2100      	movs	r1, #0
 80020b6:	4628      	mov	r0, r5
 80020b8:	f7fe f89a 	bl	80001f0 <memchr>
 80020bc:	b108      	cbz	r0, 80020c2 <_printf_i+0x1f2>
 80020be:	1b40      	subs	r0, r0, r5
 80020c0:	6060      	str	r0, [r4, #4]
 80020c2:	6863      	ldr	r3, [r4, #4]
 80020c4:	6123      	str	r3, [r4, #16]
 80020c6:	2300      	movs	r3, #0
 80020c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80020cc:	e7a8      	b.n	8002020 <_printf_i+0x150>
 80020ce:	6923      	ldr	r3, [r4, #16]
 80020d0:	462a      	mov	r2, r5
 80020d2:	4649      	mov	r1, r9
 80020d4:	4640      	mov	r0, r8
 80020d6:	47d0      	blx	sl
 80020d8:	3001      	adds	r0, #1
 80020da:	d0ab      	beq.n	8002034 <_printf_i+0x164>
 80020dc:	6823      	ldr	r3, [r4, #0]
 80020de:	079b      	lsls	r3, r3, #30
 80020e0:	d413      	bmi.n	800210a <_printf_i+0x23a>
 80020e2:	68e0      	ldr	r0, [r4, #12]
 80020e4:	9b03      	ldr	r3, [sp, #12]
 80020e6:	4298      	cmp	r0, r3
 80020e8:	bfb8      	it	lt
 80020ea:	4618      	movlt	r0, r3
 80020ec:	e7a4      	b.n	8002038 <_printf_i+0x168>
 80020ee:	2301      	movs	r3, #1
 80020f0:	4632      	mov	r2, r6
 80020f2:	4649      	mov	r1, r9
 80020f4:	4640      	mov	r0, r8
 80020f6:	47d0      	blx	sl
 80020f8:	3001      	adds	r0, #1
 80020fa:	d09b      	beq.n	8002034 <_printf_i+0x164>
 80020fc:	3501      	adds	r5, #1
 80020fe:	68e3      	ldr	r3, [r4, #12]
 8002100:	9903      	ldr	r1, [sp, #12]
 8002102:	1a5b      	subs	r3, r3, r1
 8002104:	42ab      	cmp	r3, r5
 8002106:	dcf2      	bgt.n	80020ee <_printf_i+0x21e>
 8002108:	e7eb      	b.n	80020e2 <_printf_i+0x212>
 800210a:	2500      	movs	r5, #0
 800210c:	f104 0619 	add.w	r6, r4, #25
 8002110:	e7f5      	b.n	80020fe <_printf_i+0x22e>
 8002112:	bf00      	nop
 8002114:	08002bb1 	.word	0x08002bb1
 8002118:	08002bc2 	.word	0x08002bc2

0800211c <__swbuf_r>:
 800211c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800211e:	460e      	mov	r6, r1
 8002120:	4614      	mov	r4, r2
 8002122:	4605      	mov	r5, r0
 8002124:	b118      	cbz	r0, 800212e <__swbuf_r+0x12>
 8002126:	6983      	ldr	r3, [r0, #24]
 8002128:	b90b      	cbnz	r3, 800212e <__swbuf_r+0x12>
 800212a:	f000 f9d9 	bl	80024e0 <__sinit>
 800212e:	4b21      	ldr	r3, [pc, #132]	; (80021b4 <__swbuf_r+0x98>)
 8002130:	429c      	cmp	r4, r3
 8002132:	d12b      	bne.n	800218c <__swbuf_r+0x70>
 8002134:	686c      	ldr	r4, [r5, #4]
 8002136:	69a3      	ldr	r3, [r4, #24]
 8002138:	60a3      	str	r3, [r4, #8]
 800213a:	89a3      	ldrh	r3, [r4, #12]
 800213c:	071a      	lsls	r2, r3, #28
 800213e:	d52f      	bpl.n	80021a0 <__swbuf_r+0x84>
 8002140:	6923      	ldr	r3, [r4, #16]
 8002142:	b36b      	cbz	r3, 80021a0 <__swbuf_r+0x84>
 8002144:	6923      	ldr	r3, [r4, #16]
 8002146:	6820      	ldr	r0, [r4, #0]
 8002148:	1ac0      	subs	r0, r0, r3
 800214a:	6963      	ldr	r3, [r4, #20]
 800214c:	b2f6      	uxtb	r6, r6
 800214e:	4283      	cmp	r3, r0
 8002150:	4637      	mov	r7, r6
 8002152:	dc04      	bgt.n	800215e <__swbuf_r+0x42>
 8002154:	4621      	mov	r1, r4
 8002156:	4628      	mov	r0, r5
 8002158:	f000 f92e 	bl	80023b8 <_fflush_r>
 800215c:	bb30      	cbnz	r0, 80021ac <__swbuf_r+0x90>
 800215e:	68a3      	ldr	r3, [r4, #8]
 8002160:	3b01      	subs	r3, #1
 8002162:	60a3      	str	r3, [r4, #8]
 8002164:	6823      	ldr	r3, [r4, #0]
 8002166:	1c5a      	adds	r2, r3, #1
 8002168:	6022      	str	r2, [r4, #0]
 800216a:	701e      	strb	r6, [r3, #0]
 800216c:	6963      	ldr	r3, [r4, #20]
 800216e:	3001      	adds	r0, #1
 8002170:	4283      	cmp	r3, r0
 8002172:	d004      	beq.n	800217e <__swbuf_r+0x62>
 8002174:	89a3      	ldrh	r3, [r4, #12]
 8002176:	07db      	lsls	r3, r3, #31
 8002178:	d506      	bpl.n	8002188 <__swbuf_r+0x6c>
 800217a:	2e0a      	cmp	r6, #10
 800217c:	d104      	bne.n	8002188 <__swbuf_r+0x6c>
 800217e:	4621      	mov	r1, r4
 8002180:	4628      	mov	r0, r5
 8002182:	f000 f919 	bl	80023b8 <_fflush_r>
 8002186:	b988      	cbnz	r0, 80021ac <__swbuf_r+0x90>
 8002188:	4638      	mov	r0, r7
 800218a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800218c:	4b0a      	ldr	r3, [pc, #40]	; (80021b8 <__swbuf_r+0x9c>)
 800218e:	429c      	cmp	r4, r3
 8002190:	d101      	bne.n	8002196 <__swbuf_r+0x7a>
 8002192:	68ac      	ldr	r4, [r5, #8]
 8002194:	e7cf      	b.n	8002136 <__swbuf_r+0x1a>
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <__swbuf_r+0xa0>)
 8002198:	429c      	cmp	r4, r3
 800219a:	bf08      	it	eq
 800219c:	68ec      	ldreq	r4, [r5, #12]
 800219e:	e7ca      	b.n	8002136 <__swbuf_r+0x1a>
 80021a0:	4621      	mov	r1, r4
 80021a2:	4628      	mov	r0, r5
 80021a4:	f000 f80c 	bl	80021c0 <__swsetup_r>
 80021a8:	2800      	cmp	r0, #0
 80021aa:	d0cb      	beq.n	8002144 <__swbuf_r+0x28>
 80021ac:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80021b0:	e7ea      	b.n	8002188 <__swbuf_r+0x6c>
 80021b2:	bf00      	nop
 80021b4:	08002bf4 	.word	0x08002bf4
 80021b8:	08002c14 	.word	0x08002c14
 80021bc:	08002bd4 	.word	0x08002bd4

080021c0 <__swsetup_r>:
 80021c0:	4b32      	ldr	r3, [pc, #200]	; (800228c <__swsetup_r+0xcc>)
 80021c2:	b570      	push	{r4, r5, r6, lr}
 80021c4:	681d      	ldr	r5, [r3, #0]
 80021c6:	4606      	mov	r6, r0
 80021c8:	460c      	mov	r4, r1
 80021ca:	b125      	cbz	r5, 80021d6 <__swsetup_r+0x16>
 80021cc:	69ab      	ldr	r3, [r5, #24]
 80021ce:	b913      	cbnz	r3, 80021d6 <__swsetup_r+0x16>
 80021d0:	4628      	mov	r0, r5
 80021d2:	f000 f985 	bl	80024e0 <__sinit>
 80021d6:	4b2e      	ldr	r3, [pc, #184]	; (8002290 <__swsetup_r+0xd0>)
 80021d8:	429c      	cmp	r4, r3
 80021da:	d10f      	bne.n	80021fc <__swsetup_r+0x3c>
 80021dc:	686c      	ldr	r4, [r5, #4]
 80021de:	89a3      	ldrh	r3, [r4, #12]
 80021e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80021e4:	0719      	lsls	r1, r3, #28
 80021e6:	d42c      	bmi.n	8002242 <__swsetup_r+0x82>
 80021e8:	06dd      	lsls	r5, r3, #27
 80021ea:	d411      	bmi.n	8002210 <__swsetup_r+0x50>
 80021ec:	2309      	movs	r3, #9
 80021ee:	6033      	str	r3, [r6, #0]
 80021f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80021f4:	81a3      	strh	r3, [r4, #12]
 80021f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021fa:	e03e      	b.n	800227a <__swsetup_r+0xba>
 80021fc:	4b25      	ldr	r3, [pc, #148]	; (8002294 <__swsetup_r+0xd4>)
 80021fe:	429c      	cmp	r4, r3
 8002200:	d101      	bne.n	8002206 <__swsetup_r+0x46>
 8002202:	68ac      	ldr	r4, [r5, #8]
 8002204:	e7eb      	b.n	80021de <__swsetup_r+0x1e>
 8002206:	4b24      	ldr	r3, [pc, #144]	; (8002298 <__swsetup_r+0xd8>)
 8002208:	429c      	cmp	r4, r3
 800220a:	bf08      	it	eq
 800220c:	68ec      	ldreq	r4, [r5, #12]
 800220e:	e7e6      	b.n	80021de <__swsetup_r+0x1e>
 8002210:	0758      	lsls	r0, r3, #29
 8002212:	d512      	bpl.n	800223a <__swsetup_r+0x7a>
 8002214:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002216:	b141      	cbz	r1, 800222a <__swsetup_r+0x6a>
 8002218:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800221c:	4299      	cmp	r1, r3
 800221e:	d002      	beq.n	8002226 <__swsetup_r+0x66>
 8002220:	4630      	mov	r0, r6
 8002222:	f000 fa63 	bl	80026ec <_free_r>
 8002226:	2300      	movs	r3, #0
 8002228:	6363      	str	r3, [r4, #52]	; 0x34
 800222a:	89a3      	ldrh	r3, [r4, #12]
 800222c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002230:	81a3      	strh	r3, [r4, #12]
 8002232:	2300      	movs	r3, #0
 8002234:	6063      	str	r3, [r4, #4]
 8002236:	6923      	ldr	r3, [r4, #16]
 8002238:	6023      	str	r3, [r4, #0]
 800223a:	89a3      	ldrh	r3, [r4, #12]
 800223c:	f043 0308 	orr.w	r3, r3, #8
 8002240:	81a3      	strh	r3, [r4, #12]
 8002242:	6923      	ldr	r3, [r4, #16]
 8002244:	b94b      	cbnz	r3, 800225a <__swsetup_r+0x9a>
 8002246:	89a3      	ldrh	r3, [r4, #12]
 8002248:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800224c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002250:	d003      	beq.n	800225a <__swsetup_r+0x9a>
 8002252:	4621      	mov	r1, r4
 8002254:	4630      	mov	r0, r6
 8002256:	f000 fa09 	bl	800266c <__smakebuf_r>
 800225a:	89a0      	ldrh	r0, [r4, #12]
 800225c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002260:	f010 0301 	ands.w	r3, r0, #1
 8002264:	d00a      	beq.n	800227c <__swsetup_r+0xbc>
 8002266:	2300      	movs	r3, #0
 8002268:	60a3      	str	r3, [r4, #8]
 800226a:	6963      	ldr	r3, [r4, #20]
 800226c:	425b      	negs	r3, r3
 800226e:	61a3      	str	r3, [r4, #24]
 8002270:	6923      	ldr	r3, [r4, #16]
 8002272:	b943      	cbnz	r3, 8002286 <__swsetup_r+0xc6>
 8002274:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002278:	d1ba      	bne.n	80021f0 <__swsetup_r+0x30>
 800227a:	bd70      	pop	{r4, r5, r6, pc}
 800227c:	0781      	lsls	r1, r0, #30
 800227e:	bf58      	it	pl
 8002280:	6963      	ldrpl	r3, [r4, #20]
 8002282:	60a3      	str	r3, [r4, #8]
 8002284:	e7f4      	b.n	8002270 <__swsetup_r+0xb0>
 8002286:	2000      	movs	r0, #0
 8002288:	e7f7      	b.n	800227a <__swsetup_r+0xba>
 800228a:	bf00      	nop
 800228c:	20000018 	.word	0x20000018
 8002290:	08002bf4 	.word	0x08002bf4
 8002294:	08002c14 	.word	0x08002c14
 8002298:	08002bd4 	.word	0x08002bd4

0800229c <abort>:
 800229c:	b508      	push	{r3, lr}
 800229e:	2006      	movs	r0, #6
 80022a0:	f000 fb3c 	bl	800291c <raise>
 80022a4:	2001      	movs	r0, #1
 80022a6:	f7fe facd 	bl	8000844 <_exit>
	...

080022ac <__sflush_r>:
 80022ac:	898a      	ldrh	r2, [r1, #12]
 80022ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022b2:	4605      	mov	r5, r0
 80022b4:	0710      	lsls	r0, r2, #28
 80022b6:	460c      	mov	r4, r1
 80022b8:	d458      	bmi.n	800236c <__sflush_r+0xc0>
 80022ba:	684b      	ldr	r3, [r1, #4]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	dc05      	bgt.n	80022cc <__sflush_r+0x20>
 80022c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	dc02      	bgt.n	80022cc <__sflush_r+0x20>
 80022c6:	2000      	movs	r0, #0
 80022c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80022ce:	2e00      	cmp	r6, #0
 80022d0:	d0f9      	beq.n	80022c6 <__sflush_r+0x1a>
 80022d2:	2300      	movs	r3, #0
 80022d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80022d8:	682f      	ldr	r7, [r5, #0]
 80022da:	602b      	str	r3, [r5, #0]
 80022dc:	d032      	beq.n	8002344 <__sflush_r+0x98>
 80022de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80022e0:	89a3      	ldrh	r3, [r4, #12]
 80022e2:	075a      	lsls	r2, r3, #29
 80022e4:	d505      	bpl.n	80022f2 <__sflush_r+0x46>
 80022e6:	6863      	ldr	r3, [r4, #4]
 80022e8:	1ac0      	subs	r0, r0, r3
 80022ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80022ec:	b10b      	cbz	r3, 80022f2 <__sflush_r+0x46>
 80022ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80022f0:	1ac0      	subs	r0, r0, r3
 80022f2:	2300      	movs	r3, #0
 80022f4:	4602      	mov	r2, r0
 80022f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80022f8:	6a21      	ldr	r1, [r4, #32]
 80022fa:	4628      	mov	r0, r5
 80022fc:	47b0      	blx	r6
 80022fe:	1c43      	adds	r3, r0, #1
 8002300:	89a3      	ldrh	r3, [r4, #12]
 8002302:	d106      	bne.n	8002312 <__sflush_r+0x66>
 8002304:	6829      	ldr	r1, [r5, #0]
 8002306:	291d      	cmp	r1, #29
 8002308:	d82c      	bhi.n	8002364 <__sflush_r+0xb8>
 800230a:	4a2a      	ldr	r2, [pc, #168]	; (80023b4 <__sflush_r+0x108>)
 800230c:	40ca      	lsrs	r2, r1
 800230e:	07d6      	lsls	r6, r2, #31
 8002310:	d528      	bpl.n	8002364 <__sflush_r+0xb8>
 8002312:	2200      	movs	r2, #0
 8002314:	6062      	str	r2, [r4, #4]
 8002316:	04d9      	lsls	r1, r3, #19
 8002318:	6922      	ldr	r2, [r4, #16]
 800231a:	6022      	str	r2, [r4, #0]
 800231c:	d504      	bpl.n	8002328 <__sflush_r+0x7c>
 800231e:	1c42      	adds	r2, r0, #1
 8002320:	d101      	bne.n	8002326 <__sflush_r+0x7a>
 8002322:	682b      	ldr	r3, [r5, #0]
 8002324:	b903      	cbnz	r3, 8002328 <__sflush_r+0x7c>
 8002326:	6560      	str	r0, [r4, #84]	; 0x54
 8002328:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800232a:	602f      	str	r7, [r5, #0]
 800232c:	2900      	cmp	r1, #0
 800232e:	d0ca      	beq.n	80022c6 <__sflush_r+0x1a>
 8002330:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002334:	4299      	cmp	r1, r3
 8002336:	d002      	beq.n	800233e <__sflush_r+0x92>
 8002338:	4628      	mov	r0, r5
 800233a:	f000 f9d7 	bl	80026ec <_free_r>
 800233e:	2000      	movs	r0, #0
 8002340:	6360      	str	r0, [r4, #52]	; 0x34
 8002342:	e7c1      	b.n	80022c8 <__sflush_r+0x1c>
 8002344:	6a21      	ldr	r1, [r4, #32]
 8002346:	2301      	movs	r3, #1
 8002348:	4628      	mov	r0, r5
 800234a:	47b0      	blx	r6
 800234c:	1c41      	adds	r1, r0, #1
 800234e:	d1c7      	bne.n	80022e0 <__sflush_r+0x34>
 8002350:	682b      	ldr	r3, [r5, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d0c4      	beq.n	80022e0 <__sflush_r+0x34>
 8002356:	2b1d      	cmp	r3, #29
 8002358:	d001      	beq.n	800235e <__sflush_r+0xb2>
 800235a:	2b16      	cmp	r3, #22
 800235c:	d101      	bne.n	8002362 <__sflush_r+0xb6>
 800235e:	602f      	str	r7, [r5, #0]
 8002360:	e7b1      	b.n	80022c6 <__sflush_r+0x1a>
 8002362:	89a3      	ldrh	r3, [r4, #12]
 8002364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002368:	81a3      	strh	r3, [r4, #12]
 800236a:	e7ad      	b.n	80022c8 <__sflush_r+0x1c>
 800236c:	690f      	ldr	r7, [r1, #16]
 800236e:	2f00      	cmp	r7, #0
 8002370:	d0a9      	beq.n	80022c6 <__sflush_r+0x1a>
 8002372:	0793      	lsls	r3, r2, #30
 8002374:	680e      	ldr	r6, [r1, #0]
 8002376:	bf08      	it	eq
 8002378:	694b      	ldreq	r3, [r1, #20]
 800237a:	600f      	str	r7, [r1, #0]
 800237c:	bf18      	it	ne
 800237e:	2300      	movne	r3, #0
 8002380:	eba6 0807 	sub.w	r8, r6, r7
 8002384:	608b      	str	r3, [r1, #8]
 8002386:	f1b8 0f00 	cmp.w	r8, #0
 800238a:	dd9c      	ble.n	80022c6 <__sflush_r+0x1a>
 800238c:	6a21      	ldr	r1, [r4, #32]
 800238e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002390:	4643      	mov	r3, r8
 8002392:	463a      	mov	r2, r7
 8002394:	4628      	mov	r0, r5
 8002396:	47b0      	blx	r6
 8002398:	2800      	cmp	r0, #0
 800239a:	dc06      	bgt.n	80023aa <__sflush_r+0xfe>
 800239c:	89a3      	ldrh	r3, [r4, #12]
 800239e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023a2:	81a3      	strh	r3, [r4, #12]
 80023a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023a8:	e78e      	b.n	80022c8 <__sflush_r+0x1c>
 80023aa:	4407      	add	r7, r0
 80023ac:	eba8 0800 	sub.w	r8, r8, r0
 80023b0:	e7e9      	b.n	8002386 <__sflush_r+0xda>
 80023b2:	bf00      	nop
 80023b4:	20400001 	.word	0x20400001

080023b8 <_fflush_r>:
 80023b8:	b538      	push	{r3, r4, r5, lr}
 80023ba:	690b      	ldr	r3, [r1, #16]
 80023bc:	4605      	mov	r5, r0
 80023be:	460c      	mov	r4, r1
 80023c0:	b913      	cbnz	r3, 80023c8 <_fflush_r+0x10>
 80023c2:	2500      	movs	r5, #0
 80023c4:	4628      	mov	r0, r5
 80023c6:	bd38      	pop	{r3, r4, r5, pc}
 80023c8:	b118      	cbz	r0, 80023d2 <_fflush_r+0x1a>
 80023ca:	6983      	ldr	r3, [r0, #24]
 80023cc:	b90b      	cbnz	r3, 80023d2 <_fflush_r+0x1a>
 80023ce:	f000 f887 	bl	80024e0 <__sinit>
 80023d2:	4b14      	ldr	r3, [pc, #80]	; (8002424 <_fflush_r+0x6c>)
 80023d4:	429c      	cmp	r4, r3
 80023d6:	d11b      	bne.n	8002410 <_fflush_r+0x58>
 80023d8:	686c      	ldr	r4, [r5, #4]
 80023da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0ef      	beq.n	80023c2 <_fflush_r+0xa>
 80023e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80023e4:	07d0      	lsls	r0, r2, #31
 80023e6:	d404      	bmi.n	80023f2 <_fflush_r+0x3a>
 80023e8:	0599      	lsls	r1, r3, #22
 80023ea:	d402      	bmi.n	80023f2 <_fflush_r+0x3a>
 80023ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80023ee:	f000 f915 	bl	800261c <__retarget_lock_acquire_recursive>
 80023f2:	4628      	mov	r0, r5
 80023f4:	4621      	mov	r1, r4
 80023f6:	f7ff ff59 	bl	80022ac <__sflush_r>
 80023fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80023fc:	07da      	lsls	r2, r3, #31
 80023fe:	4605      	mov	r5, r0
 8002400:	d4e0      	bmi.n	80023c4 <_fflush_r+0xc>
 8002402:	89a3      	ldrh	r3, [r4, #12]
 8002404:	059b      	lsls	r3, r3, #22
 8002406:	d4dd      	bmi.n	80023c4 <_fflush_r+0xc>
 8002408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800240a:	f000 f908 	bl	800261e <__retarget_lock_release_recursive>
 800240e:	e7d9      	b.n	80023c4 <_fflush_r+0xc>
 8002410:	4b05      	ldr	r3, [pc, #20]	; (8002428 <_fflush_r+0x70>)
 8002412:	429c      	cmp	r4, r3
 8002414:	d101      	bne.n	800241a <_fflush_r+0x62>
 8002416:	68ac      	ldr	r4, [r5, #8]
 8002418:	e7df      	b.n	80023da <_fflush_r+0x22>
 800241a:	4b04      	ldr	r3, [pc, #16]	; (800242c <_fflush_r+0x74>)
 800241c:	429c      	cmp	r4, r3
 800241e:	bf08      	it	eq
 8002420:	68ec      	ldreq	r4, [r5, #12]
 8002422:	e7da      	b.n	80023da <_fflush_r+0x22>
 8002424:	08002bf4 	.word	0x08002bf4
 8002428:	08002c14 	.word	0x08002c14
 800242c:	08002bd4 	.word	0x08002bd4

08002430 <std>:
 8002430:	2300      	movs	r3, #0
 8002432:	b510      	push	{r4, lr}
 8002434:	4604      	mov	r4, r0
 8002436:	e9c0 3300 	strd	r3, r3, [r0]
 800243a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800243e:	6083      	str	r3, [r0, #8]
 8002440:	8181      	strh	r1, [r0, #12]
 8002442:	6643      	str	r3, [r0, #100]	; 0x64
 8002444:	81c2      	strh	r2, [r0, #14]
 8002446:	6183      	str	r3, [r0, #24]
 8002448:	4619      	mov	r1, r3
 800244a:	2208      	movs	r2, #8
 800244c:	305c      	adds	r0, #92	; 0x5c
 800244e:	f7ff fb6f 	bl	8001b30 <memset>
 8002452:	4b05      	ldr	r3, [pc, #20]	; (8002468 <std+0x38>)
 8002454:	6263      	str	r3, [r4, #36]	; 0x24
 8002456:	4b05      	ldr	r3, [pc, #20]	; (800246c <std+0x3c>)
 8002458:	62a3      	str	r3, [r4, #40]	; 0x28
 800245a:	4b05      	ldr	r3, [pc, #20]	; (8002470 <std+0x40>)
 800245c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800245e:	4b05      	ldr	r3, [pc, #20]	; (8002474 <std+0x44>)
 8002460:	6224      	str	r4, [r4, #32]
 8002462:	6323      	str	r3, [r4, #48]	; 0x30
 8002464:	bd10      	pop	{r4, pc}
 8002466:	bf00      	nop
 8002468:	08002955 	.word	0x08002955
 800246c:	08002977 	.word	0x08002977
 8002470:	080029af 	.word	0x080029af
 8002474:	080029d3 	.word	0x080029d3

08002478 <_cleanup_r>:
 8002478:	4901      	ldr	r1, [pc, #4]	; (8002480 <_cleanup_r+0x8>)
 800247a:	f000 b8af 	b.w	80025dc <_fwalk_reent>
 800247e:	bf00      	nop
 8002480:	080023b9 	.word	0x080023b9

08002484 <__sfmoreglue>:
 8002484:	b570      	push	{r4, r5, r6, lr}
 8002486:	2268      	movs	r2, #104	; 0x68
 8002488:	1e4d      	subs	r5, r1, #1
 800248a:	4355      	muls	r5, r2
 800248c:	460e      	mov	r6, r1
 800248e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002492:	f000 f997 	bl	80027c4 <_malloc_r>
 8002496:	4604      	mov	r4, r0
 8002498:	b140      	cbz	r0, 80024ac <__sfmoreglue+0x28>
 800249a:	2100      	movs	r1, #0
 800249c:	e9c0 1600 	strd	r1, r6, [r0]
 80024a0:	300c      	adds	r0, #12
 80024a2:	60a0      	str	r0, [r4, #8]
 80024a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80024a8:	f7ff fb42 	bl	8001b30 <memset>
 80024ac:	4620      	mov	r0, r4
 80024ae:	bd70      	pop	{r4, r5, r6, pc}

080024b0 <__sfp_lock_acquire>:
 80024b0:	4801      	ldr	r0, [pc, #4]	; (80024b8 <__sfp_lock_acquire+0x8>)
 80024b2:	f000 b8b3 	b.w	800261c <__retarget_lock_acquire_recursive>
 80024b6:	bf00      	nop
 80024b8:	200000a1 	.word	0x200000a1

080024bc <__sfp_lock_release>:
 80024bc:	4801      	ldr	r0, [pc, #4]	; (80024c4 <__sfp_lock_release+0x8>)
 80024be:	f000 b8ae 	b.w	800261e <__retarget_lock_release_recursive>
 80024c2:	bf00      	nop
 80024c4:	200000a1 	.word	0x200000a1

080024c8 <__sinit_lock_acquire>:
 80024c8:	4801      	ldr	r0, [pc, #4]	; (80024d0 <__sinit_lock_acquire+0x8>)
 80024ca:	f000 b8a7 	b.w	800261c <__retarget_lock_acquire_recursive>
 80024ce:	bf00      	nop
 80024d0:	200000a2 	.word	0x200000a2

080024d4 <__sinit_lock_release>:
 80024d4:	4801      	ldr	r0, [pc, #4]	; (80024dc <__sinit_lock_release+0x8>)
 80024d6:	f000 b8a2 	b.w	800261e <__retarget_lock_release_recursive>
 80024da:	bf00      	nop
 80024dc:	200000a2 	.word	0x200000a2

080024e0 <__sinit>:
 80024e0:	b510      	push	{r4, lr}
 80024e2:	4604      	mov	r4, r0
 80024e4:	f7ff fff0 	bl	80024c8 <__sinit_lock_acquire>
 80024e8:	69a3      	ldr	r3, [r4, #24]
 80024ea:	b11b      	cbz	r3, 80024f4 <__sinit+0x14>
 80024ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024f0:	f7ff bff0 	b.w	80024d4 <__sinit_lock_release>
 80024f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80024f8:	6523      	str	r3, [r4, #80]	; 0x50
 80024fa:	4b13      	ldr	r3, [pc, #76]	; (8002548 <__sinit+0x68>)
 80024fc:	4a13      	ldr	r2, [pc, #76]	; (800254c <__sinit+0x6c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	62a2      	str	r2, [r4, #40]	; 0x28
 8002502:	42a3      	cmp	r3, r4
 8002504:	bf04      	itt	eq
 8002506:	2301      	moveq	r3, #1
 8002508:	61a3      	streq	r3, [r4, #24]
 800250a:	4620      	mov	r0, r4
 800250c:	f000 f820 	bl	8002550 <__sfp>
 8002510:	6060      	str	r0, [r4, #4]
 8002512:	4620      	mov	r0, r4
 8002514:	f000 f81c 	bl	8002550 <__sfp>
 8002518:	60a0      	str	r0, [r4, #8]
 800251a:	4620      	mov	r0, r4
 800251c:	f000 f818 	bl	8002550 <__sfp>
 8002520:	2200      	movs	r2, #0
 8002522:	60e0      	str	r0, [r4, #12]
 8002524:	2104      	movs	r1, #4
 8002526:	6860      	ldr	r0, [r4, #4]
 8002528:	f7ff ff82 	bl	8002430 <std>
 800252c:	68a0      	ldr	r0, [r4, #8]
 800252e:	2201      	movs	r2, #1
 8002530:	2109      	movs	r1, #9
 8002532:	f7ff ff7d 	bl	8002430 <std>
 8002536:	68e0      	ldr	r0, [r4, #12]
 8002538:	2202      	movs	r2, #2
 800253a:	2112      	movs	r1, #18
 800253c:	f7ff ff78 	bl	8002430 <std>
 8002540:	2301      	movs	r3, #1
 8002542:	61a3      	str	r3, [r4, #24]
 8002544:	e7d2      	b.n	80024ec <__sinit+0xc>
 8002546:	bf00      	nop
 8002548:	08002b9c 	.word	0x08002b9c
 800254c:	08002479 	.word	0x08002479

08002550 <__sfp>:
 8002550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002552:	4607      	mov	r7, r0
 8002554:	f7ff ffac 	bl	80024b0 <__sfp_lock_acquire>
 8002558:	4b1e      	ldr	r3, [pc, #120]	; (80025d4 <__sfp+0x84>)
 800255a:	681e      	ldr	r6, [r3, #0]
 800255c:	69b3      	ldr	r3, [r6, #24]
 800255e:	b913      	cbnz	r3, 8002566 <__sfp+0x16>
 8002560:	4630      	mov	r0, r6
 8002562:	f7ff ffbd 	bl	80024e0 <__sinit>
 8002566:	3648      	adds	r6, #72	; 0x48
 8002568:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800256c:	3b01      	subs	r3, #1
 800256e:	d503      	bpl.n	8002578 <__sfp+0x28>
 8002570:	6833      	ldr	r3, [r6, #0]
 8002572:	b30b      	cbz	r3, 80025b8 <__sfp+0x68>
 8002574:	6836      	ldr	r6, [r6, #0]
 8002576:	e7f7      	b.n	8002568 <__sfp+0x18>
 8002578:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800257c:	b9d5      	cbnz	r5, 80025b4 <__sfp+0x64>
 800257e:	4b16      	ldr	r3, [pc, #88]	; (80025d8 <__sfp+0x88>)
 8002580:	60e3      	str	r3, [r4, #12]
 8002582:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002586:	6665      	str	r5, [r4, #100]	; 0x64
 8002588:	f000 f847 	bl	800261a <__retarget_lock_init_recursive>
 800258c:	f7ff ff96 	bl	80024bc <__sfp_lock_release>
 8002590:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002594:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002598:	6025      	str	r5, [r4, #0]
 800259a:	61a5      	str	r5, [r4, #24]
 800259c:	2208      	movs	r2, #8
 800259e:	4629      	mov	r1, r5
 80025a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80025a4:	f7ff fac4 	bl	8001b30 <memset>
 80025a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80025ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80025b0:	4620      	mov	r0, r4
 80025b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025b4:	3468      	adds	r4, #104	; 0x68
 80025b6:	e7d9      	b.n	800256c <__sfp+0x1c>
 80025b8:	2104      	movs	r1, #4
 80025ba:	4638      	mov	r0, r7
 80025bc:	f7ff ff62 	bl	8002484 <__sfmoreglue>
 80025c0:	4604      	mov	r4, r0
 80025c2:	6030      	str	r0, [r6, #0]
 80025c4:	2800      	cmp	r0, #0
 80025c6:	d1d5      	bne.n	8002574 <__sfp+0x24>
 80025c8:	f7ff ff78 	bl	80024bc <__sfp_lock_release>
 80025cc:	230c      	movs	r3, #12
 80025ce:	603b      	str	r3, [r7, #0]
 80025d0:	e7ee      	b.n	80025b0 <__sfp+0x60>
 80025d2:	bf00      	nop
 80025d4:	08002b9c 	.word	0x08002b9c
 80025d8:	ffff0001 	.word	0xffff0001

080025dc <_fwalk_reent>:
 80025dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025e0:	4606      	mov	r6, r0
 80025e2:	4688      	mov	r8, r1
 80025e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80025e8:	2700      	movs	r7, #0
 80025ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80025ee:	f1b9 0901 	subs.w	r9, r9, #1
 80025f2:	d505      	bpl.n	8002600 <_fwalk_reent+0x24>
 80025f4:	6824      	ldr	r4, [r4, #0]
 80025f6:	2c00      	cmp	r4, #0
 80025f8:	d1f7      	bne.n	80025ea <_fwalk_reent+0xe>
 80025fa:	4638      	mov	r0, r7
 80025fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002600:	89ab      	ldrh	r3, [r5, #12]
 8002602:	2b01      	cmp	r3, #1
 8002604:	d907      	bls.n	8002616 <_fwalk_reent+0x3a>
 8002606:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800260a:	3301      	adds	r3, #1
 800260c:	d003      	beq.n	8002616 <_fwalk_reent+0x3a>
 800260e:	4629      	mov	r1, r5
 8002610:	4630      	mov	r0, r6
 8002612:	47c0      	blx	r8
 8002614:	4307      	orrs	r7, r0
 8002616:	3568      	adds	r5, #104	; 0x68
 8002618:	e7e9      	b.n	80025ee <_fwalk_reent+0x12>

0800261a <__retarget_lock_init_recursive>:
 800261a:	4770      	bx	lr

0800261c <__retarget_lock_acquire_recursive>:
 800261c:	4770      	bx	lr

0800261e <__retarget_lock_release_recursive>:
 800261e:	4770      	bx	lr

08002620 <__swhatbuf_r>:
 8002620:	b570      	push	{r4, r5, r6, lr}
 8002622:	460e      	mov	r6, r1
 8002624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002628:	2900      	cmp	r1, #0
 800262a:	b096      	sub	sp, #88	; 0x58
 800262c:	4614      	mov	r4, r2
 800262e:	461d      	mov	r5, r3
 8002630:	da08      	bge.n	8002644 <__swhatbuf_r+0x24>
 8002632:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002636:	2200      	movs	r2, #0
 8002638:	602a      	str	r2, [r5, #0]
 800263a:	061a      	lsls	r2, r3, #24
 800263c:	d410      	bmi.n	8002660 <__swhatbuf_r+0x40>
 800263e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002642:	e00e      	b.n	8002662 <__swhatbuf_r+0x42>
 8002644:	466a      	mov	r2, sp
 8002646:	f000 f9eb 	bl	8002a20 <_fstat_r>
 800264a:	2800      	cmp	r0, #0
 800264c:	dbf1      	blt.n	8002632 <__swhatbuf_r+0x12>
 800264e:	9a01      	ldr	r2, [sp, #4]
 8002650:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002654:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002658:	425a      	negs	r2, r3
 800265a:	415a      	adcs	r2, r3
 800265c:	602a      	str	r2, [r5, #0]
 800265e:	e7ee      	b.n	800263e <__swhatbuf_r+0x1e>
 8002660:	2340      	movs	r3, #64	; 0x40
 8002662:	2000      	movs	r0, #0
 8002664:	6023      	str	r3, [r4, #0]
 8002666:	b016      	add	sp, #88	; 0x58
 8002668:	bd70      	pop	{r4, r5, r6, pc}
	...

0800266c <__smakebuf_r>:
 800266c:	898b      	ldrh	r3, [r1, #12]
 800266e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002670:	079d      	lsls	r5, r3, #30
 8002672:	4606      	mov	r6, r0
 8002674:	460c      	mov	r4, r1
 8002676:	d507      	bpl.n	8002688 <__smakebuf_r+0x1c>
 8002678:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800267c:	6023      	str	r3, [r4, #0]
 800267e:	6123      	str	r3, [r4, #16]
 8002680:	2301      	movs	r3, #1
 8002682:	6163      	str	r3, [r4, #20]
 8002684:	b002      	add	sp, #8
 8002686:	bd70      	pop	{r4, r5, r6, pc}
 8002688:	ab01      	add	r3, sp, #4
 800268a:	466a      	mov	r2, sp
 800268c:	f7ff ffc8 	bl	8002620 <__swhatbuf_r>
 8002690:	9900      	ldr	r1, [sp, #0]
 8002692:	4605      	mov	r5, r0
 8002694:	4630      	mov	r0, r6
 8002696:	f000 f895 	bl	80027c4 <_malloc_r>
 800269a:	b948      	cbnz	r0, 80026b0 <__smakebuf_r+0x44>
 800269c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026a0:	059a      	lsls	r2, r3, #22
 80026a2:	d4ef      	bmi.n	8002684 <__smakebuf_r+0x18>
 80026a4:	f023 0303 	bic.w	r3, r3, #3
 80026a8:	f043 0302 	orr.w	r3, r3, #2
 80026ac:	81a3      	strh	r3, [r4, #12]
 80026ae:	e7e3      	b.n	8002678 <__smakebuf_r+0xc>
 80026b0:	4b0d      	ldr	r3, [pc, #52]	; (80026e8 <__smakebuf_r+0x7c>)
 80026b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80026b4:	89a3      	ldrh	r3, [r4, #12]
 80026b6:	6020      	str	r0, [r4, #0]
 80026b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026bc:	81a3      	strh	r3, [r4, #12]
 80026be:	9b00      	ldr	r3, [sp, #0]
 80026c0:	6163      	str	r3, [r4, #20]
 80026c2:	9b01      	ldr	r3, [sp, #4]
 80026c4:	6120      	str	r0, [r4, #16]
 80026c6:	b15b      	cbz	r3, 80026e0 <__smakebuf_r+0x74>
 80026c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80026cc:	4630      	mov	r0, r6
 80026ce:	f000 f9b9 	bl	8002a44 <_isatty_r>
 80026d2:	b128      	cbz	r0, 80026e0 <__smakebuf_r+0x74>
 80026d4:	89a3      	ldrh	r3, [r4, #12]
 80026d6:	f023 0303 	bic.w	r3, r3, #3
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	81a3      	strh	r3, [r4, #12]
 80026e0:	89a0      	ldrh	r0, [r4, #12]
 80026e2:	4305      	orrs	r5, r0
 80026e4:	81a5      	strh	r5, [r4, #12]
 80026e6:	e7cd      	b.n	8002684 <__smakebuf_r+0x18>
 80026e8:	08002479 	.word	0x08002479

080026ec <_free_r>:
 80026ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80026ee:	2900      	cmp	r1, #0
 80026f0:	d044      	beq.n	800277c <_free_r+0x90>
 80026f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026f6:	9001      	str	r0, [sp, #4]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f1a1 0404 	sub.w	r4, r1, #4
 80026fe:	bfb8      	it	lt
 8002700:	18e4      	addlt	r4, r4, r3
 8002702:	f000 f9c1 	bl	8002a88 <__malloc_lock>
 8002706:	4a1e      	ldr	r2, [pc, #120]	; (8002780 <_free_r+0x94>)
 8002708:	9801      	ldr	r0, [sp, #4]
 800270a:	6813      	ldr	r3, [r2, #0]
 800270c:	b933      	cbnz	r3, 800271c <_free_r+0x30>
 800270e:	6063      	str	r3, [r4, #4]
 8002710:	6014      	str	r4, [r2, #0]
 8002712:	b003      	add	sp, #12
 8002714:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002718:	f000 b9bc 	b.w	8002a94 <__malloc_unlock>
 800271c:	42a3      	cmp	r3, r4
 800271e:	d908      	bls.n	8002732 <_free_r+0x46>
 8002720:	6825      	ldr	r5, [r4, #0]
 8002722:	1961      	adds	r1, r4, r5
 8002724:	428b      	cmp	r3, r1
 8002726:	bf01      	itttt	eq
 8002728:	6819      	ldreq	r1, [r3, #0]
 800272a:	685b      	ldreq	r3, [r3, #4]
 800272c:	1949      	addeq	r1, r1, r5
 800272e:	6021      	streq	r1, [r4, #0]
 8002730:	e7ed      	b.n	800270e <_free_r+0x22>
 8002732:	461a      	mov	r2, r3
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	b10b      	cbz	r3, 800273c <_free_r+0x50>
 8002738:	42a3      	cmp	r3, r4
 800273a:	d9fa      	bls.n	8002732 <_free_r+0x46>
 800273c:	6811      	ldr	r1, [r2, #0]
 800273e:	1855      	adds	r5, r2, r1
 8002740:	42a5      	cmp	r5, r4
 8002742:	d10b      	bne.n	800275c <_free_r+0x70>
 8002744:	6824      	ldr	r4, [r4, #0]
 8002746:	4421      	add	r1, r4
 8002748:	1854      	adds	r4, r2, r1
 800274a:	42a3      	cmp	r3, r4
 800274c:	6011      	str	r1, [r2, #0]
 800274e:	d1e0      	bne.n	8002712 <_free_r+0x26>
 8002750:	681c      	ldr	r4, [r3, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	6053      	str	r3, [r2, #4]
 8002756:	4421      	add	r1, r4
 8002758:	6011      	str	r1, [r2, #0]
 800275a:	e7da      	b.n	8002712 <_free_r+0x26>
 800275c:	d902      	bls.n	8002764 <_free_r+0x78>
 800275e:	230c      	movs	r3, #12
 8002760:	6003      	str	r3, [r0, #0]
 8002762:	e7d6      	b.n	8002712 <_free_r+0x26>
 8002764:	6825      	ldr	r5, [r4, #0]
 8002766:	1961      	adds	r1, r4, r5
 8002768:	428b      	cmp	r3, r1
 800276a:	bf04      	itt	eq
 800276c:	6819      	ldreq	r1, [r3, #0]
 800276e:	685b      	ldreq	r3, [r3, #4]
 8002770:	6063      	str	r3, [r4, #4]
 8002772:	bf04      	itt	eq
 8002774:	1949      	addeq	r1, r1, r5
 8002776:	6021      	streq	r1, [r4, #0]
 8002778:	6054      	str	r4, [r2, #4]
 800277a:	e7ca      	b.n	8002712 <_free_r+0x26>
 800277c:	b003      	add	sp, #12
 800277e:	bd30      	pop	{r4, r5, pc}
 8002780:	200000a4 	.word	0x200000a4

08002784 <sbrk_aligned>:
 8002784:	b570      	push	{r4, r5, r6, lr}
 8002786:	4e0e      	ldr	r6, [pc, #56]	; (80027c0 <sbrk_aligned+0x3c>)
 8002788:	460c      	mov	r4, r1
 800278a:	6831      	ldr	r1, [r6, #0]
 800278c:	4605      	mov	r5, r0
 800278e:	b911      	cbnz	r1, 8002796 <sbrk_aligned+0x12>
 8002790:	f000 f88c 	bl	80028ac <_sbrk_r>
 8002794:	6030      	str	r0, [r6, #0]
 8002796:	4621      	mov	r1, r4
 8002798:	4628      	mov	r0, r5
 800279a:	f000 f887 	bl	80028ac <_sbrk_r>
 800279e:	1c43      	adds	r3, r0, #1
 80027a0:	d00a      	beq.n	80027b8 <sbrk_aligned+0x34>
 80027a2:	1cc4      	adds	r4, r0, #3
 80027a4:	f024 0403 	bic.w	r4, r4, #3
 80027a8:	42a0      	cmp	r0, r4
 80027aa:	d007      	beq.n	80027bc <sbrk_aligned+0x38>
 80027ac:	1a21      	subs	r1, r4, r0
 80027ae:	4628      	mov	r0, r5
 80027b0:	f000 f87c 	bl	80028ac <_sbrk_r>
 80027b4:	3001      	adds	r0, #1
 80027b6:	d101      	bne.n	80027bc <sbrk_aligned+0x38>
 80027b8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80027bc:	4620      	mov	r0, r4
 80027be:	bd70      	pop	{r4, r5, r6, pc}
 80027c0:	200000a8 	.word	0x200000a8

080027c4 <_malloc_r>:
 80027c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027c8:	1ccd      	adds	r5, r1, #3
 80027ca:	f025 0503 	bic.w	r5, r5, #3
 80027ce:	3508      	adds	r5, #8
 80027d0:	2d0c      	cmp	r5, #12
 80027d2:	bf38      	it	cc
 80027d4:	250c      	movcc	r5, #12
 80027d6:	2d00      	cmp	r5, #0
 80027d8:	4607      	mov	r7, r0
 80027da:	db01      	blt.n	80027e0 <_malloc_r+0x1c>
 80027dc:	42a9      	cmp	r1, r5
 80027de:	d905      	bls.n	80027ec <_malloc_r+0x28>
 80027e0:	230c      	movs	r3, #12
 80027e2:	603b      	str	r3, [r7, #0]
 80027e4:	2600      	movs	r6, #0
 80027e6:	4630      	mov	r0, r6
 80027e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027ec:	4e2e      	ldr	r6, [pc, #184]	; (80028a8 <_malloc_r+0xe4>)
 80027ee:	f000 f94b 	bl	8002a88 <__malloc_lock>
 80027f2:	6833      	ldr	r3, [r6, #0]
 80027f4:	461c      	mov	r4, r3
 80027f6:	bb34      	cbnz	r4, 8002846 <_malloc_r+0x82>
 80027f8:	4629      	mov	r1, r5
 80027fa:	4638      	mov	r0, r7
 80027fc:	f7ff ffc2 	bl	8002784 <sbrk_aligned>
 8002800:	1c43      	adds	r3, r0, #1
 8002802:	4604      	mov	r4, r0
 8002804:	d14d      	bne.n	80028a2 <_malloc_r+0xde>
 8002806:	6834      	ldr	r4, [r6, #0]
 8002808:	4626      	mov	r6, r4
 800280a:	2e00      	cmp	r6, #0
 800280c:	d140      	bne.n	8002890 <_malloc_r+0xcc>
 800280e:	6823      	ldr	r3, [r4, #0]
 8002810:	4631      	mov	r1, r6
 8002812:	4638      	mov	r0, r7
 8002814:	eb04 0803 	add.w	r8, r4, r3
 8002818:	f000 f848 	bl	80028ac <_sbrk_r>
 800281c:	4580      	cmp	r8, r0
 800281e:	d13a      	bne.n	8002896 <_malloc_r+0xd2>
 8002820:	6821      	ldr	r1, [r4, #0]
 8002822:	3503      	adds	r5, #3
 8002824:	1a6d      	subs	r5, r5, r1
 8002826:	f025 0503 	bic.w	r5, r5, #3
 800282a:	3508      	adds	r5, #8
 800282c:	2d0c      	cmp	r5, #12
 800282e:	bf38      	it	cc
 8002830:	250c      	movcc	r5, #12
 8002832:	4629      	mov	r1, r5
 8002834:	4638      	mov	r0, r7
 8002836:	f7ff ffa5 	bl	8002784 <sbrk_aligned>
 800283a:	3001      	adds	r0, #1
 800283c:	d02b      	beq.n	8002896 <_malloc_r+0xd2>
 800283e:	6823      	ldr	r3, [r4, #0]
 8002840:	442b      	add	r3, r5
 8002842:	6023      	str	r3, [r4, #0]
 8002844:	e00e      	b.n	8002864 <_malloc_r+0xa0>
 8002846:	6822      	ldr	r2, [r4, #0]
 8002848:	1b52      	subs	r2, r2, r5
 800284a:	d41e      	bmi.n	800288a <_malloc_r+0xc6>
 800284c:	2a0b      	cmp	r2, #11
 800284e:	d916      	bls.n	800287e <_malloc_r+0xba>
 8002850:	1961      	adds	r1, r4, r5
 8002852:	42a3      	cmp	r3, r4
 8002854:	6025      	str	r5, [r4, #0]
 8002856:	bf18      	it	ne
 8002858:	6059      	strne	r1, [r3, #4]
 800285a:	6863      	ldr	r3, [r4, #4]
 800285c:	bf08      	it	eq
 800285e:	6031      	streq	r1, [r6, #0]
 8002860:	5162      	str	r2, [r4, r5]
 8002862:	604b      	str	r3, [r1, #4]
 8002864:	4638      	mov	r0, r7
 8002866:	f104 060b 	add.w	r6, r4, #11
 800286a:	f000 f913 	bl	8002a94 <__malloc_unlock>
 800286e:	f026 0607 	bic.w	r6, r6, #7
 8002872:	1d23      	adds	r3, r4, #4
 8002874:	1af2      	subs	r2, r6, r3
 8002876:	d0b6      	beq.n	80027e6 <_malloc_r+0x22>
 8002878:	1b9b      	subs	r3, r3, r6
 800287a:	50a3      	str	r3, [r4, r2]
 800287c:	e7b3      	b.n	80027e6 <_malloc_r+0x22>
 800287e:	6862      	ldr	r2, [r4, #4]
 8002880:	42a3      	cmp	r3, r4
 8002882:	bf0c      	ite	eq
 8002884:	6032      	streq	r2, [r6, #0]
 8002886:	605a      	strne	r2, [r3, #4]
 8002888:	e7ec      	b.n	8002864 <_malloc_r+0xa0>
 800288a:	4623      	mov	r3, r4
 800288c:	6864      	ldr	r4, [r4, #4]
 800288e:	e7b2      	b.n	80027f6 <_malloc_r+0x32>
 8002890:	4634      	mov	r4, r6
 8002892:	6876      	ldr	r6, [r6, #4]
 8002894:	e7b9      	b.n	800280a <_malloc_r+0x46>
 8002896:	230c      	movs	r3, #12
 8002898:	603b      	str	r3, [r7, #0]
 800289a:	4638      	mov	r0, r7
 800289c:	f000 f8fa 	bl	8002a94 <__malloc_unlock>
 80028a0:	e7a1      	b.n	80027e6 <_malloc_r+0x22>
 80028a2:	6025      	str	r5, [r4, #0]
 80028a4:	e7de      	b.n	8002864 <_malloc_r+0xa0>
 80028a6:	bf00      	nop
 80028a8:	200000a4 	.word	0x200000a4

080028ac <_sbrk_r>:
 80028ac:	b538      	push	{r3, r4, r5, lr}
 80028ae:	4d06      	ldr	r5, [pc, #24]	; (80028c8 <_sbrk_r+0x1c>)
 80028b0:	2300      	movs	r3, #0
 80028b2:	4604      	mov	r4, r0
 80028b4:	4608      	mov	r0, r1
 80028b6:	602b      	str	r3, [r5, #0]
 80028b8:	f7fe f83c 	bl	8000934 <_sbrk>
 80028bc:	1c43      	adds	r3, r0, #1
 80028be:	d102      	bne.n	80028c6 <_sbrk_r+0x1a>
 80028c0:	682b      	ldr	r3, [r5, #0]
 80028c2:	b103      	cbz	r3, 80028c6 <_sbrk_r+0x1a>
 80028c4:	6023      	str	r3, [r4, #0]
 80028c6:	bd38      	pop	{r3, r4, r5, pc}
 80028c8:	200000ac 	.word	0x200000ac

080028cc <_raise_r>:
 80028cc:	291f      	cmp	r1, #31
 80028ce:	b538      	push	{r3, r4, r5, lr}
 80028d0:	4604      	mov	r4, r0
 80028d2:	460d      	mov	r5, r1
 80028d4:	d904      	bls.n	80028e0 <_raise_r+0x14>
 80028d6:	2316      	movs	r3, #22
 80028d8:	6003      	str	r3, [r0, #0]
 80028da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028de:	bd38      	pop	{r3, r4, r5, pc}
 80028e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80028e2:	b112      	cbz	r2, 80028ea <_raise_r+0x1e>
 80028e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80028e8:	b94b      	cbnz	r3, 80028fe <_raise_r+0x32>
 80028ea:	4620      	mov	r0, r4
 80028ec:	f000 f830 	bl	8002950 <_getpid_r>
 80028f0:	462a      	mov	r2, r5
 80028f2:	4601      	mov	r1, r0
 80028f4:	4620      	mov	r0, r4
 80028f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80028fa:	f000 b817 	b.w	800292c <_kill_r>
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d00a      	beq.n	8002918 <_raise_r+0x4c>
 8002902:	1c59      	adds	r1, r3, #1
 8002904:	d103      	bne.n	800290e <_raise_r+0x42>
 8002906:	2316      	movs	r3, #22
 8002908:	6003      	str	r3, [r0, #0]
 800290a:	2001      	movs	r0, #1
 800290c:	e7e7      	b.n	80028de <_raise_r+0x12>
 800290e:	2400      	movs	r4, #0
 8002910:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002914:	4628      	mov	r0, r5
 8002916:	4798      	blx	r3
 8002918:	2000      	movs	r0, #0
 800291a:	e7e0      	b.n	80028de <_raise_r+0x12>

0800291c <raise>:
 800291c:	4b02      	ldr	r3, [pc, #8]	; (8002928 <raise+0xc>)
 800291e:	4601      	mov	r1, r0
 8002920:	6818      	ldr	r0, [r3, #0]
 8002922:	f7ff bfd3 	b.w	80028cc <_raise_r>
 8002926:	bf00      	nop
 8002928:	20000018 	.word	0x20000018

0800292c <_kill_r>:
 800292c:	b538      	push	{r3, r4, r5, lr}
 800292e:	4d07      	ldr	r5, [pc, #28]	; (800294c <_kill_r+0x20>)
 8002930:	2300      	movs	r3, #0
 8002932:	4604      	mov	r4, r0
 8002934:	4608      	mov	r0, r1
 8002936:	4611      	mov	r1, r2
 8002938:	602b      	str	r3, [r5, #0]
 800293a:	f7fd ff73 	bl	8000824 <_kill>
 800293e:	1c43      	adds	r3, r0, #1
 8002940:	d102      	bne.n	8002948 <_kill_r+0x1c>
 8002942:	682b      	ldr	r3, [r5, #0]
 8002944:	b103      	cbz	r3, 8002948 <_kill_r+0x1c>
 8002946:	6023      	str	r3, [r4, #0]
 8002948:	bd38      	pop	{r3, r4, r5, pc}
 800294a:	bf00      	nop
 800294c:	200000ac 	.word	0x200000ac

08002950 <_getpid_r>:
 8002950:	f7fd bf60 	b.w	8000814 <_getpid>

08002954 <__sread>:
 8002954:	b510      	push	{r4, lr}
 8002956:	460c      	mov	r4, r1
 8002958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800295c:	f000 f8a0 	bl	8002aa0 <_read_r>
 8002960:	2800      	cmp	r0, #0
 8002962:	bfab      	itete	ge
 8002964:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002966:	89a3      	ldrhlt	r3, [r4, #12]
 8002968:	181b      	addge	r3, r3, r0
 800296a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800296e:	bfac      	ite	ge
 8002970:	6563      	strge	r3, [r4, #84]	; 0x54
 8002972:	81a3      	strhlt	r3, [r4, #12]
 8002974:	bd10      	pop	{r4, pc}

08002976 <__swrite>:
 8002976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800297a:	461f      	mov	r7, r3
 800297c:	898b      	ldrh	r3, [r1, #12]
 800297e:	05db      	lsls	r3, r3, #23
 8002980:	4605      	mov	r5, r0
 8002982:	460c      	mov	r4, r1
 8002984:	4616      	mov	r6, r2
 8002986:	d505      	bpl.n	8002994 <__swrite+0x1e>
 8002988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800298c:	2302      	movs	r3, #2
 800298e:	2200      	movs	r2, #0
 8002990:	f000 f868 	bl	8002a64 <_lseek_r>
 8002994:	89a3      	ldrh	r3, [r4, #12]
 8002996:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800299a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800299e:	81a3      	strh	r3, [r4, #12]
 80029a0:	4632      	mov	r2, r6
 80029a2:	463b      	mov	r3, r7
 80029a4:	4628      	mov	r0, r5
 80029a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029aa:	f000 b817 	b.w	80029dc <_write_r>

080029ae <__sseek>:
 80029ae:	b510      	push	{r4, lr}
 80029b0:	460c      	mov	r4, r1
 80029b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029b6:	f000 f855 	bl	8002a64 <_lseek_r>
 80029ba:	1c43      	adds	r3, r0, #1
 80029bc:	89a3      	ldrh	r3, [r4, #12]
 80029be:	bf15      	itete	ne
 80029c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80029c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80029c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80029ca:	81a3      	strheq	r3, [r4, #12]
 80029cc:	bf18      	it	ne
 80029ce:	81a3      	strhne	r3, [r4, #12]
 80029d0:	bd10      	pop	{r4, pc}

080029d2 <__sclose>:
 80029d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029d6:	f000 b813 	b.w	8002a00 <_close_r>
	...

080029dc <_write_r>:
 80029dc:	b538      	push	{r3, r4, r5, lr}
 80029de:	4d07      	ldr	r5, [pc, #28]	; (80029fc <_write_r+0x20>)
 80029e0:	4604      	mov	r4, r0
 80029e2:	4608      	mov	r0, r1
 80029e4:	4611      	mov	r1, r2
 80029e6:	2200      	movs	r2, #0
 80029e8:	602a      	str	r2, [r5, #0]
 80029ea:	461a      	mov	r2, r3
 80029ec:	f7fd ff51 	bl	8000892 <_write>
 80029f0:	1c43      	adds	r3, r0, #1
 80029f2:	d102      	bne.n	80029fa <_write_r+0x1e>
 80029f4:	682b      	ldr	r3, [r5, #0]
 80029f6:	b103      	cbz	r3, 80029fa <_write_r+0x1e>
 80029f8:	6023      	str	r3, [r4, #0]
 80029fa:	bd38      	pop	{r3, r4, r5, pc}
 80029fc:	200000ac 	.word	0x200000ac

08002a00 <_close_r>:
 8002a00:	b538      	push	{r3, r4, r5, lr}
 8002a02:	4d06      	ldr	r5, [pc, #24]	; (8002a1c <_close_r+0x1c>)
 8002a04:	2300      	movs	r3, #0
 8002a06:	4604      	mov	r4, r0
 8002a08:	4608      	mov	r0, r1
 8002a0a:	602b      	str	r3, [r5, #0]
 8002a0c:	f7fd ff5d 	bl	80008ca <_close>
 8002a10:	1c43      	adds	r3, r0, #1
 8002a12:	d102      	bne.n	8002a1a <_close_r+0x1a>
 8002a14:	682b      	ldr	r3, [r5, #0]
 8002a16:	b103      	cbz	r3, 8002a1a <_close_r+0x1a>
 8002a18:	6023      	str	r3, [r4, #0]
 8002a1a:	bd38      	pop	{r3, r4, r5, pc}
 8002a1c:	200000ac 	.word	0x200000ac

08002a20 <_fstat_r>:
 8002a20:	b538      	push	{r3, r4, r5, lr}
 8002a22:	4d07      	ldr	r5, [pc, #28]	; (8002a40 <_fstat_r+0x20>)
 8002a24:	2300      	movs	r3, #0
 8002a26:	4604      	mov	r4, r0
 8002a28:	4608      	mov	r0, r1
 8002a2a:	4611      	mov	r1, r2
 8002a2c:	602b      	str	r3, [r5, #0]
 8002a2e:	f7fd ff58 	bl	80008e2 <_fstat>
 8002a32:	1c43      	adds	r3, r0, #1
 8002a34:	d102      	bne.n	8002a3c <_fstat_r+0x1c>
 8002a36:	682b      	ldr	r3, [r5, #0]
 8002a38:	b103      	cbz	r3, 8002a3c <_fstat_r+0x1c>
 8002a3a:	6023      	str	r3, [r4, #0]
 8002a3c:	bd38      	pop	{r3, r4, r5, pc}
 8002a3e:	bf00      	nop
 8002a40:	200000ac 	.word	0x200000ac

08002a44 <_isatty_r>:
 8002a44:	b538      	push	{r3, r4, r5, lr}
 8002a46:	4d06      	ldr	r5, [pc, #24]	; (8002a60 <_isatty_r+0x1c>)
 8002a48:	2300      	movs	r3, #0
 8002a4a:	4604      	mov	r4, r0
 8002a4c:	4608      	mov	r0, r1
 8002a4e:	602b      	str	r3, [r5, #0]
 8002a50:	f7fd ff57 	bl	8000902 <_isatty>
 8002a54:	1c43      	adds	r3, r0, #1
 8002a56:	d102      	bne.n	8002a5e <_isatty_r+0x1a>
 8002a58:	682b      	ldr	r3, [r5, #0]
 8002a5a:	b103      	cbz	r3, 8002a5e <_isatty_r+0x1a>
 8002a5c:	6023      	str	r3, [r4, #0]
 8002a5e:	bd38      	pop	{r3, r4, r5, pc}
 8002a60:	200000ac 	.word	0x200000ac

08002a64 <_lseek_r>:
 8002a64:	b538      	push	{r3, r4, r5, lr}
 8002a66:	4d07      	ldr	r5, [pc, #28]	; (8002a84 <_lseek_r+0x20>)
 8002a68:	4604      	mov	r4, r0
 8002a6a:	4608      	mov	r0, r1
 8002a6c:	4611      	mov	r1, r2
 8002a6e:	2200      	movs	r2, #0
 8002a70:	602a      	str	r2, [r5, #0]
 8002a72:	461a      	mov	r2, r3
 8002a74:	f7fd ff50 	bl	8000918 <_lseek>
 8002a78:	1c43      	adds	r3, r0, #1
 8002a7a:	d102      	bne.n	8002a82 <_lseek_r+0x1e>
 8002a7c:	682b      	ldr	r3, [r5, #0]
 8002a7e:	b103      	cbz	r3, 8002a82 <_lseek_r+0x1e>
 8002a80:	6023      	str	r3, [r4, #0]
 8002a82:	bd38      	pop	{r3, r4, r5, pc}
 8002a84:	200000ac 	.word	0x200000ac

08002a88 <__malloc_lock>:
 8002a88:	4801      	ldr	r0, [pc, #4]	; (8002a90 <__malloc_lock+0x8>)
 8002a8a:	f7ff bdc7 	b.w	800261c <__retarget_lock_acquire_recursive>
 8002a8e:	bf00      	nop
 8002a90:	200000a0 	.word	0x200000a0

08002a94 <__malloc_unlock>:
 8002a94:	4801      	ldr	r0, [pc, #4]	; (8002a9c <__malloc_unlock+0x8>)
 8002a96:	f7ff bdc2 	b.w	800261e <__retarget_lock_release_recursive>
 8002a9a:	bf00      	nop
 8002a9c:	200000a0 	.word	0x200000a0

08002aa0 <_read_r>:
 8002aa0:	b538      	push	{r3, r4, r5, lr}
 8002aa2:	4d07      	ldr	r5, [pc, #28]	; (8002ac0 <_read_r+0x20>)
 8002aa4:	4604      	mov	r4, r0
 8002aa6:	4608      	mov	r0, r1
 8002aa8:	4611      	mov	r1, r2
 8002aaa:	2200      	movs	r2, #0
 8002aac:	602a      	str	r2, [r5, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	f7fd fed2 	bl	8000858 <_read>
 8002ab4:	1c43      	adds	r3, r0, #1
 8002ab6:	d102      	bne.n	8002abe <_read_r+0x1e>
 8002ab8:	682b      	ldr	r3, [r5, #0]
 8002aba:	b103      	cbz	r3, 8002abe <_read_r+0x1e>
 8002abc:	6023      	str	r3, [r4, #0]
 8002abe:	bd38      	pop	{r3, r4, r5, pc}
 8002ac0:	200000ac 	.word	0x200000ac

08002ac4 <_init>:
 8002ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ac6:	bf00      	nop
 8002ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aca:	bc08      	pop	{r3}
 8002acc:	469e      	mov	lr, r3
 8002ace:	4770      	bx	lr

08002ad0 <_fini>:
 8002ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ad2:	bf00      	nop
 8002ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ad6:	bc08      	pop	{r3}
 8002ad8:	469e      	mov	lr, r3
 8002ada:	4770      	bx	lr
