// Seed: 4028562081
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2
);
  assign id_1 = $display(id_0);
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire  id_0,
    input uwire id_1
);
  always_ff id_3 = 1;
  assign id_3 = id_1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  assign #1 id_3 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
  initial @(negedge 1'b0 or posedge id_3 or posedge 1) id_3 = 1;
endmodule
