From eac0217dca3d9435752eee7000e2815dc847e3e2 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Tue, 17 May 2016 16:48:59 +0530
Subject: [PATCH 0904/1566] phy: zynqmp: Add DisplayPort custom functions to
 serdes driver

This patch comes from:
  https://github.com/Xilinx/linux-xlnx.git

The DisplayPort requires programming of preemphasis / voltage swing
value at runtime. These functions will be called from DisplayPort
driver when required.

This patch adds the same.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Anurag Kumar Vulisha <anuragku@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
(cherry picked from commit 3e52d4a573df8154223ed7f5143140651458921e)
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 drivers/phy/phy-zynqmp.c       |   40 ++++++++++++++++++++++++++++++++++++++++
 include/linux/phy/phy-zynqmp.h |   12 ++++++++++++
 2 files changed, 52 insertions(+), 0 deletions(-)

diff --git a/drivers/phy/phy-zynqmp.c b/drivers/phy/phy-zynqmp.c
index e14c4ec..a71fe87 100644
--- a/drivers/phy/phy-zynqmp.c
+++ b/drivers/phy/phy-zynqmp.c
@@ -128,6 +128,12 @@
 #define TX_DIG_61_OFFSET		0x4000
 #define TM_DISABLE_SCRAMBLE_ENCODER	0x0F
 
+#define L0_TX_ANA_TM_18			0x0048
+#define TX_ANA_TM_18_OFFSET		0x4000
+
+#define L0_TXPMD_TM_48			0x0CC0
+#define TXPMD_TM_48_OFFSET		0x4000
+
 #define LANE_CLK_SHARE_MASK		0x8F
 
 #define SATA_CONTROL_OFFSET		0x0100
@@ -258,6 +264,40 @@ struct xpsgtr_dev {
 	bool tx_term_fix;
 };
 
+int xpsgtr_override_deemph(struct phy *phy, u8 plvl, u8 vlvl)
+{
+	struct xpsgtr_phy *gtr_phy = phy_get_drvdata(phy);
+	struct xpsgtr_dev *gtr_dev = gtr_phy->data;
+	static u8 vs[4][4] = { { 0x2a, 0x27, 0x24, 0x20 },
+			       { 0x27, 0x23, 0x20, 0xff },
+			       { 0x24, 0x20, 0xff, 0xff },
+			       { 0xff, 0xff, 0xff, 0xff } };
+
+	writel(vs[plvl][vlvl],
+	       gtr_dev->serdes + gtr_phy->lane * TX_ANA_TM_18_OFFSET +
+	       L0_TX_ANA_TM_18);
+
+	return 0;
+}
+EXPORT_SYMBOL_GPL(xpsgtr_override_deemph);
+
+int xpsgtr_margining_factor(struct phy *phy, u8 plvl, u8 vlvl)
+{
+	struct xpsgtr_phy *gtr_phy = phy_get_drvdata(phy);
+	struct xpsgtr_dev *gtr_dev = gtr_phy->data;
+	static u8 pe[4][4] = { { 0x2, 0x2, 0x2, 0x2 },
+			       { 0x1, 0x1, 0x1, 0xff },
+			       { 0x0, 0x0, 0xff, 0xff },
+			       { 0xff, 0xff, 0xff, 0xff } };
+
+	writel(pe[plvl][vlvl],
+	       gtr_dev->serdes + gtr_phy->lane * TXPMD_TM_48_OFFSET +
+	       L0_TXPMD_TM_48);
+
+	return 0;
+}
+EXPORT_SYMBOL_GPL(xpsgtr_margining_factor);
+
 /**
  * xpsgtr_configure_pll - configures SSC settings for a lane
  * @gtr_phy: pointer to lane
diff --git a/include/linux/phy/phy-zynqmp.h b/include/linux/phy/phy-zynqmp.h
index 783a3db..8dcb15e 100644
--- a/include/linux/phy/phy-zynqmp.h
+++ b/include/linux/phy/phy-zynqmp.h
@@ -23,10 +23,22 @@ struct phy;
 
 #if defined(CONFIG_PHY_XILINX_ZYNQMP)
 
+extern int xpsgtr_override_deemph(struct phy *phy, u8 plvl, u8 vlvl);
+extern int xpsgtr_margining_factor(struct phy *phy, u8 plvl, u8 vlvl);
 extern int xpsgtr_wait_pll_lock(struct phy *phy);
 
 #else
 
+static inline int xpsgtr_override_deemph(struct phy *base, u8 plvl, u8 vlvl)
+{
+	return -ENODEV;
+}
+
+static inline int xpsgtr_margining_factor(struct phy *base, u8 plvl, u8 vlvl)
+{
+	return -ENODEV;
+}
+
 extern inline int xpsgtr_wait_pll_lock(struct phy *phy)
 {
 	return -ENODEV;
-- 
1.7.5.4

