<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">



<title>MIPS R32 Instructions</title>
<link type="text/css" rel="stylesheet" href="TAL_instructions_files/main.css">
</head><body style="width: 99%;">

<table style="table-layout: fixed; width: 100%;" border="1">
<tbody><tr align="left">
<th style="width: 170px;">Format</th>
<th style="width: 150px;">Purpose</th>
<th style="width: 400px;">Description</th>
<th style="width: 150px;">Restrictions</th>
<th style="width: 100px;">Exceptions</th>
</tr>
<tr>
<td>ADD rd, rs, rt</td>
<td>To add 32-bit integers. If an overflow occurs, then trap.</td>
<td>rd = rs + rt<br>The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result.<br>
� If the addition results in 32-bit 2�s complement arithmetic overflow, the destination register is not modified and
an Integer Overflow exception occurs.<br>
� If the addition does not overflow, the 32-bit result is placed into GPR rd.</td>
<td>None</td>
<td>Integer Overflow</td>
</tr>

<tr>
<td>ADD.S fd, fs, ft</td>
<td>To add floating point values</td>
<td>fd = fs + ft <br>
The value in FPR ft is added to the value in FPR fs. The result is calculated to infinite precision, rounded by using to
the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.
</td>
<td>The fields fs, ft, and fd must specify FPRs.</td>
<td>Unimplemented Operation, Invalid Operation, Inexact, Overflow, Underflow</td>
</tr>

<tr>
<td>ADDI rt, rs, immediate</td>
<td>To add a constant to a 32-bit integer. If overflow occurs, then trap.</td>
<td>rt = rs + immediate<br>
The 16-bit signed immediate is added to the 32-bit value in GPR rs to produce a 32-bit result.<br>
� If the addition results in 32-bit 2�s complement arithmetic overflow, the destination register is not modified and
an Integer Overflow exception occurs.<br>
� If the addition does not overflow, the 32-bit result is placed into GPR rt.</td>
<td>None</td>
<td>Integer Overflow</td>
</tr>

<tr>
<td>ADDIU rt, rs, immediate</td>
<td>To add a constant to a 32-bit integer</td>
<td>rt = rs + immediate <br>
The 16-bit signed immediate is added to the 32-bit value in GPR rs and the 32-bit arithmetic result is placed into
GPR rt.  No Integer Overflow exception occurs under any circumstances.</td>
<td>None</td>
<td>None</td>
</tr>

<tr>
<td>ADDU rd, rs, rt</td>
<td>To add 32-bit integers</td>
<td>rt = rs + rt <br> The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs and the 32-bit arithmetic result is placed into
GPR rd.
No Integer Overflow exception occurs under any circumstances.</td>
<td>None</td>
<td>None</td>
</tr>

<tr>
<td>AND rd, rs, rt</td>
<td>To do a bitwise logical AND</td>
<td>rd = rs AND rt <br>
The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical AND operation. The result is
placed into GPR rd.</td>
<td>None</td>
<td>None</td>
</tr>

<tr>
<td>ANDI rt, rs, immediate</td>
<td>To do a bitwise logical AND with a constant</td>
<td>rt = rs AND immediate <br>
The 16-bit immediate is zero-extended to the left and combined with the contents of GPR rs in a bitwise logical AND
operation. The result is placed into GPR rt.</td>
<td>None</td>
<td>None</td>
</tr>

<tr>
<td>B offset</td>
<td>To do an unconditional branch</td>
<td>B offset is the assembly idiom used to denote an unconditional
branch. The actual instruction is interpreted by the
hardware as BEQ r0, r0, offset. An 18-bit signed offset (the 16-bit
offset field shifted left 2 bits) is added to the address of the
instruction following
the branch (not the branch itself), in the branch delay slot, to form a
PC-relative effective target address. With the 18-bit signed
instruction offset, the conditional branch range is � 128 Kbytes. Use
jump (J) or jump register
(JR) instructions to branch to addresses outside this range.</td>
<td>None</td>
<td>None</td>
</tr>

<tr>
<td>BEQ rs, rt, offset</td>
<td>To compare GPRs then do a PC-relative conditional branch</td>
<td>if (rs == rt) then goto branch <br>
An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following
the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.
If the contents of GPR rs and GPR rt are equal, branch to the effective target address after the instruction in the delay
slot is executed.</td>
<td>Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the
delay slot of a branch or jump.</td>
<td>None</td>
</tr>

<tr>
<td>BGEZ rs, offset</td>
<td>To test a GPR then do a PC-relative conditional branch</td>
<td>if rs &gt;= 0 then branch <br>
An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following
the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.
If the contents of GPR rs are greater than or equal to zero (sign bit is 0), branch to the effective target address after the
instruction in the delay slot is executed.</td>
<td>Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the
delay slot of a branch or jump.</td>
<td>None</td>
</tr>

<tr>
<td>BGTZ rs, offset</td>
<td>To test a GPR then do a PC-relative conditional branch</td>
<td>if rs &gt; 0 then branch <br>
An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following
the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.
If the contents of GPR rs are greater than zero (sign bit is 0 but value not zero), branch to the effective target address
after the instruction in the delay slot is executed.</td>
<td>Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the
delay slot of a branch or jump.</td>
<td>None</td>
</tr>

<tr>
<td>BLEZ rs, offset</td>
<td>To test a GPR then do a PC-relative conditional branch</td>
<td>if rs &lt;= 0 then branch <br>
An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following
the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.
If the contents of GPR rs are less than or equal to zero (sign bit is 1 or value is zero), branch to the effective target
address after the instruction in the delay slot is executed.</td>
<td>Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the
delay slot of a branch or jump.</td>
<td>None</td>
</tr>

<tr>
<td>BLTZ rs, offset</td>
<td>To test a GPR then do a PC-relative conditional branch</td>
<td>if rs &lt; 0 then branch <br>
An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following
the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.
If the contents of GPR rs are less than zero (sign bit is 1), branch to the effective target address after the instruction in
the delay slot is executed.</td>
<td>Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the
delay slot of a branch or jump.</td>
<td>&gt;None</td>
</tr>

<tr>
<td>BNE rs, rt, offset</td>
<td>To compare GPRs then do a PC-relative conditional branch</td>
<td>if rs != rt then branch <br>
An 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following
the branch (not the branch itself), in the branch delay slot, to form a PC-relative effective target address.
If the contents of GPR rs and GPR rt are not equal, branch to the effective target address after the instruction in the
delay slot is executed.</td>
<td>Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the
delay slot of a branch or jump.</td>
<td>None</td>
</tr>

<tr>
<td>DIV rs, rt</td>
<td>To divide a 32-bit signed integers</td>
<td>(HI, LO) = rs / rt <br>
The 32-bit word value in GPR rs is divided by the 32-bit value in GPR rt, treating both operands as signed values.
The 32-bit quotient is placed into special register LO and the 32-bit remainder isplaced into special register HI.
No arithmetic exception occurs under any circumstances.</td>
<td>If the divisor in GPR rt is zero, the arithmetic result value is UNPREDICTABLE.</td>
<td>None</td>
</tr>

<tr>
<td>DIV.S fd, fs, ft</td>
<td>To divide FP values</td>
<td>fd = fs / ft <br>
The value in FPR fs is divided by the value in FPR ft. The result is calculated to infinite precision, rounded according
to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.</td>
<td>None</td>
<td>Coprocessor Unusable, Reserved Instruction, Inexact, Invalid
Operation, Unimplemented Operation, Division-by-zero, Overflow,
Underflow</td>
</tr>

<tr>
<td>DIVU rs, rt</td>
<td>To divide a 32-bit unsigned integers</td>
<td>(HI, LO) = rs / rt <br>
The 32-bit word value in GPR rs is divided by the 32-bit value in GPR rt, treating both operands as unsigned values.
The 32-bit quotient is placed into special register LO and the 32-bit remainder is placed into special register HI.
No arithmetic exception occurs under any circumstances.</td>
<td>If the divisor in GPR rt is zero, the arithmetic result value is UNPREDICTABLE.</td>
<td>None</td>
</tr>

<tr>
<td>J target</td>
<td>To branch within the current 256 MB-aligned region</td>
<td>This is a PC-region branch (not PC-relative); the effective target
address is in the �current� 256 MB-aligned region.
The low 28 bits of the target address is the instr_index field shifted
left 2 bits. The remaining upper bits are the corresponding
bits of the address of the instruction in the delay slot (not the
branch itself).
Jump to the effective target address. Execute the instruction that
follows the jump, in the branch delay slot, before
executing the jump itself.</td>
<td>Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the
delay slot of a branch or jump.</td>
<td>None</td>
</tr>

<tr>
<td>JAL target</td>
<td>To execute a procedure call within the current 256 MB-aligned region</td>
<td>Place the return address link in GPR 31. The return link is the
address of the second instruction following the branch,
at which location execution continues after a procedure call.
This is a PC-region branch (not PC-relative); the effective target
address is in the �current� 256 MB-aligned region.
The low 28 bits of the target address is the instr_index field shifted
left 2 bits. The remaining upper bits are the corresponding
bits of the address of the instruction in the delay slot (not the
branch itself).
Jump to the effective target address. Execute the instruction that
follows the jump, in the branch delay slot, before
executing the jump itself.</td>
<td>Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the
delay slot of a branch or jump.</td>
<td>None</td>
</tr>

<tr>
<td>JALR rs (rd = 31 implied)<br>JALR rd, rs</td>
<td>To execute a procedure call to an instruction address in a register</td>
<td>rd = return_addr, PC = rs <br>
Place the return address link in GPR rd. The return link is the address of the second instruction following the branch,
where execution continues after a procedure call.</td>
<td>Register specifiers rs and rd must not be equal, because such an instruction does not have the same effect when reexecuted.
The result of executing such an instruction is UNPREDICTABLE. This restriction permits an exception handler
to resume execution by re-executing the branch when an exception occurs in the branch delay slot.
The effective target address in GPR rs must be naturally-aligned.</td>
<td>None</td>
</tr>

<tr>
<td>JR rs</td>
<td>To execute a branch to an instruction address in a register</td>
<td>PC = rs <br>
Jump to the effective target address in GPR rs. Execute the instruction following the jump, in the branch delay slot,
before jumping.</td>
<td>The effective target address in GPR rs must be naturally-aligned.</td>
<td>None</td>
</tr>
<tr>
<td>LA rt, label</td>
<td>To load an address into a register</td>
<td>rt = address of label <br>
This is a psuedo instruction which the assembler replaces with two instructions.</td>
<td>None</td>
<td>None</td>
</tr>

<tr>
<td>LB rt, offset(base)</td>
<td>To load a byte from memory as a signed value</td>
<td>rt = memory[base+offset] <br>
The contents of the 8-bit byte at the memory location specified by the effective address are fetched, sign-extended,
and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.</td>
<td>None</td>
<td>TLB Refill, TLB Invalid, Address Error, Watch</td>
</tr>
<tr>
<td>LBU rt, offset(base)</td>
<td>To load a byte from memory as an unsigned value</td>
<td>rt = memory[base+offset] <br>
The contents of the 8-bit byte at the memory location specified by the effective address are fetched, zero-extended,
and placed in GPR rt. The 16-bit signed offset is added to the contents of GPR base to form the effective address.</td>
<td>None</td>
<td>TLB Refill, TLB Invalid, Address Error, Watch</td>
</tr>
<tr>
<td>LI rt, immediate</td>
<td>To load a constant into a register</td>
<td>rt = immediate <br>
This is a psuedo instruction which the assembler replaces with the addi instruction.</td>
<td>None</td>
<td>None</td>
</tr>

<tr>
<td>LUI rt, immediate</td>
<td>To load a constant into the upper half of a word</td>
<td>rt = immediate || 0(16) <br>
The 16-bit immediate is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is
placed into GPR rt.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>LW rt, offset(base)</td>
<td>To load a word from memory as a signed value</td>
<td>rt = memory[base+offset] <br>
The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched,
sign-extended to the GPR register length if necessary, and placed in GPR rt. The 16-bit signed offset is added to the
contents of GPR base to form the effective address.</td>
<td>The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an
Address Error exception occurs.</td>
<td>TLB Refill, TLB Invalid, Bus Error, Address Error, Watch</td>
</tr>
<tr>
<td>LWC1 ft, offset(base)</td>
<td>To load a word from memory to an FPR</td>
<td>ft = memory[base+offset] <br>
The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and
placed into the low word of coprocessor 1 general register ft. The 16-bit signed offset is added to the contents of
GPR base to form the effective address.</td>
<td>An Address Error exception occurs if EffectiveAddress1..0 != 0 (not word-aligned).</td>
<td>TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Coprocessor Unusable, Watch</td>
</tr>
<tr>
<td>MFC1 rt, fs</td>
<td>To copy a word from an FPU (CP1) general register to a GPR</td>
<td>rt = fs <br>
The contents of FPR fs are loaded into general register rt.</td>
<td>None</td>
<td>Coprocessor Unusable, Reserved Instruction</td>
</tr>
<tr>
<td>MFHI rd</td>
<td>To copy the special purpose HI register to a GPR</td>
<td>rd = HI <br>
The contents of special register HI are loaded into GPR rd.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>MFLO rd</td>
<td>To copy the special purpose LO register to a GPR</td>
<td>rd = LO <br>
The contents of special register LO are loaded into GPR rd.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>MOV.S fd, fs</td>
<td>To move an FP value between FPRs</td>
<td>fd = fs <br>
The value in FPR fs is placed into FPR fd. The move is non-arithmetic; it causes no IEEE 754 exceptions.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>MOVN rd, rs, rt</td>
<td>To conditionally move a GPR after testing a GPR value</td>
<td>if rt != 0 then rd = rs
If the value in GPR rt is not equal to zero, then the contents of GPR rs are placed into GPR rd.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>MOVZ rd, rs, rt</td>
<td>To conditionally move a GPR after testing a GPR value</td>
<td>if rt == 0 then rd = rs <br>
If the value in GPR rt is equal to zero, then the contents of GPR rs are placed into GPR rd.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>MTC1 rt, fs</td>
<td>To copy a word from a GPR to an FPU (CP1) general register</td>
<td>fs = rt <br>
The low word in GPR rt is placed into the low word of floating point (Coprocessor 1) general register fs.</td>
<td>None</td>
<td>None</td>
</tr>

<tr>
<td>MUL rd, rs, rt</td>
<td>To multiply two words and write the result to a GPR.</td>
<td>rd = rs x rt <br>
The 32-bit word value in GPR rs is multiplied by the 32-bit value in GPR rt, treating both operands as signed values,
to produce a 64-bit result. The least significant 32 bits of the product are written to GPR rd. The contents of HI and
LO are UNPREDICTABLE after the operation. No arithmetic exception occurs under any circumstances.</td>
<td>Note that this instruction does not provide the capability of writing the result to the HI and LO registers.</td>
<td>None</td>
</tr>
<tr>
<td>MUL.S fd, fs, ft</td>
<td>To multiply FP values</td>
<td>fd = fs x ft<br>
The value in FPR fs is multiplied by the value in FPR ft. The result is calculated to infinite precision, rounded according
to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format fmt.
MUL.PS multiplies the upper and lower halves of FPR fs and FPR ft independently, and ORs together any generated
exceptional conditions.</td>
<td>None</td>
<td>Inexact, Unimplemented Operation, Invalid Operation, Overflow, Underflow</td>
</tr>
<tr>
<td>MULT rs, rt</td>
<td>To multiply 32-bit signed integers</td>
<td>(HI, LO) = rs x rt <br>
The 32-bit word value in GPR rt is multiplied by the 32-bit value in GPR rs, treating both operands as signed values,
to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register LO, and the
high-order 32-bit word is splaced into special register HI.
No arithmetic exception occurs under any circumstances.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>MULTU rs, rt</td>
<td>To multiply 32-bit unsigned integers</td>
<td>(HI, LO) = rs x rt <br>
The 32-bit word value in GPR rt is multiplied by the 32-bit value in GPR rs, treating both operands as unsigned values,
to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register LO, and the
high-order 32-bit word is placed into special register HI.
No arithmetic exception occurs under any circumstances.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>NEG.S fd, fs</td>
<td>To negate an FP value</td>
<td>fd = -fs <br>
The value in FPR fs is negated and placed into FPR fd. The value is negated by changing the sign bit value. The operand
and result are values in format fmt. NEG.PS negates the upper and lower halves of FPR fs independently, and
ORs together any generated exceptional conditions.
This operation is arithmetic; a NaN operand signals invalid operation.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>NOR rd, rs, rt</td>
<td>To do a bitwise logical NOT OR</td>
<td>rd = rs NOR rt <br>
The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical NOR operation. The result is
placed into GPR rd.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>OR rd, rs, rt</td>
<td>To do a bitwise logical OR</td>
<td>rd = rs OR rt <br>
The contents of GPR rs are combined with the contents of GPR rt in a bitwise logical OR operation. The result is
placed into GPR rd.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>ORI rt, rs, immediate</td>
<td>To do a bitwise logical OR with a constant</td>
<td>rt = rs OR immediate <br>
The 16-bit immediate is zero-extended to the left and combined with the contents of GPR rs in a bitwise logical OR
operation. The result is placed into GPR rt.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SB rt, offset(base)</td>
<td>To store a byte to memory</td>
<td>memory[base+offset] = rt <br>
The least-significant 8-bit byte of GPR rt is stored in memory at the location specified by the effective address. The
16-bit signed offset is added to the contents of GPR base to form the effective address.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SLL rd, rt, sa</td>
<td>To left-shift a word by a fixed number of bits</td>
<td>rd = rt &lt;&lt; sa<br>
The contents of the low-order 32-bit word of GPR rt are shifted left, inserting zeros into the emptied bits; the word
result is placed in GPR rd. The bit-shift amount is specified by sa.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SLLV rd, rt, rs</td>
<td>To left-shift a word by a variable number of bits</td>
<td>rd = rt &lt;&lt; rs<br>
The contents of the low-order 32-bit word of GPR rt are shifted left, inserting zeros into the emptied bits; the result
word is placed in GPR rd. The bit-shift amount is specified by the low-order 5 bits of GPR rs.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SLT rd, rs, rt</td>
<td>To record the result of a less-than comparison</td>
<td>rd = (rs &lt; rt)<br>
Compare the contents of GPR rs and GPR rt as signed integers and record the Boolean result of the comparison in
GPR rd. If GPR rs is less than GPR rt, the result is 1 (true); otherwise, it is 0 (false).
The arithmetic comparison does not cause an Integer Overflow exception.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SLTI rt, rs, immediate</td>
<td>To record the result of a less-than comparison with a constant</td>
<td>rt = (rs &lt; immediate)<br>
Compare the contents of GPR rs and the 16-bit signed immediate as signed integers and record the Boolean result of
the comparison in GPR rt. If GPR rs is less than immediate, the result is 1 (true); otherwise, it is 0 (false).
The arithmetic comparison does not cause an Integer Overflow exception.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SLTIU rt, rs, immediate</td>
<td>To record the result of an unsigned less-than comparison with a constant</td>
<td>rt = (rs &lt; immediate)<br>
Compare the contents of GPR rs and the sign-extended 16-bit immediate as unsigned integers and record the Boolean
result of the comparison in GPR rt. If GPR rs is less than immediate, the result is 1 (true); otherwise, it is 0 (false).
Because the 16-bit immediate is sign-extended before comparison, the instruction can represent the smallest or largest
unsigned numbers. The representable values are at the minimum [0, 32767] or maximum [max_unsigned-32767,
max_unsigned] end of the unsigned range.
The arithmetic comparison does not cause an Integer Overflow exception.</td>
<td>None</td>
<td>None</td>
</tr>

<tr>
<td>SLTU rd, rs, rt</td>
<td>To record the result of an unsigned less-than comparison</td>
<td>rd = (rs &lt; rt) <br>
Compare the contents of GPR rs and GPR rt as unsigned integers and record the Boolean result of the comparison in
GPR rd. If GPR rs is less than GPR rt, the result is 1 (true); otherwise, it is 0 (false).
The arithmetic comparison does not cause an Integer Overflow exception.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SRA rd, rt, sa</td>
<td>To execute an arithmetic right-shift of a word by a fixed number of bits</td>
<td>rd = rt &gt;&gt; sa (arithmetic) <br>
The contents of the low-order 32-bit word of GPR rt are shifted right, duplicating the sign-bit (bit 31) in the emptied
bits; the word result is placed in GPR rd. The bit-shift amount is specified by sa.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SRAV rd, rt, rs</td>
<td>To execute an arithmetic right-shift of a word by a variable number of bits</td>
<td>rd � rt &gt;&gt; rs (arithmetic) <br>
The contents of the low-order 32-bit word of GPR rt are shifted right, duplicating the sign-bit (bit 31) in the emptied
bits; the word result is placed in GPR rd. The bit-shift amount is specified by the low-order 5 bits of GPR rs.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SRL rd, rt, sa</td>
<td>To execute a logical right-shift of a word by a fixed number of bits</td>
<td>rd = rt &gt;&gt; sa (logical) <br>
The contents of the low-order 32-bit word of GPR rt are shifted right, inserting zeros into the emptied bits; the word
result is placed in GPR rd. The bit-shift amount is specified by sa.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SRLV rd, rt, rs</td>
<td>To execute a logical right-shift of a word by a variable number of bits</td>
<td>rd = rt &gt;&gt; rs (logical) <br>
The contents of the low-order 32-bit word of GPR rt are shifted right, inserting zeros into the emptied bits; the word
result is placed in GPR rd. The bit-shift amount is specified by the low-order 5 bits of GPR rs.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SUB rd, rs, rt</td>
<td>To subtract 32-bit integers. If overflow occurs, then trap</td>
<td>rd = rs - rt <br>
The 32-bit word value in GPR rt is subtracted from the 32-bit value in GPR rs to produce a 32-bit result. If the subtraction
results in 32-bit 2�s complement arithmetic overflow, then the destination register is not modified and an Integer
Overflow exception occurs. If it does not overflow, the 32-bit result is placed into GPR rd.</td>
<td>None</td>
<td>Integer Overflow</td>
</tr>
<tr>
<td>SUB.S fd, fs, ft</td>
<td>To subtract FP values</td>
<td>fd = fs - ft <br>
The value in FPR ft is subtracted from the value in FPR fs. The result is calculated to infinite precision, rounded
according to the current rounding mode in FCSR, and placed into FPR fd. The operands and result are values in format
fmt. SUB.PS subtracts the upper and lower halves of FPR fs and FPR ft independently, and ORs together any
generated exceptional conditions.</td>
<td>None</td>
<td>Inexact, Overflow, Underflow, Invalid Op, Unimplemented Op</td>
</tr>
<tr>
<td>SUBU rd, rs, rt</td>
<td>To subtract 32-bit integers</td>
<td>rd = rs - rt <br>
The 32-bit word value in GPR rt is subtracted from the 32-bit value in GPR rs and the 32-bit arithmetic result is and
placed into GPR rd.
No integer overflow exception occurs under any circumstances.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>SW rt, offset(base)</td>
<td>To store a word to memory</td>
<td>memory[base+offset] = rt <br>
The least-significant 32-bit word of register rt is stored in memory at the location specified by the aligned effective
address. The 16-bit signed offset is added to the contents of GPR base to form the effective address.</td>
<td>The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an
Address Error exception occurs.</td>
<td>TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch</td>
</tr>
<tr>
<td>SWC1 ft, offset(base)</td>
<td>To store a word from an FPR to memory</td>
<td>memory[base+offset] = ft <br>
The low 32-bit word from FPR ft is stored in memory at the location specified by the aligned effective address. The
16-bit signed offset is added to the contents of GPR base to form the effective address.</td>
<td>An Address Error exception occurs if EffectiveAddress1..0 != 0 (not word-aligned).</td>
<td>Coprocessor Unusable, Reserved Instruction, TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch</td>
</tr>
<tr>
<td>SYSCALL</td>
<td>To cause a System Call exception</td>
<td>A system call exception occurs, immediately and unconditionally transferring control to the exception handler.
The code field is available for use as software parameters, but is retrieved by the exception handler only by loading
the contents of the memory word containing the instruction.</td>
<td>None</td>
<td>System Call</td>
</tr>
<tr>
<td>XOR rd, rs, rt</td>
<td>To do a bitwise logical Exclusive OR</td>
<td>rd = rs XOR rt <br>
Combine the contents of GPR rs and GPR rt in a bitwise logical Exclusive OR operation and place the result into
GPR rd.</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>XORI rt, rs, immediate</td>
<td>To do a bitwise logical Exclusive OR with a constant</td>
<td>rt = rs XOR immediate <br>
Combine the contents of GPR rs and the 16-bit zero-extended immediate in a bitwise logical Exclusive OR operation
and place the result into GPR rt.</td>
<td>None</td>
<td>None</td>
</tr>

</tbody></table>



</body></html>