
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008a68  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20008a68  20008a68  00010a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000538  20008a70  20008a70  00010a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000a8  20008fa8  20008fa8  00010fa8  2**2
                  ALLOC
  4 .stack        00003000  20009050  20009050  00010fa8  2**0
                  ALLOC
  5 .comment      000001ae  00000000  00000000  00010fa8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000140  00000000  00000000  00011156  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000795  00000000  00000000  00011296  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000063ae  00000000  00000000  00011a2b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000f73  00000000  00000000  00017dd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001c2d  00000000  00000000  00018d4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001438  00000000  00000000  0001a97c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001f9c  00000000  00000000  0001bdb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000015ab  00000000  00000000  0001dd50  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00030540  00000000  00000000  0001f2fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0004f83b  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000048  00000000  00000000  0004f860  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	20001d71 	.word	0x20001d71
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001179 	.word	0x20001179
2000006c:	200011a9 	.word	0x200011a9
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>
2000031c:	e7fe      	b.n	2000031c <WdogWakeup_IRQHandler+0x2>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001e79 	.word	0x20001e79
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20008a70 	.word	0x20008a70
20000450:	20008a70 	.word	0x20008a70
20000454:	20008a70 	.word	0x20008a70
20000458:	20008fa8 	.word	0x20008fa8
2000045c:	00000000 	.word	0x00000000
20000460:	20008fa8 	.word	0x20008fa8
20000464:	20009050 	.word	0x20009050
20000468:	20002109 	.word	0x20002109
2000046c:	20000aad 	.word	0x20000aad

20000470 <__do_global_dtors_aux>:
20000470:	f648 73a8 	movw	r3, #36776	; 0x8fa8
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f648 2070 	movw	r0, #35440	; 0x8a70
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <wait>:

//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
200004a0:	b082      	sub	sp, #8
200004a2:	9001      	str	r0, [sp, #4]
	while(numCycles != 0){
200004a4:	9b01      	ldr	r3, [sp, #4]
200004a6:	b133      	cbz	r3, 200004b6 <wait+0x16>
		numCycles--; //Each is .104 us
200004a8:	9b01      	ldr	r3, [sp, #4]
200004aa:	f103 33ff 	add.w	r3, r3, #4294967295
200004ae:	9301      	str	r3, [sp, #4]
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
	while(numCycles != 0){
200004b0:	9b01      	ldr	r3, [sp, #4]
200004b2:	2b00      	cmp	r3, #0
200004b4:	d1f8      	bne.n	200004a8 <wait+0x8>
		numCycles--; //Each is .104 us
	}
}
200004b6:	b002      	add	sp, #8
200004b8:	4770      	bx	lr
200004ba:	bf00      	nop

200004bc <initController>:

void initController(){
200004bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200004c0:	b084      	sub	sp, #16
	int i;

	//Set the poll pattern
	char pollStr[9];
	strcpy(pollStr, "000000001");
200004c2:	ab01      	add	r3, sp, #4
200004c4:	f248 6218 	movw	r2, #34328	; 0x8618
200004c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200004cc:	ca07      	ldmia	r2!, {r0, r1, r2}
200004ce:	c303      	stmia	r3!, {r0, r1}
200004d0:	801a      	strh	r2, [r3, #0]
200004d2:	f04f 0400 	mov.w	r4, #0

	//Send the poll pattern
	for(i = 0; i < 9; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200004d6:	4625      	mov	r5, r4
		if(pollStr[i] == '1'){
200004d8:	af01      	add	r7, sp, #4
			wait(1);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(19);
		}
		else{
			wait(19);
200004da:	f04f 0813 	mov.w	r8, #19
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
200004de:	f04f 0601 	mov.w	r6, #1
	char pollStr[9];
	strcpy(pollStr, "000000001");

	//Send the poll pattern
	for(i = 0; i < 9; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200004e2:	4628      	mov	r0, r5
200004e4:	4629      	mov	r1, r5
200004e6:	f001 f8c3 	bl	20001670 <MSS_GPIO_drive_inout>
		if(pollStr[i] == '1'){
200004ea:	5d3b      	ldrb	r3, [r7, r4]
200004ec:	2b31      	cmp	r3, #49	; 0x31
200004ee:	d10a      	bne.n	20000506 <initController+0x4a>
			wait(1);
200004f0:	4630      	mov	r0, r6
200004f2:	f7ff ffd5 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
200004f6:	4628      	mov	r0, r5
200004f8:	4631      	mov	r1, r6
200004fa:	f001 f8b9 	bl	20001670 <MSS_GPIO_drive_inout>
			wait(19);
200004fe:	4640      	mov	r0, r8
20000500:	f7ff ffce 	bl	200004a0 <wait>
20000504:	e009      	b.n	2000051a <initController+0x5e>
		}
		else{
			wait(19);
20000506:	4640      	mov	r0, r8
20000508:	f7ff ffca 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
2000050c:	4628      	mov	r0, r5
2000050e:	4631      	mov	r1, r6
20000510:	f001 f8ae 	bl	20001670 <MSS_GPIO_drive_inout>
			wait(1);
20000514:	4630      	mov	r0, r6
20000516:	f7ff ffc3 	bl	200004a0 <wait>
	//Set the poll pattern
	char pollStr[9];
	strcpy(pollStr, "000000001");

	//Send the poll pattern
	for(i = 0; i < 9; i++){
2000051a:	f104 0401 	add.w	r4, r4, #1
2000051e:	2c09      	cmp	r4, #9
20000520:	d1df      	bne.n	200004e2 <initController+0x26>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(1);
		}
	}

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
20000522:	f04f 0000 	mov.w	r0, #0
20000526:	f04f 0102 	mov.w	r1, #2
2000052a:	f001 f8a1 	bl	20001670 <MSS_GPIO_drive_inout>
	wait(100000);
2000052e:	f248 60a0 	movw	r0, #34464	; 0x86a0
20000532:	f2c0 0001 	movt	r0, #1
20000536:	f7ff ffb3 	bl	200004a0 <wait>
}
2000053a:	b004      	add	sp, #16
2000053c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20000540 <pingController>:

struct Controller pingController(int rumble){
20000540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20000544:	b09d      	sub	sp, #116	; 0x74
20000546:	4681      	mov	r9, r0
	c.LT = 0;
	c.RT = 0;

	//Set the poll pattern
	char pollStr[25];
	strcpy(pollStr, "0100000000000011000000111");
20000548:	f10d 0c54 	add.w	ip, sp, #84	; 0x54
2000054c:	f248 6e24 	movw	lr, #34340	; 0x8624
20000550:	f2c2 0e00 	movt	lr, #8192	; 0x2000
20000554:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20000558:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000055c:	4663      	mov	r3, ip
2000055e:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
20000562:	c303      	stmia	r3!, {r0, r1}
20000564:	801a      	strh	r2, [r3, #0]
20000566:	f04f 0400 	mov.w	r4, #0
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
2000056a:	4625      	mov	r5, r4
		if(pollStr[i] == '1'){
2000056c:	ae15      	add	r6, sp, #84	; 0x54
			wait(2);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(19);
		}
		else{
			wait(19);
2000056e:	f04f 0713 	mov.w	r7, #19
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
20000572:	f04f 0801 	mov.w	r8, #1
			wait(2);
20000576:	f04f 0a02 	mov.w	sl, #2
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
2000057a:	4628      	mov	r0, r5
2000057c:	4629      	mov	r1, r5
2000057e:	f001 f877 	bl	20001670 <MSS_GPIO_drive_inout>
		if(pollStr[i] == '1'){
20000582:	5d33      	ldrb	r3, [r6, r4]
20000584:	2b31      	cmp	r3, #49	; 0x31
20000586:	d10a      	bne.n	2000059e <pingController+0x5e>
			wait(2);
20000588:	4650      	mov	r0, sl
2000058a:	f7ff ff89 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
2000058e:	4628      	mov	r0, r5
20000590:	4641      	mov	r1, r8
20000592:	f001 f86d 	bl	20001670 <MSS_GPIO_drive_inout>
			wait(19);
20000596:	4638      	mov	r0, r7
20000598:	f7ff ff82 	bl	200004a0 <wait>
2000059c:	e009      	b.n	200005b2 <pingController+0x72>
		}
		else{
			wait(19);
2000059e:	4638      	mov	r0, r7
200005a0:	f7ff ff7e 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
200005a4:	4628      	mov	r0, r5
200005a6:	4641      	mov	r1, r8
200005a8:	f001 f862 	bl	20001670 <MSS_GPIO_drive_inout>
			wait(2);
200005ac:	4650      	mov	r0, sl
200005ae:	f7ff ff77 	bl	200004a0 <wait>
	//Set the rumble bit [23]
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
200005b2:	f104 0401 	add.w	r4, r4, #1
200005b6:	2c19      	cmp	r4, #25
200005b8:	d1df      	bne.n	2000057a <pingController+0x3a>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(2);
		}
	}

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
200005ba:	f04f 0000 	mov.w	r0, #0
200005be:	f04f 0102 	mov.w	r1, #2
200005c2:	f001 f855 	bl	20001670 <MSS_GPIO_drive_inout>
200005c6:	f04f 0400 	mov.w	r4, #0

	//Read the bits being sent back
	//TODO: If we add GPIO, do c.(everything) = c.(everything) & 1;
	//Start
	for(i = 0; i < 34; i++){
		wait(1);
200005ca:	f04f 0701 	mov.w	r7, #1
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_inputs( void )
{
    return GPIO->GPIO_IN;
200005ce:	f243 0500 	movw	r5, #12288	; 0x3000
200005d2:	f2c4 0501 	movt	r5, #16385	; 0x4001
200005d6:	4638      	mov	r0, r7
200005d8:	f7ff ff62 	bl	200004a0 <wait>
200005dc:	f8d5 6084 	ldr.w	r6, [r5, #132]	; 0x84
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

	//Read the bits being sent back
	//TODO: If we add GPIO, do c.(everything) = c.(everything) & 1;
	//Start
	for(i = 0; i < 34; i++){
200005e0:	f104 0401 	add.w	r4, r4, #1
200005e4:	2c22      	cmp	r4, #34	; 0x22
200005e6:	d1f6      	bne.n	200005d6 <pingController+0x96>
		wait(1);
		c.Start = MSS_GPIO_get_inputs();
	}

	//Y
	wait(30);
200005e8:	f04f 001e 	mov.w	r0, #30
200005ec:	f7ff ff58 	bl	200004a0 <wait>
200005f0:	f243 0400 	movw	r4, #12288	; 0x3000
200005f4:	f2c4 0401 	movt	r4, #16385	; 0x4001
200005f8:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
200005fc:	9112      	str	r1, [sp, #72]	; 0x48
	c.Y = MSS_GPIO_get_inputs();

	//X
	wait(30);
200005fe:	f04f 001e 	mov.w	r0, #30
20000602:	f7ff ff4d 	bl	200004a0 <wait>
20000606:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
2000060a:	9211      	str	r2, [sp, #68]	; 0x44
	c.X = MSS_GPIO_get_inputs();

	//B
	wait(32);
2000060c:	f04f 0020 	mov.w	r0, #32
20000610:	f7ff ff46 	bl	200004a0 <wait>
20000614:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000618:	9310      	str	r3, [sp, #64]	; 0x40
	c.B = MSS_GPIO_get_inputs();

	//A
	wait(33);
2000061a:	f04f 0021 	mov.w	r0, #33	; 0x21
2000061e:	f7ff ff3f 	bl	200004a0 <wait>
20000622:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
20000626:	910f      	str	r1, [sp, #60]	; 0x3c
	c.A = MSS_GPIO_get_inputs();

	//L (After 1 cycle delay)
	wait(33);
20000628:	f04f 0021 	mov.w	r0, #33	; 0x21
2000062c:	f7ff ff38 	bl	200004a0 <wait>
20000630:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	curState = MSS_GPIO_get_inputs();

	wait(33);
20000634:	f04f 0021 	mov.w	r0, #33	; 0x21
20000638:	f7ff ff32 	bl	200004a0 <wait>
2000063c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000640:	920e      	str	r2, [sp, #56]	; 0x38
	c.L = MSS_GPIO_get_inputs();
	//R
	wait(33);
20000642:	f04f 0021 	mov.w	r0, #33	; 0x21
20000646:	f7ff ff2b 	bl	200004a0 <wait>
2000064a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
2000064e:	930d      	str	r3, [sp, #52]	; 0x34
	c.R = MSS_GPIO_get_inputs();
	//Z
	wait(33);
20000650:	f04f 0021 	mov.w	r0, #33	; 0x21
20000654:	f7ff ff24 	bl	200004a0 <wait>
20000658:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
2000065c:	910c      	str	r1, [sp, #48]	; 0x30
	c.Z = MSS_GPIO_get_inputs();
	//dUp
	wait(31);
2000065e:	f04f 001f 	mov.w	r0, #31
20000662:	f7ff ff1d 	bl	200004a0 <wait>
20000666:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
2000066a:	920b      	str	r2, [sp, #44]	; 0x2c
	c.dUp = MSS_GPIO_get_inputs();
	//dDown
	wait(31);
2000066c:	f04f 001f 	mov.w	r0, #31
20000670:	f7ff ff16 	bl	200004a0 <wait>
20000674:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000678:	930a      	str	r3, [sp, #40]	; 0x28
	c.dDown = MSS_GPIO_get_inputs();
	//dRight
	wait(32);
2000067a:	f04f 0020 	mov.w	r0, #32
2000067e:	f7ff ff0f 	bl	200004a0 <wait>
20000682:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
20000686:	9109      	str	r1, [sp, #36]	; 0x24
	c.dRight = MSS_GPIO_get_inputs();
	//dLeft
	wait(32);
20000688:	f04f 0020 	mov.w	r0, #32
2000068c:	f7ff ff08 	bl	200004a0 <wait>
20000690:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000694:	9208      	str	r2, [sp, #32]
	c.dLeft = MSS_GPIO_get_inputs();

	//JoyX (8 bits)
	//bit 7
	wait(32);
20000696:	f04f 0020 	mov.w	r0, #32
2000069a:	f7ff ff01 	bl	200004a0 <wait>
2000069e:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(32);
200006a2:	f04f 0020 	mov.w	r0, #32
200006a6:	f7ff fefb 	bl	200004a0 <wait>
200006aa:	f8d4 7084 	ldr.w	r7, [r4, #132]	; 0x84
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
200006ae:	f04f 0020 	mov.w	r0, #32
200006b2:	f7ff fef5 	bl	200004a0 <wait>
200006b6:	f8d4 8084 	ldr.w	r8, [r4, #132]	; 0x84
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(32);
200006ba:	f04f 0020 	mov.w	r0, #32
200006be:	f7ff feef 	bl	200004a0 <wait>
200006c2:	f8d4 a084 	ldr.w	sl, [r4, #132]	; 0x84
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(32);
200006c6:	f04f 0020 	mov.w	r0, #32
200006ca:	f7ff fee9 	bl	200004a0 <wait>
200006ce:	f8d4 b084 	ldr.w	fp, [r4, #132]	; 0x84
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(32);
200006d2:	f04f 0020 	mov.w	r0, #32
200006d6:	f7ff fee3 	bl	200004a0 <wait>
200006da:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
200006de:	9304      	str	r3, [sp, #16]
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(32);
200006e0:	f04f 0020 	mov.w	r0, #32
200006e4:	f7ff fedc 	bl	200004a0 <wait>
200006e8:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
200006ec:	9106      	str	r1, [sp, #24]
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(32);
200006ee:	f04f 0020 	mov.w	r0, #32
200006f2:	f7ff fed5 	bl	200004a0 <wait>
200006f6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1));
200006fa:	ea4f 15c5 	mov.w	r5, r5, lsl #7
200006fe:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20000702:	f007 0701 	and.w	r7, r7, #1
20000706:	ea45 1787 	orr.w	r7, r5, r7, lsl #6
2000070a:	f003 0301 	and.w	r3, r3, #1
2000070e:	ea47 0303 	orr.w	r3, r7, r3
20000712:	f008 0801 	and.w	r8, r8, #1
20000716:	ea43 1348 	orr.w	r3, r3, r8, lsl #5
2000071a:	f00a 0a01 	and.w	sl, sl, #1
2000071e:	ea43 130a 	orr.w	r3, r3, sl, lsl #4
20000722:	f00b 0b01 	and.w	fp, fp, #1
20000726:	ea43 03cb 	orr.w	r3, r3, fp, lsl #3
2000072a:	9904      	ldr	r1, [sp, #16]
2000072c:	f001 0201 	and.w	r2, r1, #1
20000730:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
20000734:	9906      	ldr	r1, [sp, #24]
20000736:	f001 0201 	and.w	r2, r1, #1
2000073a:	ea43 0242 	orr.w	r2, r3, r2, lsl #1
2000073e:	9206      	str	r2, [sp, #24]



	//JoyY (8 bits)
	//bit 7
	wait(30);
20000740:	f04f 001e 	mov.w	r0, #30
20000744:	f7ff feac 	bl	200004a0 <wait>
20000748:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(30);
2000074c:	f04f 001e 	mov.w	r0, #30
20000750:	f7ff fea6 	bl	200004a0 <wait>
20000754:	f8d4 7084 	ldr.w	r7, [r4, #132]	; 0x84
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(30);
20000758:	f04f 001e 	mov.w	r0, #30
2000075c:	f7ff fea0 	bl	200004a0 <wait>
20000760:	f8d4 8084 	ldr.w	r8, [r4, #132]	; 0x84
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(30);
20000764:	f04f 001e 	mov.w	r0, #30
20000768:	f7ff fe9a 	bl	200004a0 <wait>
2000076c:	f8d4 a084 	ldr.w	sl, [r4, #132]	; 0x84
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(30);
20000770:	f04f 001e 	mov.w	r0, #30
20000774:	f7ff fe94 	bl	200004a0 <wait>
20000778:	f8d4 b084 	ldr.w	fp, [r4, #132]	; 0x84
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(31);
2000077c:	f04f 001f 	mov.w	r0, #31
20000780:	f7ff fe8e 	bl	200004a0 <wait>
20000784:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000788:	9205      	str	r2, [sp, #20]
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(31);
2000078a:	f04f 001f 	mov.w	r0, #31
2000078e:	f7ff fe87 	bl	200004a0 <wait>
20000792:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000796:	9304      	str	r3, [sp, #16]
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
20000798:	f04f 001e 	mov.w	r0, #30
2000079c:	f7ff fe80 	bl	200004a0 <wait>
200007a0:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1));
200007a4:	ea4f 15c5 	mov.w	r5, r5, lsl #7
200007a8:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200007ac:	f007 0701 	and.w	r7, r7, #1
200007b0:	ea45 1787 	orr.w	r7, r5, r7, lsl #6
200007b4:	f003 0301 	and.w	r3, r3, #1
200007b8:	ea47 0303 	orr.w	r3, r7, r3
200007bc:	f008 0801 	and.w	r8, r8, #1
200007c0:	ea43 1348 	orr.w	r3, r3, r8, lsl #5
200007c4:	f00a 0a01 	and.w	sl, sl, #1
200007c8:	ea43 130a 	orr.w	r3, r3, sl, lsl #4
200007cc:	f00b 0b01 	and.w	fp, fp, #1
200007d0:	ea43 03cb 	orr.w	r3, r3, fp, lsl #3
200007d4:	9905      	ldr	r1, [sp, #20]
200007d6:	f001 0701 	and.w	r7, r1, #1
200007da:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
200007de:	9a04      	ldr	r2, [sp, #16]
200007e0:	f002 0701 	and.w	r7, r2, #1
200007e4:	ea43 0747 	orr.w	r7, r3, r7, lsl #1


	//cX (8 bits)
	//bit 7
	wait(30);
200007e8:	f04f 001e 	mov.w	r0, #30
200007ec:	f7ff fe58 	bl	200004a0 <wait>
200007f0:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(30);
200007f4:	f04f 001e 	mov.w	r0, #30
200007f8:	f7ff fe52 	bl	200004a0 <wait>
200007fc:	f8d4 8084 	ldr.w	r8, [r4, #132]	; 0x84
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
20000800:	f04f 0020 	mov.w	r0, #32
20000804:	f7ff fe4c 	bl	200004a0 <wait>
20000808:	f8d4 a084 	ldr.w	sl, [r4, #132]	; 0x84
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(31);
2000080c:	f04f 001f 	mov.w	r0, #31
20000810:	f7ff fe46 	bl	200004a0 <wait>
20000814:	f8d4 b084 	ldr.w	fp, [r4, #132]	; 0x84
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(34);
20000818:	f04f 0022 	mov.w	r0, #34	; 0x22
2000081c:	f7ff fe40 	bl	200004a0 <wait>
20000820:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000824:	9307      	str	r3, [sp, #28]
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(31);
20000826:	f04f 001f 	mov.w	r0, #31
2000082a:	f7ff fe39 	bl	200004a0 <wait>
2000082e:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
20000832:	9105      	str	r1, [sp, #20]
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(32);
20000834:	f04f 0020 	mov.w	r0, #32
20000838:	f7ff fe32 	bl	200004a0 <wait>
2000083c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000840:	9204      	str	r2, [sp, #16]
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
20000842:	f04f 001e 	mov.w	r0, #30
20000846:	f7ff fe2b 	bl	200004a0 <wait>
2000084a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1));
2000084e:	ea4f 15c5 	mov.w	r5, r5, lsl #7
20000852:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20000856:	f008 0801 	and.w	r8, r8, #1
2000085a:	ea45 1888 	orr.w	r8, r5, r8, lsl #6
2000085e:	f003 0301 	and.w	r3, r3, #1
20000862:	ea48 0303 	orr.w	r3, r8, r3
20000866:	f00a 0a01 	and.w	sl, sl, #1
2000086a:	ea43 134a 	orr.w	r3, r3, sl, lsl #5
2000086e:	f00b 0b01 	and.w	fp, fp, #1
20000872:	ea43 130b 	orr.w	r3, r3, fp, lsl #4
20000876:	9907      	ldr	r1, [sp, #28]
20000878:	f001 0201 	and.w	r2, r1, #1
2000087c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
20000880:	9a05      	ldr	r2, [sp, #20]
20000882:	f002 0501 	and.w	r5, r2, #1
20000886:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
2000088a:	9904      	ldr	r1, [sp, #16]
2000088c:	f001 0501 	and.w	r5, r1, #1
20000890:	ea43 0545 	orr.w	r5, r3, r5, lsl #1


	//cY (8 bits)
	//bit 7
	wait(32);
20000894:	f04f 0020 	mov.w	r0, #32
20000898:	f7ff fe02 	bl	200004a0 <wait>
2000089c:	f8d4 8084 	ldr.w	r8, [r4, #132]	; 0x84
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(32);
200008a0:	f04f 0020 	mov.w	r0, #32
200008a4:	f7ff fdfc 	bl	200004a0 <wait>
200008a8:	f8d4 a084 	ldr.w	sl, [r4, #132]	; 0x84
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
200008ac:	f04f 0020 	mov.w	r0, #32
200008b0:	f7ff fdf6 	bl	200004a0 <wait>
200008b4:	f8d4 b084 	ldr.w	fp, [r4, #132]	; 0x84
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(31);
200008b8:	f04f 001f 	mov.w	r0, #31
200008bc:	f7ff fdf0 	bl	200004a0 <wait>
200008c0:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
200008c4:	9213      	str	r2, [sp, #76]	; 0x4c
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(34);
200008c6:	f04f 0022 	mov.w	r0, #34	; 0x22
200008ca:	f7ff fde9 	bl	200004a0 <wait>
200008ce:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
200008d2:	9307      	str	r3, [sp, #28]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(31);
200008d4:	f04f 001f 	mov.w	r0, #31
200008d8:	f7ff fde2 	bl	200004a0 <wait>
200008dc:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
200008e0:	9105      	str	r1, [sp, #20]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(32);
200008e2:	f04f 0020 	mov.w	r0, #32
200008e6:	f7ff fddb 	bl	200004a0 <wait>
200008ea:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
200008ee:	9204      	str	r2, [sp, #16]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
200008f0:	f04f 001e 	mov.w	r0, #30
200008f4:	f7ff fdd4 	bl	200004a0 <wait>
200008f8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1));
200008fc:	ea4f 18c8 	mov.w	r8, r8, lsl #7
20000900:	f008 08ff 	and.w	r8, r8, #255	; 0xff
20000904:	f00a 0a01 	and.w	sl, sl, #1
20000908:	ea48 1a8a 	orr.w	sl, r8, sl, lsl #6
2000090c:	f003 0301 	and.w	r3, r3, #1
20000910:	ea4a 0303 	orr.w	r3, sl, r3
20000914:	f00b 0b01 	and.w	fp, fp, #1
20000918:	ea43 134b 	orr.w	r3, r3, fp, lsl #5
2000091c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000091e:	f001 0201 	and.w	r2, r1, #1
20000922:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
20000926:	9907      	ldr	r1, [sp, #28]
20000928:	f001 0201 	and.w	r2, r1, #1
2000092c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
20000930:	9a05      	ldr	r2, [sp, #20]
20000932:	f002 0401 	and.w	r4, r2, #1
20000936:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
2000093a:	9904      	ldr	r1, [sp, #16]
2000093c:	f001 0401 	and.w	r4, r1, #1
20000940:	ea43 0444 	orr.w	r4, r3, r4, lsl #1

	printf("Start: %u\n\t", c.Start);
20000944:	f248 6040 	movw	r0, #34368	; 0x8640
20000948:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000094c:	4631      	mov	r1, r6
2000094e:	f001 fccb 	bl	200022e8 <printf>
	printf("Y: %u\n\t", c.Y);
20000952:	f248 604c 	movw	r0, #34380	; 0x864c
20000956:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000095a:	9912      	ldr	r1, [sp, #72]	; 0x48
2000095c:	f001 fcc4 	bl	200022e8 <printf>
	printf("X: %u\n\t", c.X);
20000960:	f248 6054 	movw	r0, #34388	; 0x8654
20000964:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000968:	9911      	ldr	r1, [sp, #68]	; 0x44
2000096a:	f001 fcbd 	bl	200022e8 <printf>
	printf("B: %u\n\t", c.B);
2000096e:	f248 605c 	movw	r0, #34396	; 0x865c
20000972:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000976:	9910      	ldr	r1, [sp, #64]	; 0x40
20000978:	f001 fcb6 	bl	200022e8 <printf>
	printf("A: %u\n\t", c.A);
2000097c:	f248 6064 	movw	r0, #34404	; 0x8664
20000980:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000984:	990f      	ldr	r1, [sp, #60]	; 0x3c
20000986:	f001 fcaf 	bl	200022e8 <printf>
	printf("L: %u R: %u Z: %u dUp: %u dDown: %u dRight: %u dLeft: %u\n\t", c.L, c.R, c.Z, c.dUp, c.dDown, c.dRight, c.dLeft);
2000098a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000098c:	9200      	str	r2, [sp, #0]
2000098e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20000990:	9301      	str	r3, [sp, #4]
20000992:	9909      	ldr	r1, [sp, #36]	; 0x24
20000994:	9102      	str	r1, [sp, #8]
20000996:	9a08      	ldr	r2, [sp, #32]
20000998:	9203      	str	r2, [sp, #12]
2000099a:	f248 606c 	movw	r0, #34412	; 0x866c
2000099e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009a2:	990e      	ldr	r1, [sp, #56]	; 0x38
200009a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
200009a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200009a8:	f001 fc9e 	bl	200022e8 <printf>
	printf("JoyX: %x\n\t", c.joyX);
200009ac:	f248 60a8 	movw	r0, #34472	; 0x86a8
200009b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009b4:	9906      	ldr	r1, [sp, #24]
200009b6:	f001 fc97 	bl	200022e8 <printf>
	printf("JoyY: %x\n\t", c.joyY);
200009ba:	f248 60b4 	movw	r0, #34484	; 0x86b4
200009be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009c2:	4639      	mov	r1, r7
200009c4:	f001 fc90 	bl	200022e8 <printf>
	printf("cX:   %x\n\t", c.cX);
200009c8:	f248 60c0 	movw	r0, #34496	; 0x86c0
200009cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009d0:	4629      	mov	r1, r5
200009d2:	f001 fc89 	bl	200022e8 <printf>
	printf("cY:   %x\n\t", c.cY);
200009d6:	f248 60cc 	movw	r0, #34508	; 0x86cc
200009da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009de:	4621      	mov	r1, r4
200009e0:	f001 fc82 	bl	200022e8 <printf>

	return c;
200009e4:	f04f 0300 	mov.w	r3, #0
200009e8:	f8c9 3004 	str.w	r3, [r9, #4]
200009ec:	9b08      	ldr	r3, [sp, #32]
200009ee:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
200009f2:	9909      	ldr	r1, [sp, #36]	; 0x24
200009f4:	f8c9 102c 	str.w	r1, [r9, #44]	; 0x2c
200009f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200009fa:	f8c9 2028 	str.w	r2, [r9, #40]	; 0x28
200009fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20000a00:	f8c9 3024 	str.w	r3, [r9, #36]	; 0x24
20000a04:	990c      	ldr	r1, [sp, #48]	; 0x30
20000a06:	f8c9 1020 	str.w	r1, [r9, #32]
20000a0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
20000a0c:	f8c9 201c 	str.w	r2, [r9, #28]
20000a10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20000a12:	f8c9 3018 	str.w	r3, [r9, #24]
20000a16:	990f      	ldr	r1, [sp, #60]	; 0x3c
20000a18:	f8c9 1014 	str.w	r1, [r9, #20]
20000a1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
20000a1e:	f8c9 2010 	str.w	r2, [r9, #16]
20000a22:	9b11      	ldr	r3, [sp, #68]	; 0x44
20000a24:	f8c9 300c 	str.w	r3, [r9, #12]
20000a28:	9912      	ldr	r1, [sp, #72]	; 0x48
20000a2a:	f8c9 1008 	str.w	r1, [r9, #8]
20000a2e:	f8c9 6000 	str.w	r6, [r9]
20000a32:	f04f 0300 	mov.w	r3, #0
20000a36:	f8c9 3048 	str.w	r3, [r9, #72]	; 0x48
20000a3a:	f8c9 3044 	str.w	r3, [r9, #68]	; 0x44
20000a3e:	f8c9 4040 	str.w	r4, [r9, #64]	; 0x40
20000a42:	f8c9 503c 	str.w	r5, [r9, #60]	; 0x3c
20000a46:	f8c9 7038 	str.w	r7, [r9, #56]	; 0x38
20000a4a:	9a06      	ldr	r2, [sp, #24]
20000a4c:	f8c9 2034 	str.w	r2, [r9, #52]	; 0x34
}
20000a50:	4648      	mov	r0, r9
20000a52:	b01d      	add	sp, #116	; 0x74
20000a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20000a58 <pollController>:

void pollController(struct Controller *c, struct Controller *cPrev){
20000a58:	b570      	push	{r4, r5, r6, lr}
20000a5a:	b094      	sub	sp, #80	; 0x50
20000a5c:	4604      	mov	r4, r0
20000a5e:	460e      	mov	r6, r1
	*c = pingController(1);
20000a60:	466d      	mov	r5, sp
20000a62:	4668      	mov	r0, sp
20000a64:	f04f 0101 	mov.w	r1, #1
20000a68:	f7ff fd6a 	bl	20000540 <pingController>
20000a6c:	4620      	mov	r0, r4
20000a6e:	4669      	mov	r1, sp
20000a70:	f04f 024c 	mov.w	r2, #76	; 0x4c
20000a74:	f001 fb70 	bl	20002158 <memcpy>
	c->StartOnDown = 0;
20000a78:	f04f 0300 	mov.w	r3, #0
20000a7c:	6063      	str	r3, [r4, #4]
	if(!cPrev->Start && c->Start){
20000a7e:	6833      	ldr	r3, [r6, #0]
20000a80:	b923      	cbnz	r3, 20000a8c <pollController+0x34>
20000a82:	6823      	ldr	r3, [r4, #0]
20000a84:	b113      	cbz	r3, 20000a8c <pollController+0x34>
		c->StartOnDown = 1;
20000a86:	f04f 0301 	mov.w	r3, #1
20000a8a:	6063      	str	r3, [r4, #4]
	}

	*cPrev = *c;
20000a8c:	4630      	mov	r0, r6
20000a8e:	4621      	mov	r1, r4
20000a90:	f04f 024c 	mov.w	r2, #76	; 0x4c
20000a94:	f001 fb60 	bl	20002158 <memcpy>
	if(c->StartOnDown) printf("Start on down!\n");
20000a98:	6863      	ldr	r3, [r4, #4]
20000a9a:	b12b      	cbz	r3, 20000aa8 <pollController+0x50>
20000a9c:	f248 60d8 	movw	r0, #34520	; 0x86d8
20000aa0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aa4:	f001 fc8e 	bl	200023c4 <puts>
}
20000aa8:	b014      	add	sp, #80	; 0x50
20000aaa:	bd70      	pop	{r4, r5, r6, pc}

20000aac <main>:

//////////////////
// Tie-Everything-Together Code
//////////////////

int main(){
20000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20000ab0:	b0aa      	sub	sp, #168	; 0xa8
	//SmartFusion Global Initializations
	MSS_GPIO_init();
20000ab2:	f000 fd91 	bl	200015d8 <MSS_GPIO_init>
	MSS_UART_init(
20000ab6:	f648 70f8 	movw	r0, #36856	; 0x8ff8
20000aba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000abe:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000ac2:	f04f 0203 	mov.w	r2, #3
20000ac6:	f000 fcdf 	bl	20001488 <MSS_UART_init>
	);*/


	//Controller Initialization
	struct Controller c, cPrev;
	cPrev.Start = 0;
20000aca:	f04f 0400 	mov.w	r4, #0
20000ace:	9404      	str	r4, [sp, #16]
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_INOUT_MODE);
20000ad0:	4620      	mov	r0, r4
20000ad2:	f04f 0103 	mov.w	r1, #3
20000ad6:	f000 fdaf 	bl	20001638 <MSS_GPIO_config>
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
20000ada:	4620      	mov	r0, r4
20000adc:	f04f 0102 	mov.w	r1, #2
20000ae0:	f000 fdc6 	bl	20001670 <MSS_GPIO_drive_inout>
	initController();
20000ae4:	f7ff fcea 	bl	200004bc <initController>

	//Main Loop
	while(1){
		pollController(&c,&cPrev);
20000ae8:	f10d 085c 	add.w	r8, sp, #92	; 0x5c
20000aec:	f10d 0a10 	add.w	sl, sp, #16
		uint8_t msg[15] = "Start on down!\n";
20000af0:	f248 6508 	movw	r5, #34312	; 0x8608
20000af4:	f2c2 0500 	movt	r5, #8192	; 0x2000
20000af8:	466c      	mov	r4, sp
		MSS_UART_polled_tx(&g_mss_uart1, msg, sizeof(msg));
20000afa:	f648 76f8 	movw	r6, #36856	; 0x8ff8
20000afe:	f2c2 0600 	movt	r6, #8192	; 0x2000
20000b02:	f04f 090f 	mov.w	r9, #15
		wait(1000000);
20000b06:	f244 2740 	movw	r7, #16960	; 0x4240
20000b0a:	f2c0 070f 	movt	r7, #15
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
	initController();

	//Main Loop
	while(1){
		pollController(&c,&cPrev);
20000b0e:	4640      	mov	r0, r8
20000b10:	4651      	mov	r1, sl
20000b12:	f7ff ffa1 	bl	20000a58 <pollController>
		uint8_t msg[15] = "Start on down!\n";
20000b16:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
20000b1a:	46a4      	mov	ip, r4
20000b1c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000b20:	4662      	mov	r2, ip
20000b22:	f822 3b02 	strh.w	r3, [r2], #2
20000b26:	ea4f 4313 	mov.w	r3, r3, lsr #16
20000b2a:	7013      	strb	r3, [r2, #0]
		MSS_UART_polled_tx(&g_mss_uart1, msg, sizeof(msg));
20000b2c:	4630      	mov	r0, r6
20000b2e:	4669      	mov	r1, sp
20000b30:	464a      	mov	r2, r9
20000b32:	f000 f86d 	bl	20000c10 <MSS_UART_polled_tx>
		wait(1000000);
20000b36:	4638      	mov	r0, r7
20000b38:	f7ff fcb2 	bl	200004a0 <wait>
20000b3c:	e7e7      	b.n	20000b0e <main+0x62>
20000b3e:	bf00      	nop

20000b40 <NVIC_init>:
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
20000b40:	be00      	bkpt	0x0000
}
20000b42:	4770      	bx	lr

20000b44 <NVIC_set_handler>:
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
20000b44:	be00      	bkpt	0x0000
}
20000b46:	4770      	bx	lr

20000b48 <NVIC_set_priority>:
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20000b48:	be00      	bkpt	0x0000
}
20000b4a:	4770      	bx	lr

20000b4c <NVIC_enable_interrupt>:
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20000b4c:	be00      	bkpt	0x0000
}
20000b4e:	4770      	bx	lr

20000b50 <NVIC_disable_interrupt>:
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20000b50:	be00      	bkpt	0x0000
}
20000b52:	4770      	bx	lr

20000b54 <NVIC_clear_interrupt>:
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20000b54:	be00      	bkpt	0x0000
}
20000b56:	4770      	bx	lr

20000b58 <HAL_disable_interrupts>:
20000b58:	f3ef 8010 	mrs	r0, PRIMASK
20000b5c:	b672      	cpsid	i
20000b5e:	4770      	bx	lr

20000b60 <HAL_restore_interrupts>:
20000b60:	f380 8810 	msr	PRIMASK, r0
20000b64:	4770      	bx	lr
	...

20000b68 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
20000b68:	b084      	sub	sp, #16
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
        volatile uint32_t assert_line = line_no;
20000b6a:	9102      	str	r1, [sp, #8]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
20000b6c:	7803      	ldrb	r3, [r0, #0]
20000b6e:	f88d 300f 	strb.w	r3, [sp, #15]
		i_dummy = assert_line;
20000b72:	9b02      	ldr	r3, [sp, #8]
20000b74:	9301      	str	r3, [sp, #4]
		i_dummy++;
20000b76:	9b01      	ldr	r3, [sp, #4]
20000b78:	f103 0301 	add.w	r3, r3, #1
20000b7c:	9301      	str	r3, [sp, #4]
20000b7e:	e7f4      	b.n	20000b6a <HAL_assert_fail+0x2>

20000b80 <HW_set_32bit_reg>:
20000b80:	6001      	str	r1, [r0, #0]
20000b82:	4770      	bx	lr

20000b84 <HW_get_32bit_reg>:
20000b84:	6800      	ldr	r0, [r0, #0]
20000b86:	4770      	bx	lr

20000b88 <HW_set_32bit_reg_field>:
20000b88:	b50e      	push	{r1, r2, r3, lr}
20000b8a:	fa03 f301 	lsl.w	r3, r3, r1
20000b8e:	ea03 0302 	and.w	r3, r3, r2
20000b92:	6801      	ldr	r1, [r0, #0]
20000b94:	ea6f 0202 	mvn.w	r2, r2
20000b98:	ea01 0102 	and.w	r1, r1, r2
20000b9c:	ea41 0103 	orr.w	r1, r1, r3
20000ba0:	6001      	str	r1, [r0, #0]
20000ba2:	bd0e      	pop	{r1, r2, r3, pc}

20000ba4 <HW_get_32bit_reg_field>:
20000ba4:	6800      	ldr	r0, [r0, #0]
20000ba6:	ea00 0002 	and.w	r0, r0, r2
20000baa:	fa20 f001 	lsr.w	r0, r0, r1
20000bae:	4770      	bx	lr

20000bb0 <HW_set_16bit_reg>:
20000bb0:	8001      	strh	r1, [r0, #0]
20000bb2:	4770      	bx	lr

20000bb4 <HW_get_16bit_reg>:
20000bb4:	8800      	ldrh	r0, [r0, #0]
20000bb6:	4770      	bx	lr

20000bb8 <HW_set_16bit_reg_field>:
20000bb8:	b50e      	push	{r1, r2, r3, lr}
20000bba:	fa03 f301 	lsl.w	r3, r3, r1
20000bbe:	ea03 0302 	and.w	r3, r3, r2
20000bc2:	8801      	ldrh	r1, [r0, #0]
20000bc4:	ea6f 0202 	mvn.w	r2, r2
20000bc8:	ea01 0102 	and.w	r1, r1, r2
20000bcc:	ea41 0103 	orr.w	r1, r1, r3
20000bd0:	8001      	strh	r1, [r0, #0]
20000bd2:	bd0e      	pop	{r1, r2, r3, pc}

20000bd4 <HW_get_16bit_reg_field>:
20000bd4:	8800      	ldrh	r0, [r0, #0]
20000bd6:	ea00 0002 	and.w	r0, r0, r2
20000bda:	fa20 f001 	lsr.w	r0, r0, r1
20000bde:	4770      	bx	lr

20000be0 <HW_set_8bit_reg>:
20000be0:	7001      	strb	r1, [r0, #0]
20000be2:	4770      	bx	lr

20000be4 <HW_get_8bit_reg>:
20000be4:	7800      	ldrb	r0, [r0, #0]
20000be6:	4770      	bx	lr

20000be8 <HW_set_8bit_reg_field>:
20000be8:	b50e      	push	{r1, r2, r3, lr}
20000bea:	fa03 f301 	lsl.w	r3, r3, r1
20000bee:	ea03 0302 	and.w	r3, r3, r2
20000bf2:	7801      	ldrb	r1, [r0, #0]
20000bf4:	ea6f 0202 	mvn.w	r2, r2
20000bf8:	ea01 0102 	and.w	r1, r1, r2
20000bfc:	ea41 0103 	orr.w	r1, r1, r3
20000c00:	7001      	strb	r1, [r0, #0]
20000c02:	bd0e      	pop	{r1, r2, r3, pc}

20000c04 <HW_get_8bit_reg_field>:
20000c04:	7800      	ldrb	r0, [r0, #0]
20000c06:	ea00 0002 	and.w	r0, r0, r2
20000c0a:	fa20 f001 	lsr.w	r0, r0, r1
20000c0e:	4770      	bx	lr

20000c10 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000c10:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000c14:	f249 0320 	movw	r3, #36896	; 0x9020
20000c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c1c:	4298      	cmp	r0, r3
20000c1e:	d006      	beq.n	20000c2e <MSS_UART_polled_tx+0x1e>
20000c20:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c28:	4298      	cmp	r0, r3
20000c2a:	d000      	beq.n	20000c2e <MSS_UART_polled_tx+0x1e>
20000c2c:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000c2e:	b901      	cbnz	r1, 20000c32 <MSS_UART_polled_tx+0x22>
20000c30:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000c32:	b902      	cbnz	r2, 20000c36 <MSS_UART_polled_tx+0x26>
20000c34:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000c36:	f249 0320 	movw	r3, #36896	; 0x9020
20000c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c3e:	4298      	cmp	r0, r3
20000c40:	d005      	beq.n	20000c4e <MSS_UART_polled_tx+0x3e>
20000c42:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c4a:	4298      	cmp	r0, r3
20000c4c:	d133      	bne.n	20000cb6 <MSS_UART_polled_tx+0xa6>
20000c4e:	1e13      	subs	r3, r2, #0
20000c50:	bf18      	it	ne
20000c52:	2301      	movne	r3, #1
20000c54:	2900      	cmp	r1, #0
20000c56:	bf0c      	ite	eq
20000c58:	2300      	moveq	r3, #0
20000c5a:	f003 0301 	andne.w	r3, r3, #1
20000c5e:	2b00      	cmp	r3, #0
20000c60:	d029      	beq.n	20000cb6 <MSS_UART_polled_tx+0xa6>
20000c62:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000c66:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000c68:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000c6c:	6803      	ldr	r3, [r0, #0]
20000c6e:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20000c70:	f890 c00a 	ldrb.w	ip, [r0, #10]
20000c74:	ea43 0c0c 	orr.w	ip, r3, ip
20000c78:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000c7c:	f013 0f20 	tst.w	r3, #32
20000c80:	d017      	beq.n	20000cb2 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000c82:	2a0f      	cmp	r2, #15
20000c84:	d904      	bls.n	20000c90 <MSS_UART_polled_tx+0x80>
20000c86:	4656      	mov	r6, sl
20000c88:	46bc      	mov	ip, r7
20000c8a:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000c8c:	440f      	add	r7, r1
20000c8e:	e004      	b.n	20000c9a <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000c90:	b90a      	cbnz	r2, 20000c96 <MSS_UART_polled_tx+0x86>
20000c92:	4643      	mov	r3, r8
20000c94:	e00b      	b.n	20000cae <MSS_UART_polled_tx+0x9e>
20000c96:	4616      	mov	r6, r2
20000c98:	e7f6      	b.n	20000c88 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000c9a:	6804      	ldr	r4, [r0, #0]
20000c9c:	5cfd      	ldrb	r5, [r7, r3]
20000c9e:	7025      	strb	r5, [r4, #0]
20000ca0:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000ca4:	f103 0301 	add.w	r3, r3, #1
20000ca8:	429e      	cmp	r6, r3
20000caa:	d8f6      	bhi.n	20000c9a <MSS_UART_polled_tx+0x8a>
20000cac:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000cae:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
20000cb2:	2a00      	cmp	r2, #0
20000cb4:	d1da      	bne.n	20000c6c <MSS_UART_polled_tx+0x5c>
    }
}
20000cb6:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20000cba:	4770      	bx	lr

20000cbc <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20000cbc:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000cbe:	f249 0320 	movw	r3, #36896	; 0x9020
20000cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc6:	4298      	cmp	r0, r3
20000cc8:	d006      	beq.n	20000cd8 <MSS_UART_polled_tx_string+0x1c>
20000cca:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd2:	4298      	cmp	r0, r3
20000cd4:	d000      	beq.n	20000cd8 <MSS_UART_polled_tx_string+0x1c>
20000cd6:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20000cd8:	b901      	cbnz	r1, 20000cdc <MSS_UART_polled_tx_string+0x20>
20000cda:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000cdc:	f249 0320 	movw	r3, #36896	; 0x9020
20000ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce4:	4298      	cmp	r0, r3
20000ce6:	d005      	beq.n	20000cf4 <MSS_UART_polled_tx_string+0x38>
20000ce8:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cf0:	4298      	cmp	r0, r3
20000cf2:	d128      	bne.n	20000d46 <MSS_UART_polled_tx_string+0x8a>
20000cf4:	b339      	cbz	r1, 20000d46 <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000cf6:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000cf8:	b32d      	cbz	r5, 20000d46 <MSS_UART_polled_tx_string+0x8a>
20000cfa:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000cfe:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20000d00:	6804      	ldr	r4, [r0, #0]
20000d02:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
20000d04:	7a82      	ldrb	r2, [r0, #10]
20000d06:	ea43 0202 	orr.w	r2, r3, r2
20000d0a:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
20000d0c:	f013 0f20 	tst.w	r3, #32
20000d10:	d0f7      	beq.n	20000d02 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000d12:	b1c5      	cbz	r5, 20000d46 <MSS_UART_polled_tx_string+0x8a>
20000d14:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000d16:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20000d1a:	6802      	ldr	r2, [r0, #0]
20000d1c:	b2ed      	uxtb	r5, r5
20000d1e:	7015      	strb	r5, [r2, #0]
                ++fill_size;
20000d20:	f103 0301 	add.w	r3, r3, #1
20000d24:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000d28:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000d2a:	2b0f      	cmp	r3, #15
20000d2c:	bf8c      	ite	hi
20000d2e:	2200      	movhi	r2, #0
20000d30:	2201      	movls	r2, #1
20000d32:	2d00      	cmp	r5, #0
20000d34:	bf0c      	ite	eq
20000d36:	2200      	moveq	r2, #0
20000d38:	f002 0201 	andne.w	r2, r2, #1
20000d3c:	2a00      	cmp	r2, #0
20000d3e:	d1ec      	bne.n	20000d1a <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000d40:	b10d      	cbz	r5, 20000d46 <MSS_UART_polled_tx_string+0x8a>
20000d42:	46a4      	mov	ip, r4
20000d44:	e7dc      	b.n	20000d00 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20000d46:	bcf0      	pop	{r4, r5, r6, r7}
20000d48:	4770      	bx	lr
20000d4a:	bf00      	nop

20000d4c <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000d4c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000d4e:	f249 0320 	movw	r3, #36896	; 0x9020
20000d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d56:	4298      	cmp	r0, r3
20000d58:	d006      	beq.n	20000d68 <MSS_UART_irq_tx+0x1c>
20000d5a:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d62:	4298      	cmp	r0, r3
20000d64:	d000      	beq.n	20000d68 <MSS_UART_irq_tx+0x1c>
20000d66:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
20000d68:	b901      	cbnz	r1, 20000d6c <MSS_UART_irq_tx+0x20>
20000d6a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000d6c:	b90a      	cbnz	r2, 20000d72 <MSS_UART_irq_tx+0x26>
20000d6e:	be00      	bkpt	0x0000
20000d70:	e036      	b.n	20000de0 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
20000d72:	2900      	cmp	r1, #0
20000d74:	d034      	beq.n	20000de0 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
20000d76:	f249 0320 	movw	r3, #36896	; 0x9020
20000d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d7e:	4298      	cmp	r0, r3
20000d80:	d005      	beq.n	20000d8e <MSS_UART_irq_tx+0x42>
20000d82:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d8a:	4298      	cmp	r0, r3
20000d8c:	d128      	bne.n	20000de0 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
20000d8e:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
20000d90:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
20000d92:	f04f 0300 	mov.w	r3, #0
20000d96:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000d98:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000d9a:	b219      	sxth	r1, r3
20000d9c:	ea4f 1151 	mov.w	r1, r1, lsr #5
20000da0:	f003 031f 	and.w	r3, r3, #31
20000da4:	f04f 0201 	mov.w	r2, #1
20000da8:	fa02 f403 	lsl.w	r4, r2, r3
20000dac:	f24e 1300 	movw	r3, #57600	; 0xe100
20000db0:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000db4:	f101 0160 	add.w	r1, r1, #96	; 0x60
20000db8:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
20000dbc:	f640 71f5 	movw	r1, #4085	; 0xff5
20000dc0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000dc4:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
20000dc6:	6841      	ldr	r1, [r0, #4]
20000dc8:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000dcc:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000dce:	b208      	sxth	r0, r1
20000dd0:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000dd4:	f001 011f 	and.w	r1, r1, #31
20000dd8:	fa02 f201 	lsl.w	r2, r2, r1
20000ddc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20000de0:	bc10      	pop	{r4}
20000de2:	4770      	bx	lr

20000de4 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000de4:	f249 0320 	movw	r3, #36896	; 0x9020
20000de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dec:	4298      	cmp	r0, r3
20000dee:	d009      	beq.n	20000e04 <MSS_UART_tx_complete+0x20>
20000df0:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000df8:	4298      	cmp	r0, r3
20000dfa:	d003      	beq.n	20000e04 <MSS_UART_tx_complete+0x20>
20000dfc:	be00      	bkpt	0x0000
20000dfe:	f04f 0000 	mov.w	r0, #0
20000e02:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000e04:	6803      	ldr	r3, [r0, #0]
20000e06:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20000e08:	7a82      	ldrb	r2, [r0, #10]
20000e0a:	ea43 0202 	orr.w	r2, r3, r2
20000e0e:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20000e10:	6902      	ldr	r2, [r0, #16]
20000e12:	b112      	cbz	r2, 20000e1a <MSS_UART_tx_complete+0x36>
20000e14:	f04f 0000 	mov.w	r0, #0
20000e18:	4770      	bx	lr
20000e1a:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
20000e1e:	4770      	bx	lr

20000e20 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000e20:	b410      	push	{r4}
20000e22:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000e24:	f249 0020 	movw	r0, #36896	; 0x9020
20000e28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e2c:	4283      	cmp	r3, r0
20000e2e:	d006      	beq.n	20000e3e <MSS_UART_get_rx+0x1e>
20000e30:	f648 70f8 	movw	r0, #36856	; 0x8ff8
20000e34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e38:	4283      	cmp	r3, r0
20000e3a:	d000      	beq.n	20000e3e <MSS_UART_get_rx+0x1e>
20000e3c:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000e3e:	b901      	cbnz	r1, 20000e42 <MSS_UART_get_rx+0x22>
20000e40:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000e42:	b902      	cbnz	r2, 20000e46 <MSS_UART_get_rx+0x26>
20000e44:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e46:	f249 0020 	movw	r0, #36896	; 0x9020
20000e4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e4e:	4283      	cmp	r3, r0
20000e50:	d005      	beq.n	20000e5e <MSS_UART_get_rx+0x3e>
20000e52:	f648 70f8 	movw	r0, #36856	; 0x8ff8
20000e56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e5a:	4283      	cmp	r3, r0
20000e5c:	d12a      	bne.n	20000eb4 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
20000e5e:	1e10      	subs	r0, r2, #0
20000e60:	bf18      	it	ne
20000e62:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e64:	2900      	cmp	r1, #0
20000e66:	bf0c      	ite	eq
20000e68:	2400      	moveq	r4, #0
20000e6a:	f000 0401 	andne.w	r4, r0, #1
20000e6e:	b30c      	cbz	r4, 20000eb4 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000e70:	681c      	ldr	r4, [r3, #0]
20000e72:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20000e76:	7a9c      	ldrb	r4, [r3, #10]
20000e78:	ea4c 0404 	orr.w	r4, ip, r4
20000e7c:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000e7e:	ea1c 0f00 	tst.w	ip, r0
20000e82:	d017      	beq.n	20000eb4 <MSS_UART_get_rx+0x94>
20000e84:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000e88:	681c      	ldr	r4, [r3, #0]
20000e8a:	f894 c000 	ldrb.w	ip, [r4]
20000e8e:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
20000e92:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
20000e96:	681c      	ldr	r4, [r3, #0]
20000e98:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
20000e9c:	7a9c      	ldrb	r4, [r3, #10]
20000e9e:	ea4c 0404 	orr.w	r4, ip, r4
20000ea2:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000ea4:	4282      	cmp	r2, r0
20000ea6:	bf94      	ite	ls
20000ea8:	2400      	movls	r4, #0
20000eaa:	f00c 0401 	andhi.w	r4, ip, #1
20000eae:	2c00      	cmp	r4, #0
20000eb0:	d1ea      	bne.n	20000e88 <MSS_UART_get_rx+0x68>
20000eb2:	e001      	b.n	20000eb8 <MSS_UART_get_rx+0x98>
20000eb4:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
20000eb8:	bc10      	pop	{r4}
20000eba:	4770      	bx	lr

20000ebc <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
20000ebc:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ebe:	f249 0320 	movw	r3, #36896	; 0x9020
20000ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec6:	4298      	cmp	r0, r3
20000ec8:	d007      	beq.n	20000eda <MSS_UART_enable_irq+0x1e>
20000eca:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed2:	4298      	cmp	r0, r3
20000ed4:	d001      	beq.n	20000eda <MSS_UART_enable_irq+0x1e>
20000ed6:	be00      	bkpt	0x0000
20000ed8:	e022      	b.n	20000f20 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000eda:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000edc:	fa0f fc83 	sxth.w	ip, r3
20000ee0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
20000ee4:	f003 031f 	and.w	r3, r3, #31
20000ee8:	f04f 0201 	mov.w	r2, #1
20000eec:	fa02 f403 	lsl.w	r4, r2, r3
20000ef0:	f24e 1300 	movw	r3, #57600	; 0xe100
20000ef4:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000ef8:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
20000efc:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
20000f00:	6804      	ldr	r4, [r0, #0]
20000f02:	f894 c004 	ldrb.w	ip, [r4, #4]
20000f06:	ea41 010c 	orr.w	r1, r1, ip
20000f0a:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000f0c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000f0e:	b208      	sxth	r0, r1
20000f10:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000f14:	f001 011f 	and.w	r1, r1, #31
20000f18:	fa02 f201 	lsl.w	r2, r2, r1
20000f1c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20000f20:	bc10      	pop	{r4}
20000f22:	4770      	bx	lr

20000f24 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000f24:	f249 0320 	movw	r3, #36896	; 0x9020
20000f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f2c:	4298      	cmp	r0, r3
20000f2e:	d007      	beq.n	20000f40 <MSS_UART_disable_irq+0x1c>
20000f30:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f38:	4298      	cmp	r0, r3
20000f3a:	d001      	beq.n	20000f40 <MSS_UART_disable_irq+0x1c>
20000f3c:	be00      	bkpt	0x0000
20000f3e:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
20000f40:	6803      	ldr	r3, [r0, #0]
20000f42:	791a      	ldrb	r2, [r3, #4]
20000f44:	ea22 0201 	bic.w	r2, r2, r1
20000f48:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000f4a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000f4c:	b218      	sxth	r0, r3
20000f4e:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000f52:	f003 031f 	and.w	r3, r3, #31
20000f56:	f04f 0201 	mov.w	r2, #1
20000f5a:	fa02 f203 	lsl.w	r2, r2, r3
20000f5e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000f62:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000f66:	f100 0c60 	add.w	ip, r0, #96	; 0x60
20000f6a:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
20000f6e:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000f70:	bf01      	itttt	eq
20000f72:	f24e 1300 	movweq	r3, #57600	; 0xe100
20000f76:	f2ce 0300 	movteq	r3, #57344	; 0xe000
20000f7a:	3020      	addeq	r0, #32
20000f7c:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
20000f80:	4770      	bx	lr
20000f82:	bf00      	nop

20000f84 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000f84:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000f86:	f249 0320 	movw	r3, #36896	; 0x9020
20000f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f8e:	4298      	cmp	r0, r3
20000f90:	d007      	beq.n	20000fa2 <MSS_UART_isr+0x1e>
20000f92:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20000f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f9a:	4298      	cmp	r0, r3
20000f9c:	d001      	beq.n	20000fa2 <MSS_UART_isr+0x1e>
20000f9e:	be00      	bkpt	0x0000
20000fa0:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000fa2:	6803      	ldr	r3, [r0, #0]
20000fa4:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20000fa6:	f003 030f 	and.w	r3, r3, #15
20000faa:	2b0c      	cmp	r3, #12
20000fac:	d820      	bhi.n	20000ff0 <MSS_UART_isr+0x6c>
20000fae:	e8df f003 	tbb	[pc, r3]
20000fb2:	1f07      	.short	0x1f07
20000fb4:	1f131f0d 	.word	0x1f131f0d
20000fb8:	1f1f1f19 	.word	0x1f1f1f19
20000fbc:	1f1f      	.short	0x1f1f
20000fbe:	13          	.byte	0x13
20000fbf:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000fc0:	6a43      	ldr	r3, [r0, #36]	; 0x24
20000fc2:	b90b      	cbnz	r3, 20000fc8 <MSS_UART_isr+0x44>
20000fc4:	be00      	bkpt	0x0000
20000fc6:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000fc8:	4798      	blx	r3
20000fca:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000fcc:	6a03      	ldr	r3, [r0, #32]
20000fce:	b90b      	cbnz	r3, 20000fd4 <MSS_UART_isr+0x50>
20000fd0:	be00      	bkpt	0x0000
20000fd2:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20000fd4:	4798      	blx	r3
20000fd6:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000fd8:	69c3      	ldr	r3, [r0, #28]
20000fda:	b90b      	cbnz	r3, 20000fe0 <MSS_UART_isr+0x5c>
20000fdc:	be00      	bkpt	0x0000
20000fde:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20000fe0:	4798      	blx	r3
20000fe2:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000fe4:	6983      	ldr	r3, [r0, #24]
20000fe6:	b90b      	cbnz	r3, 20000fec <MSS_UART_isr+0x68>
20000fe8:	be00      	bkpt	0x0000
20000fea:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
20000fec:	4798      	blx	r3
20000fee:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000ff0:	be00      	bkpt	0x0000
20000ff2:	bd08      	pop	{r3, pc}

20000ff4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000ff4:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ff6:	f249 0320 	movw	r3, #36896	; 0x9020
20000ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ffe:	4298      	cmp	r0, r3
20001000:	d006      	beq.n	20001010 <default_tx_handler+0x1c>
20001002:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20001006:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000100a:	4298      	cmp	r0, r3
2000100c:	d000      	beq.n	20001010 <default_tx_handler+0x1c>
2000100e:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001010:	68c2      	ldr	r2, [r0, #12]
20001012:	b902      	cbnz	r2, 20001016 <default_tx_handler+0x22>
20001014:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001016:	6901      	ldr	r1, [r0, #16]
20001018:	b901      	cbnz	r1, 2000101c <default_tx_handler+0x28>
2000101a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000101c:	f249 0320 	movw	r3, #36896	; 0x9020
20001020:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001024:	4298      	cmp	r0, r3
20001026:	d005      	beq.n	20001034 <default_tx_handler+0x40>
20001028:	f648 73f8 	movw	r3, #36856	; 0x8ff8
2000102c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001030:	4298      	cmp	r0, r3
20001032:	d130      	bne.n	20001096 <default_tx_handler+0xa2>
20001034:	2a00      	cmp	r2, #0
20001036:	d02e      	beq.n	20001096 <default_tx_handler+0xa2>
20001038:	2900      	cmp	r1, #0
2000103a:	d02c      	beq.n	20001096 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000103c:	6803      	ldr	r3, [r0, #0]
2000103e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001040:	7a82      	ldrb	r2, [r0, #10]
20001042:	ea43 0202 	orr.w	r2, r3, r2
20001046:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001048:	f013 0f20 	tst.w	r3, #32
2000104c:	d01a      	beq.n	20001084 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000104e:	6902      	ldr	r2, [r0, #16]
20001050:	6943      	ldr	r3, [r0, #20]
20001052:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001056:	2b0f      	cmp	r3, #15
20001058:	d904      	bls.n	20001064 <default_tx_handler+0x70>
2000105a:	f04f 0c10 	mov.w	ip, #16
2000105e:	f04f 0300 	mov.w	r3, #0
20001062:	e002      	b.n	2000106a <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001064:	b173      	cbz	r3, 20001084 <default_tx_handler+0x90>
20001066:	469c      	mov	ip, r3
20001068:	e7f9      	b.n	2000105e <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000106a:	6802      	ldr	r2, [r0, #0]
2000106c:	68c4      	ldr	r4, [r0, #12]
2000106e:	6941      	ldr	r1, [r0, #20]
20001070:	5c61      	ldrb	r1, [r4, r1]
20001072:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20001074:	6942      	ldr	r2, [r0, #20]
20001076:	f102 0201 	add.w	r2, r2, #1
2000107a:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000107c:	f103 0301 	add.w	r3, r3, #1
20001080:	4563      	cmp	r3, ip
20001082:	d3f2      	bcc.n	2000106a <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001084:	6942      	ldr	r2, [r0, #20]
20001086:	6903      	ldr	r3, [r0, #16]
20001088:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000108a:	bf01      	itttt	eq
2000108c:	2300      	moveq	r3, #0
2000108e:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001090:	6842      	ldreq	r2, [r0, #4]
20001092:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20001096:	bc10      	pop	{r4}
20001098:	4770      	bx	lr
2000109a:	bf00      	nop

2000109c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
2000109c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000109e:	f249 0320 	movw	r3, #36896	; 0x9020
200010a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010a6:	4298      	cmp	r0, r3
200010a8:	d006      	beq.n	200010b8 <MSS_UART_set_rx_handler+0x1c>
200010aa:	f648 73f8 	movw	r3, #36856	; 0x8ff8
200010ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b2:	4298      	cmp	r0, r3
200010b4:	d000      	beq.n	200010b8 <MSS_UART_set_rx_handler+0x1c>
200010b6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200010b8:	b901      	cbnz	r1, 200010bc <MSS_UART_set_rx_handler+0x20>
200010ba:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
200010bc:	2ac0      	cmp	r2, #192	; 0xc0
200010be:	d900      	bls.n	200010c2 <MSS_UART_set_rx_handler+0x26>
200010c0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200010c2:	f249 0320 	movw	r3, #36896	; 0x9020
200010c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ca:	4298      	cmp	r0, r3
200010cc:	d005      	beq.n	200010da <MSS_UART_set_rx_handler+0x3e>
200010ce:	f648 73f8 	movw	r3, #36856	; 0x8ff8
200010d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d6:	4298      	cmp	r0, r3
200010d8:	d12f      	bne.n	2000113a <MSS_UART_set_rx_handler+0x9e>
200010da:	2ac0      	cmp	r2, #192	; 0xc0
200010dc:	bf8c      	ite	hi
200010de:	2300      	movhi	r3, #0
200010e0:	2301      	movls	r3, #1
200010e2:	2900      	cmp	r1, #0
200010e4:	bf0c      	ite	eq
200010e6:	2300      	moveq	r3, #0
200010e8:	f003 0301 	andne.w	r3, r3, #1
200010ec:	b32b      	cbz	r3, 2000113a <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
200010ee:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
200010f0:	6803      	ldr	r3, [r0, #0]
200010f2:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
200010f6:	f042 020a 	orr.w	r2, r2, #10
200010fa:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200010fc:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200010fe:	b219      	sxth	r1, r3
20001100:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001104:	f003 031f 	and.w	r3, r3, #31
20001108:	f04f 0201 	mov.w	r2, #1
2000110c:	fa02 f403 	lsl.w	r4, r2, r3
20001110:	f24e 1300 	movw	r3, #57600	; 0xe100
20001114:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001118:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000111c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001120:	6841      	ldr	r1, [r0, #4]
20001122:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001126:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001128:	b208      	sxth	r0, r1
2000112a:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000112e:	f001 011f 	and.w	r1, r1, #31
20001132:	fa02 f201 	lsl.w	r2, r2, r1
20001136:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000113a:	bc10      	pop	{r4}
2000113c:	4770      	bx	lr
2000113e:	bf00      	nop

20001140 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001140:	f249 0320 	movw	r3, #36896	; 0x9020
20001144:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001148:	4298      	cmp	r0, r3
2000114a:	d007      	beq.n	2000115c <MSS_UART_set_loopback+0x1c>
2000114c:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20001150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001154:	4298      	cmp	r0, r3
20001156:	d001      	beq.n	2000115c <MSS_UART_set_loopback+0x1c>
20001158:	be00      	bkpt	0x0000
2000115a:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
2000115c:	b929      	cbnz	r1, 2000116a <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
2000115e:	6843      	ldr	r3, [r0, #4]
20001160:	f04f 0200 	mov.w	r2, #0
20001164:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001168:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
2000116a:	6843      	ldr	r3, [r0, #4]
2000116c:	f04f 0201 	mov.w	r2, #1
20001170:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001174:	4770      	bx	lr
20001176:	bf00      	nop

20001178 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001178:	4668      	mov	r0, sp
2000117a:	f020 0107 	bic.w	r1, r0, #7
2000117e:	468d      	mov	sp, r1
20001180:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20001182:	f249 0020 	movw	r0, #36896	; 0x9020
20001186:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000118a:	f7ff fefb 	bl	20000f84 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000118e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001192:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001196:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000119a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
2000119e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200011a2:	4685      	mov	sp, r0
200011a4:	4770      	bx	lr
200011a6:	bf00      	nop

200011a8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200011a8:	4668      	mov	r0, sp
200011aa:	f020 0107 	bic.w	r1, r0, #7
200011ae:	468d      	mov	sp, r1
200011b0:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
200011b2:	f648 70f8 	movw	r0, #36856	; 0x8ff8
200011b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011ba:	f7ff fee3 	bl	20000f84 <MSS_UART_isr>
200011be:	f24e 1300 	movw	r3, #57600	; 0xe100
200011c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200011c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
200011ca:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
200011ce:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200011d2:	4685      	mov	sp, r0
200011d4:	4770      	bx	lr
200011d6:	bf00      	nop

200011d8 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200011d8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200011da:	f249 0320 	movw	r3, #36896	; 0x9020
200011de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011e2:	4298      	cmp	r0, r3
200011e4:	d006      	beq.n	200011f4 <MSS_UART_set_rxstatus_handler+0x1c>
200011e6:	f648 73f8 	movw	r3, #36856	; 0x8ff8
200011ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ee:	4298      	cmp	r0, r3
200011f0:	d000      	beq.n	200011f4 <MSS_UART_set_rxstatus_handler+0x1c>
200011f2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
200011f4:	b901      	cbnz	r1, 200011f8 <MSS_UART_set_rxstatus_handler+0x20>
200011f6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200011f8:	f249 0320 	movw	r3, #36896	; 0x9020
200011fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001200:	4298      	cmp	r0, r3
20001202:	d005      	beq.n	20001210 <MSS_UART_set_rxstatus_handler+0x38>
20001204:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20001208:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000120c:	4298      	cmp	r0, r3
2000120e:	d120      	bne.n	20001252 <MSS_UART_set_rxstatus_handler+0x7a>
20001210:	b1f9      	cbz	r1, 20001252 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
20001212:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001214:	8903      	ldrh	r3, [r0, #8]
20001216:	b219      	sxth	r1, r3
20001218:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000121c:	f003 031f 	and.w	r3, r3, #31
20001220:	f04f 0201 	mov.w	r2, #1
20001224:	fa02 f403 	lsl.w	r4, r2, r3
20001228:	f24e 1300 	movw	r3, #57600	; 0xe100
2000122c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001230:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001234:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001238:	6841      	ldr	r1, [r0, #4]
2000123a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000123e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001240:	b208      	sxth	r0, r1
20001242:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001246:	f001 011f 	and.w	r1, r1, #31
2000124a:	fa02 f201 	lsl.w	r2, r2, r1
2000124e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001252:	bc10      	pop	{r4}
20001254:	4770      	bx	lr
20001256:	bf00      	nop

20001258 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001258:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000125a:	f249 0320 	movw	r3, #36896	; 0x9020
2000125e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001262:	4298      	cmp	r0, r3
20001264:	d006      	beq.n	20001274 <MSS_UART_set_tx_handler+0x1c>
20001266:	f648 73f8 	movw	r3, #36856	; 0x8ff8
2000126a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000126e:	4298      	cmp	r0, r3
20001270:	d000      	beq.n	20001274 <MSS_UART_set_tx_handler+0x1c>
20001272:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001274:	b901      	cbnz	r1, 20001278 <MSS_UART_set_tx_handler+0x20>
20001276:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001278:	f249 0320 	movw	r3, #36896	; 0x9020
2000127c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001280:	4298      	cmp	r0, r3
20001282:	d005      	beq.n	20001290 <MSS_UART_set_tx_handler+0x38>
20001284:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20001288:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000128c:	4298      	cmp	r0, r3
2000128e:	d124      	bne.n	200012da <MSS_UART_set_tx_handler+0x82>
20001290:	b319      	cbz	r1, 200012da <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
20001292:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
20001294:	f04f 0300 	mov.w	r3, #0
20001298:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
2000129a:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000129c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000129e:	b219      	sxth	r1, r3
200012a0:	ea4f 1151 	mov.w	r1, r1, lsr #5
200012a4:	f003 031f 	and.w	r3, r3, #31
200012a8:	f04f 0201 	mov.w	r2, #1
200012ac:	fa02 f403 	lsl.w	r4, r2, r3
200012b0:	f24e 1300 	movw	r3, #57600	; 0xe100
200012b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200012b8:	f101 0160 	add.w	r1, r1, #96	; 0x60
200012bc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
200012c0:	6841      	ldr	r1, [r0, #4]
200012c2:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200012c6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200012c8:	b208      	sxth	r0, r1
200012ca:	ea4f 1050 	mov.w	r0, r0, lsr #5
200012ce:	f001 011f 	and.w	r1, r1, #31
200012d2:	fa02 f201 	lsl.w	r2, r2, r1
200012d6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200012da:	bc10      	pop	{r4}
200012dc:	4770      	bx	lr
200012de:	bf00      	nop

200012e0 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200012e0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012e2:	f249 0320 	movw	r3, #36896	; 0x9020
200012e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ea:	4298      	cmp	r0, r3
200012ec:	d006      	beq.n	200012fc <MSS_UART_set_modemstatus_handler+0x1c>
200012ee:	f648 73f8 	movw	r3, #36856	; 0x8ff8
200012f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f6:	4298      	cmp	r0, r3
200012f8:	d000      	beq.n	200012fc <MSS_UART_set_modemstatus_handler+0x1c>
200012fa:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200012fc:	b901      	cbnz	r1, 20001300 <MSS_UART_set_modemstatus_handler+0x20>
200012fe:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001300:	f249 0320 	movw	r3, #36896	; 0x9020
20001304:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001308:	4298      	cmp	r0, r3
2000130a:	d005      	beq.n	20001318 <MSS_UART_set_modemstatus_handler+0x38>
2000130c:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20001310:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001314:	4298      	cmp	r0, r3
20001316:	d120      	bne.n	2000135a <MSS_UART_set_modemstatus_handler+0x7a>
20001318:	b1f9      	cbz	r1, 2000135a <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
2000131a:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000131c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000131e:	b219      	sxth	r1, r3
20001320:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001324:	f003 031f 	and.w	r3, r3, #31
20001328:	f04f 0201 	mov.w	r2, #1
2000132c:	fa02 f403 	lsl.w	r4, r2, r3
20001330:	f24e 1300 	movw	r3, #57600	; 0xe100
20001334:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001338:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000133c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001340:	6841      	ldr	r1, [r0, #4]
20001342:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001346:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001348:	b208      	sxth	r0, r1
2000134a:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000134e:	f001 011f 	and.w	r1, r1, #31
20001352:	fa02 f201 	lsl.w	r2, r2, r1
20001356:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000135a:	bc10      	pop	{r4}
2000135c:	4770      	bx	lr
2000135e:	bf00      	nop

20001360 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001360:	b410      	push	{r4}
20001362:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001364:	f249 0020 	movw	r0, #36896	; 0x9020
20001368:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000136c:	4283      	cmp	r3, r0
2000136e:	d006      	beq.n	2000137e <MSS_UART_fill_tx_fifo+0x1e>
20001370:	f648 70f8 	movw	r0, #36856	; 0x8ff8
20001374:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001378:	4283      	cmp	r3, r0
2000137a:	d000      	beq.n	2000137e <MSS_UART_fill_tx_fifo+0x1e>
2000137c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
2000137e:	b901      	cbnz	r1, 20001382 <MSS_UART_fill_tx_fifo+0x22>
20001380:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
20001382:	b902      	cbnz	r2, 20001386 <MSS_UART_fill_tx_fifo+0x26>
20001384:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001386:	f249 0020 	movw	r0, #36896	; 0x9020
2000138a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000138e:	4283      	cmp	r3, r0
20001390:	d005      	beq.n	2000139e <MSS_UART_fill_tx_fifo+0x3e>
20001392:	f648 70f8 	movw	r0, #36856	; 0x8ff8
20001396:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000139a:	4283      	cmp	r3, r0
2000139c:	d126      	bne.n	200013ec <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
2000139e:	1e10      	subs	r0, r2, #0
200013a0:	bf18      	it	ne
200013a2:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
200013a4:	2900      	cmp	r1, #0
200013a6:	bf0c      	ite	eq
200013a8:	2400      	moveq	r4, #0
200013aa:	f000 0401 	andne.w	r4, r0, #1
200013ae:	b1ec      	cbz	r4, 200013ec <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
200013b0:	681c      	ldr	r4, [r3, #0]
200013b2:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
200013b6:	7a9c      	ldrb	r4, [r3, #10]
200013b8:	ea4c 0404 	orr.w	r4, ip, r4
200013bc:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
200013be:	f01c 0f20 	tst.w	ip, #32
200013c2:	d013      	beq.n	200013ec <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
200013c4:	2a0f      	cmp	r2, #15
200013c6:	d904      	bls.n	200013d2 <MSS_UART_fill_tx_fifo+0x72>
200013c8:	f04f 0410 	mov.w	r4, #16
200013cc:	f04f 0000 	mov.w	r0, #0
200013d0:	e002      	b.n	200013d8 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200013d2:	b158      	cbz	r0, 200013ec <MSS_UART_fill_tx_fifo+0x8c>
200013d4:	4614      	mov	r4, r2
200013d6:	e7f9      	b.n	200013cc <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200013d8:	681a      	ldr	r2, [r3, #0]
200013da:	f811 c000 	ldrb.w	ip, [r1, r0]
200013de:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200013e2:	f100 0001 	add.w	r0, r0, #1
200013e6:	42a0      	cmp	r0, r4
200013e8:	d3f6      	bcc.n	200013d8 <MSS_UART_fill_tx_fifo+0x78>
200013ea:	e001      	b.n	200013f0 <MSS_UART_fill_tx_fifo+0x90>
200013ec:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
200013f0:	bc10      	pop	{r4}
200013f2:	4770      	bx	lr

200013f4 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
200013f4:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200013f6:	f249 0320 	movw	r3, #36896	; 0x9020
200013fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013fe:	4298      	cmp	r0, r3
20001400:	d009      	beq.n	20001416 <MSS_UART_get_rx_status+0x22>
20001402:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20001406:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000140a:	4298      	cmp	r0, r3
2000140c:	d003      	beq.n	20001416 <MSS_UART_get_rx_status+0x22>
2000140e:	be00      	bkpt	0x0000
20001410:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001414:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001416:	6813      	ldr	r3, [r2, #0]
20001418:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
2000141a:	7a93      	ldrb	r3, [r2, #10]
2000141c:	ea40 0003 	orr.w	r0, r0, r3
20001420:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20001424:	f04f 0300 	mov.w	r3, #0
20001428:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
2000142a:	4770      	bx	lr

2000142c <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000142c:	f249 0320 	movw	r3, #36896	; 0x9020
20001430:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001434:	4298      	cmp	r0, r3
20001436:	d009      	beq.n	2000144c <MSS_UART_get_modem_status+0x20>
20001438:	f648 73f8 	movw	r3, #36856	; 0x8ff8
2000143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001440:	4298      	cmp	r0, r3
20001442:	d003      	beq.n	2000144c <MSS_UART_get_modem_status+0x20>
20001444:	be00      	bkpt	0x0000
20001446:	f04f 00ff 	mov.w	r0, #255	; 0xff
2000144a:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
2000144c:	6803      	ldr	r3, [r0, #0]
2000144e:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
20001450:	4770      	bx	lr
20001452:	bf00      	nop

20001454 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001454:	f249 0320 	movw	r3, #36896	; 0x9020
20001458:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000145c:	4298      	cmp	r0, r3
2000145e:	d009      	beq.n	20001474 <MSS_UART_get_tx_status+0x20>
20001460:	f648 73f8 	movw	r3, #36856	; 0x8ff8
20001464:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001468:	4298      	cmp	r0, r3
2000146a:	d003      	beq.n	20001474 <MSS_UART_get_tx_status+0x20>
2000146c:	be00      	bkpt	0x0000
2000146e:	f04f 0000 	mov.w	r0, #0
20001472:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001474:	6803      	ldr	r3, [r0, #0]
20001476:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001478:	7a82      	ldrb	r2, [r0, #10]
2000147a:	ea43 0202 	orr.w	r2, r3, r2
2000147e:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20001480:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
20001484:	4770      	bx	lr
20001486:	bf00      	nop

20001488 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001488:	b570      	push	{r4, r5, r6, lr}
2000148a:	4604      	mov	r4, r0
2000148c:	460d      	mov	r5, r1
2000148e:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001490:	f249 0320 	movw	r3, #36896	; 0x9020
20001494:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001498:	4298      	cmp	r0, r3
2000149a:	d006      	beq.n	200014aa <MSS_UART_init+0x22>
2000149c:	f648 73f8 	movw	r3, #36856	; 0x8ff8
200014a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014a4:	4298      	cmp	r0, r3
200014a6:	d000      	beq.n	200014aa <MSS_UART_init+0x22>
200014a8:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200014aa:	b905      	cbnz	r5, 200014ae <MSS_UART_init+0x26>
200014ac:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200014ae:	f000 fce5 	bl	20001e7c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200014b2:	f249 0320 	movw	r3, #36896	; 0x9020
200014b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ba:	429c      	cmp	r4, r3
200014bc:	d126      	bne.n	2000150c <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
200014be:	f249 0320 	movw	r3, #36896	; 0x9020
200014c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200014ca:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200014cc:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200014d0:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200014d2:	f04f 020a 	mov.w	r2, #10
200014d6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200014d8:	f648 237c 	movw	r3, #35452	; 0x8a7c
200014dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014e0:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200014e2:	f242 0300 	movw	r3, #8192	; 0x2000
200014e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200014ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200014ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200014f0:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200014f2:	f24e 1200 	movw	r2, #57600	; 0xe100
200014f6:	f2ce 0200 	movt	r2, #57344	; 0xe000
200014fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
200014fe:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001502:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001504:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001508:	631a      	str	r2, [r3, #48]	; 0x30
2000150a:	e025      	b.n	20001558 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
2000150c:	f240 0300 	movw	r3, #0
20001510:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001514:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001516:	f240 0300 	movw	r3, #0
2000151a:	f2c4 2320 	movt	r3, #16928	; 0x4220
2000151e:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001520:	f04f 030b 	mov.w	r3, #11
20001524:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
20001526:	f648 2380 	movw	r3, #35456	; 0x8a80
2000152a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000152e:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001530:	f242 0300 	movw	r3, #8192	; 0x2000
20001534:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001538:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000153a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
2000153e:	631a      	str	r2, [r3, #48]	; 0x30
20001540:	f24e 1200 	movw	r2, #57600	; 0xe100
20001544:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001548:	f44f 6100 	mov.w	r1, #2048	; 0x800
2000154c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001550:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001552:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001556:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001558:	6823      	ldr	r3, [r4, #0]
2000155a:	f04f 0200 	mov.w	r2, #0
2000155e:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001560:	b915      	cbnz	r5, 20001568 <MSS_UART_init+0xe0>
20001562:	f04f 0501 	mov.w	r5, #1
20001566:	e00f      	b.n	20001588 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001568:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
2000156c:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001570:	ea4f 1515 	mov.w	r5, r5, lsr #4
20001574:	bf18      	it	ne
20001576:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001578:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
2000157c:	bf38      	it	cc
2000157e:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001580:	d302      	bcc.n	20001588 <MSS_UART_init+0x100>
20001582:	be00      	bkpt	0x0000
20001584:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001588:	6863      	ldr	r3, [r4, #4]
2000158a:	f04f 0201 	mov.w	r2, #1
2000158e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001592:	6823      	ldr	r3, [r4, #0]
20001594:	ea4f 2215 	mov.w	r2, r5, lsr #8
20001598:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000159a:	6823      	ldr	r3, [r4, #0]
2000159c:	b2ed      	uxtb	r5, r5
2000159e:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
200015a0:	6862      	ldr	r2, [r4, #4]
200015a2:	f04f 0300 	mov.w	r3, #0
200015a6:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
200015aa:	6822      	ldr	r2, [r4, #0]
200015ac:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
200015ae:	6822      	ldr	r2, [r4, #0]
200015b0:	f04f 010e 	mov.w	r1, #14
200015b4:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
200015b6:	6862      	ldr	r2, [r4, #4]
200015b8:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
200015bc:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200015be:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
200015c0:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200015c2:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
200015c4:	f640 72f5 	movw	r2, #4085	; 0xff5
200015c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200015cc:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200015ce:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200015d0:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200015d2:	72a3      	strb	r3, [r4, #10]
}
200015d4:	bd70      	pop	{r4, r5, r6, pc}
200015d6:	bf00      	nop

200015d8 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200015d8:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200015da:	f242 0300 	movw	r3, #8192	; 0x2000
200015de:	f2ce 0304 	movt	r3, #57348	; 0xe004
200015e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200015e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200015e8:	631a      	str	r2, [r3, #48]	; 0x30
200015ea:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200015ee:	f248 60e8 	movw	r0, #34536	; 0x86e8
200015f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200015f6:	f04f 0c01 	mov.w	ip, #1
200015fa:	f24e 1400 	movw	r4, #57600	; 0xe100
200015fe:	f2ce 0400 	movt	r4, #57344	; 0xe000
20001602:	5ac2      	ldrh	r2, [r0, r3]
20001604:	b211      	sxth	r1, r2
20001606:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000160a:	f002 021f 	and.w	r2, r2, #31
2000160e:	fa0c f202 	lsl.w	r2, ip, r2
20001612:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001616:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
2000161a:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
2000161e:	2b40      	cmp	r3, #64	; 0x40
20001620:	d1ef      	bne.n	20001602 <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20001622:	f242 0300 	movw	r3, #8192	; 0x2000
20001626:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000162a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000162c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20001630:	631a      	str	r2, [r3, #48]	; 0x30
}
20001632:	bc10      	pop	{r4}
20001634:	4770      	bx	lr
20001636:	bf00      	nop

20001638 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001638:	281f      	cmp	r0, #31
2000163a:	d901      	bls.n	20001640 <MSS_GPIO_config+0x8>
2000163c:	be00      	bkpt	0x0000
2000163e:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20001640:	f248 63e8 	movw	r3, #34536	; 0x86e8
20001644:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001648:	eb03 0080 	add.w	r0, r3, r0, lsl #2
2000164c:	6c03      	ldr	r3, [r0, #64]	; 0x40
2000164e:	6019      	str	r1, [r3, #0]
20001650:	4770      	bx	lr
20001652:	bf00      	nop

20001654 <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001654:	281f      	cmp	r0, #31
20001656:	d901      	bls.n	2000165c <MSS_GPIO_set_output+0x8>
20001658:	be00      	bkpt	0x0000
2000165a:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
2000165c:	f240 0300 	movw	r3, #0
20001660:	f2c4 2326 	movt	r3, #16934	; 0x4226
20001664:	f500 6088 	add.w	r0, r0, #1088	; 0x440
20001668:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
2000166c:	4770      	bx	lr
2000166e:	bf00      	nop

20001670 <MSS_GPIO_drive_inout>:
{
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001670:	281f      	cmp	r0, #31
20001672:	d901      	bls.n	20001678 <MSS_GPIO_drive_inout+0x8>
20001674:	be00      	bkpt	0x0000
20001676:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        switch( inout_state )
20001678:	2901      	cmp	r1, #1
2000167a:	d003      	beq.n	20001684 <MSS_GPIO_drive_inout+0x14>
2000167c:	b1e1      	cbz	r1, 200016b8 <MSS_GPIO_drive_inout+0x48>
2000167e:	2902      	cmp	r1, #2
20001680:	d140      	bne.n	20001704 <MSS_GPIO_drive_inout+0x94>
20001682:	e033      	b.n	200016ec <MSS_GPIO_drive_inout+0x7c>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
20001684:	f243 0300 	movw	r3, #12288	; 0x3000
20001688:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000168c:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state |= (uint32_t)1 << gpio_idx;
20001690:	f04f 0201 	mov.w	r2, #1
20001694:	fa02 f200 	lsl.w	r2, r2, r0
20001698:	ea42 0201 	orr.w	r2, r2, r1
            GPIO->GPIO_OUT = outputs_state;
2000169c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
200016a0:	f248 63e8 	movw	r3, #34536	; 0x86e8
200016a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
200016ac:	6c03      	ldr	r3, [r0, #64]	; 0x40
200016ae:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
200016b0:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
200016b4:	601a      	str	r2, [r3, #0]
            break;
200016b6:	4770      	bx	lr
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
200016b8:	f243 0300 	movw	r3, #12288	; 0x3000
200016bc:	f2c4 0301 	movt	r3, #16385	; 0x4001
200016c0:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
200016c4:	f04f 0201 	mov.w	r2, #1
200016c8:	fa02 f200 	lsl.w	r2, r2, r0
200016cc:	ea21 0202 	bic.w	r2, r1, r2
            GPIO->GPIO_OUT = outputs_state;
200016d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
200016d4:	f248 63e8 	movw	r3, #34536	; 0x86e8
200016d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
200016e0:	6c03      	ldr	r3, [r0, #64]	; 0x40
200016e2:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
200016e4:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
200016e8:	601a      	str	r2, [r3, #0]
            break;
200016ea:	4770      	bx	lr
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
200016ec:	f248 63e8 	movw	r3, #34536	; 0x86e8
200016f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
200016f8:	6c03      	ldr	r3, [r0, #64]	; 0x40
200016fa:	681a      	ldr	r2, [r3, #0]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
200016fc:	f022 0204 	bic.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
20001700:	601a      	str	r2, [r3, #0]
            break;
20001702:	4770      	bx	lr
            
        default:
            ASSERT(0);
20001704:	be00      	bkpt	0x0000
20001706:	4770      	bx	lr

20001708 <MSS_GPIO_enable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001708:	281f      	cmp	r0, #31
2000170a:	d901      	bls.n	20001710 <MSS_GPIO_enable_irq+0x8>
2000170c:	be00      	bkpt	0x0000
2000170e:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20001710:	f248 63e8 	movw	r3, #34536	; 0x86e8
20001714:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001718:	eb03 0280 	add.w	r2, r3, r0, lsl #2
2000171c:	6c12      	ldr	r2, [r2, #64]	; 0x40
2000171e:	6811      	ldr	r1, [r2, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20001720:	f041 0108 	orr.w	r1, r1, #8
20001724:	6011      	str	r1, [r2, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
20001726:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000172a:	b21a      	sxth	r2, r3
2000172c:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001730:	f003 031f 	and.w	r3, r3, #31
20001734:	f04f 0101 	mov.w	r1, #1
20001738:	fa01 f103 	lsl.w	r1, r1, r3
2000173c:	f24e 1300 	movw	r3, #57600	; 0xe100
20001740:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20001748:	4770      	bx	lr
2000174a:	bf00      	nop

2000174c <MSS_GPIO_disable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000174c:	281f      	cmp	r0, #31
2000174e:	d901      	bls.n	20001754 <MSS_GPIO_disable_irq+0x8>
20001750:	be00      	bkpt	0x0000
20001752:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20001754:	f248 63e8 	movw	r3, #34536	; 0x86e8
20001758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000175c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20001760:	6c03      	ldr	r3, [r0, #64]	; 0x40
20001762:	681a      	ldr	r2, [r3, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
20001764:	f022 0208 	bic.w	r2, r2, #8
20001768:	601a      	str	r2, [r3, #0]
2000176a:	4770      	bx	lr

2000176c <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000176c:	281f      	cmp	r0, #31
2000176e:	d901      	bls.n	20001774 <MSS_GPIO_clear_irq+0x8>
20001770:	be00      	bkpt	0x0000
20001772:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20001774:	f04f 0201 	mov.w	r2, #1
20001778:	fa02 f100 	lsl.w	r1, r2, r0
2000177c:	f243 0300 	movw	r3, #12288	; 0x3000
20001780:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001784:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20001788:	f248 63e8 	movw	r3, #34536	; 0x86e8
2000178c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001790:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001794:	b219      	sxth	r1, r3
20001796:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000179a:	f003 031f 	and.w	r3, r3, #31
2000179e:	fa02 f203 	lsl.w	r2, r2, r3
200017a2:	f24e 1300 	movw	r3, #57600	; 0xe100
200017a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017aa:	f101 0160 	add.w	r1, r1, #96	; 0x60
200017ae:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
200017b2:	4770      	bx	lr

200017b4 <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
200017b4:	b510      	push	{r4, lr}
200017b6:	b08a      	sub	sp, #40	; 0x28
	uint8_t status = UART_APB_INVALID_PARAM;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
200017b8:	4603      	mov	r3, r0
200017ba:	b9d8      	cbnz	r0, 200017f4 <UART_get_rx_status+0x40>
200017bc:	f248 7ca8 	movw	ip, #34728	; 0x87a8
200017c0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200017c4:	466c      	mov	r4, sp
200017c6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200017ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200017cc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200017d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200017d2:	e89c 0003 	ldmia.w	ip, {r0, r1}
200017d6:	f844 0b04 	str.w	r0, [r4], #4
200017da:	f824 1b02 	strh.w	r1, [r4], #2
200017de:	ea4f 4111 	mov.w	r1, r1, lsr #16
200017e2:	7021      	strb	r1, [r4, #0]
200017e4:	4668      	mov	r0, sp
200017e6:	f44f 718a 	mov.w	r1, #276	; 0x114
200017ea:	f7ff f9bd 	bl	20000b68 <HAL_assert_fail>
200017ee:	f04f 00ff 	mov.w	r0, #255	; 0xff
200017f2:	e005      	b.n	20001800 <UART_get_rx_status+0x4c>
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
200017f4:	7900      	ldrb	r0, [r0, #4]
200017f6:	f3c0 0082 	ubfx	r0, r0, #2, #3
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
200017fa:	f04f 0200 	mov.w	r2, #0
200017fe:	711a      	strb	r2, [r3, #4]
    }
    return status;
}
20001800:	b00a      	add	sp, #40	; 0x28
20001802:	bd10      	pop	{r4, pc}

20001804 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
20001804:	b5f0      	push	{r4, r5, r6, r7, lr}
20001806:	b08b      	sub	sp, #44	; 0x2c
20001808:	460e      	mov	r6, r1
2000180a:	4617      	mov	r7, r2
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
2000180c:	4604      	mov	r4, r0
2000180e:	b9c0      	cbnz	r0, 20001842 <UART_get_rx+0x3e>
20001810:	f248 7ca8 	movw	ip, #34728	; 0x87a8
20001814:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001818:	466d      	mov	r5, sp
2000181a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
2000181e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001820:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001824:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001826:	e89c 0003 	ldmia.w	ip, {r0, r1}
2000182a:	f845 0b04 	str.w	r0, [r5], #4
2000182e:	f825 1b02 	strh.w	r1, [r5], #2
20001832:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001836:	7029      	strb	r1, [r5, #0]
20001838:	4668      	mov	r0, sp
2000183a:	f04f 01cc 	mov.w	r1, #204	; 0xcc
2000183e:	f7ff f993 	bl	20000b68 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
20001842:	b9c6      	cbnz	r6, 20001876 <UART_get_rx+0x72>
20001844:	f248 7ca8 	movw	ip, #34728	; 0x87a8
20001848:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000184c:	466d      	mov	r5, sp
2000184e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001852:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001854:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001858:	c50f      	stmia	r5!, {r0, r1, r2, r3}
2000185a:	e89c 0003 	ldmia.w	ip, {r0, r1}
2000185e:	f845 0b04 	str.w	r0, [r5], #4
20001862:	f825 1b02 	strh.w	r1, [r5], #2
20001866:	ea4f 4111 	mov.w	r1, r1, lsr #16
2000186a:	7029      	strb	r1, [r5, #0]
2000186c:	4668      	mov	r0, sp
2000186e:	f04f 01cd 	mov.w	r1, #205	; 0xcd
20001872:	f7ff f979 	bl	20000b68 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
20001876:	b9c7      	cbnz	r7, 200018aa <UART_get_rx+0xa6>
20001878:	f248 7ca8 	movw	ip, #34728	; 0x87a8
2000187c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001880:	466d      	mov	r5, sp
20001882:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001886:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001888:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
2000188c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
2000188e:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001892:	f845 0b04 	str.w	r0, [r5], #4
20001896:	f825 1b02 	strh.w	r1, [r5], #2
2000189a:	ea4f 4111 	mov.w	r1, r1, lsr #16
2000189e:	7029      	strb	r1, [r5, #0]
200018a0:	4668      	mov	r0, sp
200018a2:	f04f 01ce 	mov.w	r1, #206	; 0xce
200018a6:	f7ff f95f 	bl	20000b68 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
200018aa:	1e33      	subs	r3, r6, #0
200018ac:	bf18      	it	ne
200018ae:	2301      	movne	r3, #1
200018b0:	2c00      	cmp	r4, #0
200018b2:	bf0c      	ite	eq
200018b4:	2300      	moveq	r3, #0
200018b6:	f003 0301 	andne.w	r3, r3, #1
200018ba:	b353      	cbz	r3, 20001912 <UART_get_rx+0x10e>
200018bc:	b34f      	cbz	r7, 20001912 <UART_get_rx+0x10e>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
200018be:	6820      	ldr	r0, [r4, #0]
200018c0:	f100 0010 	add.w	r0, r0, #16
200018c4:	f7ff f98e 	bl	20000be4 <HW_get_8bit_reg>
        this_uart->status |= new_status;
200018c8:	7923      	ldrb	r3, [r4, #4]
200018ca:	ea40 0303 	orr.w	r3, r0, r3
200018ce:	7123      	strb	r3, [r4, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
200018d0:	f000 0002 	and.w	r0, r0, #2
200018d4:	b2c0      	uxtb	r0, r0
200018d6:	b1e0      	cbz	r0, 20001912 <UART_get_rx+0x10e>
200018d8:	f04f 0500 	mov.w	r5, #0
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
200018dc:	6820      	ldr	r0, [r4, #0]
200018de:	f100 0004 	add.w	r0, r0, #4
200018e2:	f7ff f97f 	bl	20000be4 <HW_get_8bit_reg>
200018e6:	5570      	strb	r0, [r6, r5]
            		                              RXDATA );
            rx_idx++;
200018e8:	f105 0501 	add.w	r5, r5, #1
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
200018ec:	6820      	ldr	r0, [r4, #0]
200018ee:	f100 0010 	add.w	r0, r0, #16
200018f2:	f7ff f977 	bl	20000be4 <HW_get_8bit_reg>
            this_uart->status |= new_status;
200018f6:	7923      	ldrb	r3, [r4, #4]
200018f8:	ea40 0303 	orr.w	r3, r0, r3
200018fc:	7123      	strb	r3, [r4, #4]
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
200018fe:	f3c0 0040 	ubfx	r0, r0, #1, #1
20001902:	42af      	cmp	r7, r5
20001904:	bf94      	ite	ls
20001906:	2000      	movls	r0, #0
20001908:	f000 0001 	andhi.w	r0, r0, #1
2000190c:	2800      	cmp	r0, #0
2000190e:	d1e5      	bne.n	200018dc <UART_get_rx+0xd8>
20001910:	e001      	b.n	20001916 <UART_get_rx+0x112>
20001912:	f04f 0500 	mov.w	r5, #0
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
}
20001916:	4628      	mov	r0, r5
20001918:	b00b      	add	sp, #44	; 0x2c
2000191a:	bdf0      	pop	{r4, r5, r6, r7, pc}

2000191c <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
2000191c:	b570      	push	{r4, r5, r6, lr}
2000191e:	b08a      	sub	sp, #40	; 0x28
20001920:	460e      	mov	r6, r1
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
20001922:	4604      	mov	r4, r0
20001924:	b9c0      	cbnz	r0, 20001958 <UART_polled_tx_string+0x3c>
20001926:	f248 7ca8 	movw	ip, #34728	; 0x87a8
2000192a:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000192e:	466d      	mov	r5, sp
20001930:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001934:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001936:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
2000193a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
2000193c:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001940:	f845 0b04 	str.w	r0, [r5], #4
20001944:	f825 1b02 	strh.w	r1, [r5], #2
20001948:	ea4f 4111 	mov.w	r1, r1, lsr #16
2000194c:	7029      	strb	r1, [r5, #0]
2000194e:	4668      	mov	r0, sp
20001950:	f04f 01f3 	mov.w	r1, #243	; 0xf3
20001954:	f7ff f908 	bl	20000b68 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
20001958:	b9ce      	cbnz	r6, 2000198e <UART_polled_tx_string+0x72>
2000195a:	f248 7ca8 	movw	ip, #34728	; 0x87a8
2000195e:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001962:	466c      	mov	r4, sp
20001964:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001968:	c40f      	stmia	r4!, {r0, r1, r2, r3}
2000196a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
2000196e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20001970:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001974:	f844 0b04 	str.w	r0, [r4], #4
20001978:	f824 1b02 	strh.w	r1, [r4], #2
2000197c:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001980:	7021      	strb	r1, [r4, #0]
20001982:	4668      	mov	r0, sp
20001984:	f04f 01f4 	mov.w	r1, #244	; 0xf4
20001988:	f7ff f8ee 	bl	20000b68 <HAL_assert_fail>
2000198c:	e015      	b.n	200019ba <UART_polled_tx_string+0x9e>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
2000198e:	b1a4      	cbz	r4, 200019ba <UART_polled_tx_string+0x9e>
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
20001990:	7833      	ldrb	r3, [r6, #0]
20001992:	b193      	cbz	r3, 200019ba <UART_polled_tx_string+0x9e>
20001994:	f106 0501 	add.w	r5, r6, #1
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001998:	6820      	ldr	r0, [r4, #0]
2000199a:	f100 0010 	add.w	r0, r0, #16
2000199e:	f7ff f921 	bl	20000be4 <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
200019a2:	f010 0f01 	tst.w	r0, #1
200019a6:	d0f7      	beq.n	20001998 <UART_polled_tx_string+0x7c>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
200019a8:	6820      	ldr	r0, [r4, #0]
200019aa:	7831      	ldrb	r1, [r6, #0]
200019ac:	f7ff f918 	bl	20000be0 <HW_set_8bit_reg>
200019b0:	462e      	mov	r6, r5
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
200019b2:	f815 3b01 	ldrb.w	r3, [r5], #1
200019b6:	2b00      	cmp	r3, #0
200019b8:	d1ee      	bne.n	20001998 <UART_polled_tx_string+0x7c>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
200019ba:	b00a      	add	sp, #40	; 0x28
200019bc:	bd70      	pop	{r4, r5, r6, pc}
200019be:	bf00      	nop

200019c0 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
200019c0:	b5f0      	push	{r4, r5, r6, r7, lr}
200019c2:	b08b      	sub	sp, #44	; 0x2c
200019c4:	460e      	mov	r6, r1
200019c6:	4617      	mov	r7, r2
    uint8_t tx_ready;
    size_t size_sent = 0u;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
200019c8:	4605      	mov	r5, r0
200019ca:	b9c0      	cbnz	r0, 200019fe <UART_fill_tx_fifo+0x3e>
200019cc:	f248 7ca8 	movw	ip, #34728	; 0x87a8
200019d0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200019d4:	466c      	mov	r4, sp
200019d6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200019da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200019dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200019e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200019e2:	e89c 0003 	ldmia.w	ip, {r0, r1}
200019e6:	f844 0b04 	str.w	r0, [r4], #4
200019ea:	f824 1b02 	strh.w	r1, [r4], #2
200019ee:	ea4f 4111 	mov.w	r1, r1, lsr #16
200019f2:	7021      	strb	r1, [r4, #0]
200019f4:	4668      	mov	r0, sp
200019f6:	f04f 01a2 	mov.w	r1, #162	; 0xa2
200019fa:	f7ff f8b5 	bl	20000b68 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
200019fe:	b9c6      	cbnz	r6, 20001a32 <UART_fill_tx_fifo+0x72>
20001a00:	f248 7ca8 	movw	ip, #34728	; 0x87a8
20001a04:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001a08:	466c      	mov	r4, sp
20001a0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001a0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20001a10:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001a14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20001a16:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001a1a:	f844 0b04 	str.w	r0, [r4], #4
20001a1e:	f824 1b02 	strh.w	r1, [r4], #2
20001a22:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001a26:	7021      	strb	r1, [r4, #0]
20001a28:	4668      	mov	r0, sp
20001a2a:	f04f 01a3 	mov.w	r1, #163	; 0xa3
20001a2e:	f7ff f89b 	bl	20000b68 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
20001a32:	b9c7      	cbnz	r7, 20001a66 <UART_fill_tx_fifo+0xa6>
20001a34:	f248 7ca8 	movw	ip, #34728	; 0x87a8
20001a38:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001a3c:	466c      	mov	r4, sp
20001a3e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001a42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20001a44:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001a48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20001a4a:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001a4e:	f844 0b04 	str.w	r0, [r4], #4
20001a52:	f824 1b02 	strh.w	r1, [r4], #2
20001a56:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001a5a:	7021      	strb	r1, [r4, #0]
20001a5c:	4668      	mov	r0, sp
20001a5e:	f04f 01a4 	mov.w	r1, #164	; 0xa4
20001a62:	f7ff f881 	bl	20000b68 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
20001a66:	1e33      	subs	r3, r6, #0
20001a68:	bf18      	it	ne
20001a6a:	2301      	movne	r3, #1
20001a6c:	2d00      	cmp	r5, #0
20001a6e:	bf0c      	ite	eq
20001a70:	2300      	moveq	r3, #0
20001a72:	f003 0301 	andne.w	r3, r3, #1
20001a76:	b1eb      	cbz	r3, 20001ab4 <UART_fill_tx_fifo+0xf4>
20001a78:	b1e7      	cbz	r7, 20001ab4 <UART_fill_tx_fifo+0xf4>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001a7a:	6828      	ldr	r0, [r5, #0]
20001a7c:	f100 0010 	add.w	r0, r0, #16
20001a80:	f7ff f8b0 	bl	20000be4 <HW_get_8bit_reg>
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
20001a84:	f010 0f01 	tst.w	r0, #1
20001a88:	d014      	beq.n	20001ab4 <UART_fill_tx_fifo+0xf4>
20001a8a:	f04f 0400 	mov.w	r4, #0
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
20001a8e:	6828      	ldr	r0, [r5, #0]
20001a90:	5d31      	ldrb	r1, [r6, r4]
20001a92:	f7ff f8a5 	bl	20000be0 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
20001a96:	f104 0401 	add.w	r4, r4, #1
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001a9a:	6828      	ldr	r0, [r5, #0]
20001a9c:	f100 0010 	add.w	r0, r0, #16
20001aa0:	f7ff f8a0 	bl	20000be4 <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
20001aa4:	42bc      	cmp	r4, r7
20001aa6:	bf2c      	ite	cs
20001aa8:	2000      	movcs	r0, #0
20001aaa:	f000 0001 	andcc.w	r0, r0, #1
20001aae:	2800      	cmp	r0, #0
20001ab0:	d1ed      	bne.n	20001a8e <UART_fill_tx_fifo+0xce>
20001ab2:	e001      	b.n	20001ab8 <UART_fill_tx_fifo+0xf8>
20001ab4:	f04f 0400 	mov.w	r4, #0
        }
    }    
    return size_sent;
}
20001ab8:	4620      	mov	r0, r4
20001aba:	b00b      	add	sp, #44	; 0x2c
20001abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
20001abe:	bf00      	nop

20001ac0 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
20001ac2:	b08b      	sub	sp, #44	; 0x2c
20001ac4:	460e      	mov	r6, r1
20001ac6:	4617      	mov	r7, r2
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
20001ac8:	4604      	mov	r4, r0
20001aca:	b9c0      	cbnz	r0, 20001afe <UART_send+0x3e>
20001acc:	f248 7ca8 	movw	ip, #34728	; 0x87a8
20001ad0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001ad4:	466d      	mov	r5, sp
20001ad6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001ada:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001adc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001ae0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001ae2:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001ae6:	f845 0b04 	str.w	r0, [r5], #4
20001aea:	f825 1b02 	strh.w	r1, [r5], #2
20001aee:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001af2:	7029      	strb	r1, [r5, #0]
20001af4:	4668      	mov	r0, sp
20001af6:	f04f 017d 	mov.w	r1, #125	; 0x7d
20001afa:	f7ff f835 	bl	20000b68 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
20001afe:	b9c6      	cbnz	r6, 20001b32 <UART_send+0x72>
20001b00:	f248 7ca8 	movw	ip, #34728	; 0x87a8
20001b04:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001b08:	466d      	mov	r5, sp
20001b0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001b0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001b10:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001b14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001b16:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001b1a:	f845 0b04 	str.w	r0, [r5], #4
20001b1e:	f825 1b02 	strh.w	r1, [r5], #2
20001b22:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001b26:	7029      	strb	r1, [r5, #0]
20001b28:	4668      	mov	r0, sp
20001b2a:	f04f 017e 	mov.w	r1, #126	; 0x7e
20001b2e:	f7ff f81b 	bl	20000b68 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
20001b32:	b9c7      	cbnz	r7, 20001b66 <UART_send+0xa6>
20001b34:	f248 7ca8 	movw	ip, #34728	; 0x87a8
20001b38:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001b3c:	466d      	mov	r5, sp
20001b3e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001b42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001b44:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001b48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001b4a:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001b4e:	f845 0b04 	str.w	r0, [r5], #4
20001b52:	f825 1b02 	strh.w	r1, [r5], #2
20001b56:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001b5a:	7029      	strb	r1, [r5, #0]
20001b5c:	4668      	mov	r0, sp
20001b5e:	f04f 017f 	mov.w	r1, #127	; 0x7f
20001b62:	f7ff f801 	bl	20000b68 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
20001b66:	1e33      	subs	r3, r6, #0
20001b68:	bf18      	it	ne
20001b6a:	2301      	movne	r3, #1
20001b6c:	2c00      	cmp	r4, #0
20001b6e:	bf0c      	ite	eq
20001b70:	2300      	moveq	r3, #0
20001b72:	f003 0301 	andne.w	r3, r3, #1
20001b76:	b193      	cbz	r3, 20001b9e <UART_send+0xde>
20001b78:	b18f      	cbz	r7, 20001b9e <UART_send+0xde>
20001b7a:	f04f 0500 	mov.w	r5, #0
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001b7e:	6820      	ldr	r0, [r4, #0]
20001b80:	f100 0010 	add.w	r0, r0, #16
20001b84:	f7ff f82e 	bl	20000be4 <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
20001b88:	f010 0f01 	tst.w	r0, #1
20001b8c:	d0f7      	beq.n	20001b7e <UART_send+0xbe>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
20001b8e:	6820      	ldr	r0, [r4, #0]
20001b90:	5d71      	ldrb	r1, [r6, r5]
20001b92:	f7ff f825 	bl	20000be0 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
20001b96:	f105 0501 	add.w	r5, r5, #1
20001b9a:	42af      	cmp	r7, r5
20001b9c:	d8ef      	bhi.n	20001b7e <UART_send+0xbe>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
20001b9e:	b00b      	add	sp, #44	; 0x2c
20001ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
20001ba2:	bf00      	nop

20001ba4 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
20001ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20001ba8:	b08a      	sub	sp, #40	; 0x28
20001baa:	460f      	mov	r7, r1
20001bac:	4616      	mov	r6, r2
20001bae:	461d      	mov	r5, r3
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
20001bb0:	4604      	mov	r4, r0
20001bb2:	b9d8      	cbnz	r0, 20001bec <UART_init+0x48>
20001bb4:	f248 7ea8 	movw	lr, #34728	; 0x87a8
20001bb8:	f2c2 0e00 	movt	lr, #8192	; 0x2000
20001bbc:	46ec      	mov	ip, sp
20001bbe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001bc2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001bc6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001bca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001bce:	e89e 0003 	ldmia.w	lr, {r0, r1}
20001bd2:	f84c 0b04 	str.w	r0, [ip], #4
20001bd6:	f82c 1b02 	strh.w	r1, [ip], #2
20001bda:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001bde:	f88c 1000 	strb.w	r1, [ip]
20001be2:	4668      	mov	r0, sp
20001be4:	f04f 0130 	mov.w	r1, #48	; 0x30
20001be8:	f7fe ffbe 	bl	20000b68 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
20001bec:	2d07      	cmp	r5, #7
20001bee:	d91b      	bls.n	20001c28 <UART_init+0x84>
20001bf0:	f248 7ea8 	movw	lr, #34728	; 0x87a8
20001bf4:	f2c2 0e00 	movt	lr, #8192	; 0x2000
20001bf8:	46ec      	mov	ip, sp
20001bfa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001bfe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001c02:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001c06:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001c0a:	e89e 0003 	ldmia.w	lr, {r0, r1}
20001c0e:	f84c 0b04 	str.w	r0, [ip], #4
20001c12:	f82c 1b02 	strh.w	r1, [ip], #2
20001c16:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001c1a:	f88c 1000 	strb.w	r1, [ip]
20001c1e:	4668      	mov	r0, sp
20001c20:	f04f 0131 	mov.w	r1, #49	; 0x31
20001c24:	f7fe ffa0 	bl	20000b68 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
20001c28:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
20001c2c:	d31b      	bcc.n	20001c66 <UART_init+0xc2>
20001c2e:	f248 7ea8 	movw	lr, #34728	; 0x87a8
20001c32:	f2c2 0e00 	movt	lr, #8192	; 0x2000
20001c36:	46ec      	mov	ip, sp
20001c38:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001c3c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001c40:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001c44:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001c48:	e89e 0003 	ldmia.w	lr, {r0, r1}
20001c4c:	f84c 0b04 	str.w	r0, [ip], #4
20001c50:	f82c 1b02 	strh.w	r1, [ip], #2
20001c54:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001c58:	f88c 1000 	strb.w	r1, [ip]
20001c5c:	4668      	mov	r0, sp
20001c5e:	f04f 0132 	mov.w	r1, #50	; 0x32
20001c62:	f7fe ff81 	bl	20000b68 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
20001c66:	2d07      	cmp	r5, #7
20001c68:	bf8c      	ite	hi
20001c6a:	2300      	movhi	r3, #0
20001c6c:	2301      	movls	r3, #1
20001c6e:	2c00      	cmp	r4, #0
20001c70:	bf0c      	ite	eq
20001c72:	2300      	moveq	r3, #0
20001c74:	f003 0301 	andne.w	r3, r3, #1
20001c78:	2b00      	cmp	r3, #0
20001c7a:	d076      	beq.n	20001d6a <UART_init+0x1c6>
20001c7c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
20001c80:	d273      	bcs.n	20001d6a <UART_init+0x1c6>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
20001c82:	f107 0808 	add.w	r8, r7, #8
20001c86:	4640      	mov	r0, r8
20001c88:	b2f1      	uxtb	r1, r6
20001c8a:	f7fe ffa9 	bl	20000be0 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
20001c8e:	f406 417f 	and.w	r1, r6, #65280	; 0xff00
20001c92:	f107 000c 	add.w	r0, r7, #12
20001c96:	ea45 1161 	orr.w	r1, r5, r1, asr #5
20001c9a:	f7fe ffa1 	bl	20000be0 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
20001c9e:	6027      	str	r7, [r4, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
20001ca0:	4640      	mov	r0, r8
20001ca2:	f7fe ff9f 	bl	20000be4 <HW_get_8bit_reg>
20001ca6:	4680      	mov	r8, r0
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
20001ca8:	6820      	ldr	r0, [r4, #0]
20001caa:	f100 000c 	add.w	r0, r0, #12
20001cae:	f7fe ff99 	bl	20000be4 <HW_get_8bit_reg>
20001cb2:	4607      	mov	r7, r0
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
            HAL_ASSERT( baud_val == baud_value );
20001cb4:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
20001cb8:	ea48 1843 	orr.w	r8, r8, r3, lsl #5
20001cbc:	fa1f f888 	uxth.w	r8, r8
20001cc0:	45b0      	cmp	r8, r6
20001cc2:	d018      	beq.n	20001cf6 <UART_init+0x152>
20001cc4:	f248 7ca8 	movw	ip, #34728	; 0x87a8
20001cc8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001ccc:	466e      	mov	r6, sp
20001cce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001cd2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
20001cd4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001cd8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
20001cda:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001cde:	f846 0b04 	str.w	r0, [r6], #4
20001ce2:	f826 1b02 	strh.w	r1, [r6], #2
20001ce6:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001cea:	7031      	strb	r1, [r6, #0]
20001cec:	4668      	mov	r0, sp
20001cee:	f04f 0154 	mov.w	r1, #84	; 0x54
20001cf2:	f7fe ff39 	bl	20000b68 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
20001cf6:	f007 0707 	and.w	r7, r7, #7
20001cfa:	42af      	cmp	r7, r5
20001cfc:	d018      	beq.n	20001d30 <UART_init+0x18c>
20001cfe:	f248 7ca8 	movw	ip, #34728	; 0x87a8
20001d02:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001d06:	466d      	mov	r5, sp
20001d08:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001d0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001d0e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001d12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001d14:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001d18:	f845 0b04 	str.w	r0, [r5], #4
20001d1c:	f825 1b02 	strh.w	r1, [r5], #2
20001d20:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001d24:	7029      	strb	r1, [r5, #0]
20001d26:	4668      	mov	r0, sp
20001d28:	f04f 0155 	mov.w	r1, #85	; 0x55
20001d2c:	f7fe ff1c 	bl	20000b68 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001d30:	6820      	ldr	r0, [r4, #0]
20001d32:	f100 0010 	add.w	r0, r0, #16
20001d36:	f7fe ff55 	bl	20000be4 <HW_get_8bit_reg>
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
20001d3a:	f000 0302 	and.w	r3, r0, #2
20001d3e:	b2db      	uxtb	r3, r3
20001d40:	b183      	cbz	r3, 20001d64 <UART_init+0x1c0>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
20001d42:	6820      	ldr	r0, [r4, #0]
20001d44:	f100 0004 	add.w	r0, r0, #4
20001d48:	f7fe ff4c 	bl	20000be4 <HW_get_8bit_reg>
20001d4c:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001d50:	6820      	ldr	r0, [r4, #0]
20001d52:	f100 0010 	add.w	r0, r0, #16
20001d56:	f7fe ff45 	bl	20000be4 <HW_get_8bit_reg>
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
20001d5a:	f000 0002 	and.w	r0, r0, #2
20001d5e:	b2c0      	uxtb	r0, r0
20001d60:	2800      	cmp	r0, #0
20001d62:	d1ee      	bne.n	20001d42 <UART_init+0x19e>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
20001d64:	f04f 0300 	mov.w	r3, #0
20001d68:	7123      	strb	r3, [r4, #4]
    }
}
20001d6a:	b00a      	add	sp, #40	; 0x28
20001d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20001d70 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
20001d70:	4668      	mov	r0, sp
20001d72:	f020 0107 	bic.w	r1, r0, #7
20001d76:	468d      	mov	sp, r1
20001d78:	b401      	push	{r0}
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
20001d7a:	f242 0300 	movw	r3, #8192	; 0x2000
20001d7e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20001d84:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
20001d88:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
20001d8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20001d8c:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
20001d90:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
20001d94:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
20001d96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20001d98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
20001d9c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
20001da0:	651a      	str	r2, [r3, #80]	; 0x50
20001da2:	f04f 0264 	mov.w	r2, #100	; 0x64
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
20001da6:	4619      	mov	r1, r3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
20001da8:	4610      	mov	r0, r2
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
20001daa:	6b4b      	ldr	r3, [r1, #52]	; 0x34
        if ( NO_BROWNOUT == brownout_status )
20001dac:	f003 0303 	and.w	r3, r3, #3
20001db0:	2b03      	cmp	r3, #3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
20001db2:	bf18      	it	ne
20001db4:	4602      	movne	r2, r0
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
        if ( NO_BROWNOUT == brownout_status )
20001db6:	d1f8      	bne.n	20001daa <BrownOut_1_5V_IRQHandler+0x3a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
        }
    } while ( delay_count != 0 );
20001db8:	3a01      	subs	r2, #1
20001dba:	d1f6      	bne.n	20001daa <BrownOut_1_5V_IRQHandler+0x3a>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
20001dbc:	f64e 5300 	movw	r3, #60672	; 0xed00
20001dc0:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001dc4:	f240 0204 	movw	r2, #4
20001dc8:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
20001dcc:	60da      	str	r2, [r3, #12]
}
20001dce:	bc01      	pop	{r0}
20001dd0:	4685      	mov	sp, r0
20001dd2:	4770      	bx	lr

20001dd4 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
20001dd4:	f3ef 8009 	mrs	r0, PSP
20001dd8:	4600      	mov	r0, r0
20001dda:	4770      	bx	lr

20001ddc <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
20001ddc:	f380 8809 	msr	PSP, r0
20001de0:	4770      	bx	lr
20001de2:	bf00      	nop

20001de4 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
20001de4:	f3ef 8008 	mrs	r0, MSP
20001de8:	4600      	mov	r0, r0
20001dea:	4770      	bx	lr

20001dec <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
20001dec:	f380 8808 	msr	MSP, r0
20001df0:	4770      	bx	lr
20001df2:	bf00      	nop

20001df4 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
20001df4:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
20001df8:	4770      	bx	lr
20001dfa:	bf00      	nop

20001dfc <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20001dfc:	f380 8811 	msr	BASEPRI, r0
}
20001e00:	4770      	bx	lr
20001e02:	bf00      	nop

20001e04 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20001e04:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
20001e08:	4770      	bx	lr
20001e0a:	bf00      	nop

20001e0c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20001e0c:	f380 8810 	msr	PRIMASK, r0
}
20001e10:	4770      	bx	lr
20001e12:	bf00      	nop

20001e14 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
20001e14:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
20001e18:	4770      	bx	lr
20001e1a:	bf00      	nop

20001e1c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20001e1c:	f380 8813 	msr	FAULTMASK, r0
}
20001e20:	4770      	bx	lr
20001e22:	bf00      	nop

20001e24 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20001e24:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
20001e28:	4770      	bx	lr
20001e2a:	bf00      	nop

20001e2c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20001e2c:	f380 8814 	msr	CONTROL, r0
}
20001e30:	4770      	bx	lr
20001e32:	bf00      	nop

20001e34 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20001e34:	ba00      	rev	r0, r0
  return(result);
}
20001e36:	4770      	bx	lr

20001e38 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
20001e38:	ba40      	rev16	r0, r0
  return(result);
}
20001e3a:	4770      	bx	lr

20001e3c <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20001e3c:	bac0      	revsh	r0, r0
  return(result);
}
20001e3e:	4770      	bx	lr

20001e40 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20001e40:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
20001e44:	4770      	bx	lr
20001e46:	bf00      	nop

20001e48 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
20001e48:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
20001e4c:	b2c0      	uxtb	r0, r0
20001e4e:	4770      	bx	lr

20001e50 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20001e50:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
20001e54:	b280      	uxth	r0, r0
20001e56:	4770      	bx	lr

20001e58 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
20001e58:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
20001e5c:	4770      	bx	lr
20001e5e:	bf00      	nop

20001e60 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001e60:	e8c1 0f40 	strexb	r0, r0, [r1]
   return(result);
}
20001e64:	4770      	bx	lr
20001e66:	bf00      	nop

20001e68 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001e68:	e8c1 0f50 	strexh	r0, r0, [r1]
   return(result);
}
20001e6c:	4770      	bx	lr
20001e6e:	bf00      	nop

20001e70 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001e70:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
20001e74:	4770      	bx	lr
20001e76:	bf00      	nop

20001e78 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001e78:	4770      	bx	lr
20001e7a:	bf00      	nop

20001e7c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20001e7c:	b430      	push	{r4, r5}
20001e7e:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20001e80:	f248 73d0 	movw	r3, #34768	; 0x87d0
20001e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e88:	46ec      	mov	ip, sp
20001e8a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001e8c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20001e90:	f242 0300 	movw	r3, #8192	; 0x2000
20001e94:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001e9a:	f002 020c 	and.w	r2, r2, #12
20001e9e:	a904      	add	r1, sp, #16
20001ea0:	440a      	add	r2, r1
20001ea2:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20001ea6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001ea8:	f3c2 1201 	ubfx	r2, r2, #4, #2
20001eac:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001eb0:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001eb4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001eb6:	f3c2 1281 	ubfx	r2, r2, #6, #2
20001eba:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001ebe:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001ec2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20001ec6:	f3c1 2104 	ubfx	r1, r1, #8, #5
20001eca:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
20001ece:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
20001ed2:	bf18      	it	ne
20001ed4:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001ed6:	f240 2330 	movw	r3, #560	; 0x230
20001eda:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001ede:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
20001ee0:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20001ee4:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001ee8:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001eec:	429a      	cmp	r2, r3
20001eee:	d105      	bne.n	20001efc <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
20001ef0:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001ef4:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001ef8:	681a      	ldr	r2, [r3, #0]
20001efa:	e028      	b.n	20001f4e <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001efc:	f640 031c 	movw	r3, #2076	; 0x81c
20001f00:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001f04:	681a      	ldr	r2, [r3, #0]
20001f06:	f244 3341 	movw	r3, #17217	; 0x4341
20001f0a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001f0e:	429a      	cmp	r2, r3
20001f10:	d11e      	bne.n	20001f50 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
20001f12:	f640 0340 	movw	r3, #2112	; 0x840
20001f16:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001f1a:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001f1c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20001f20:	f240 3300 	movw	r3, #768	; 0x300
20001f24:	f2c0 0301 	movt	r3, #1
20001f28:	429a      	cmp	r2, r3
20001f2a:	d911      	bls.n	20001f50 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20001f2c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20001f30:	d205      	bcs.n	20001f3e <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20001f32:	f241 632c 	movw	r3, #5676	; 0x162c
20001f36:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001f3a:	681a      	ldr	r2, [r3, #0]
20001f3c:	e007      	b.n	20001f4e <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20001f3e:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20001f42:	d205      	bcs.n	20001f50 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20001f44:	f641 63ac 	movw	r3, #7852	; 0x1eac
20001f48:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001f4c:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20001f4e:	b922      	cbnz	r2, 20001f5a <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001f50:	be00      	bkpt	0x0000
20001f52:	f647 0240 	movw	r2, #30784	; 0x7840
20001f56:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001f5a:	f648 2378 	movw	r3, #35448	; 0x8a78
20001f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f62:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001f64:	fbb2 f5f5 	udiv	r5, r2, r5
20001f68:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001f6a:	fbb2 f4f4 	udiv	r4, r2, r4
20001f6e:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20001f70:	fbb2 f0f0 	udiv	r0, r2, r0
20001f74:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20001f76:	fbb2 f1f1 	udiv	r1, r2, r1
20001f7a:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20001f7c:	615a      	str	r2, [r3, #20]
}
20001f7e:	b004      	add	sp, #16
20001f80:	bc30      	pop	{r4, r5}
20001f82:	4770      	bx	lr

20001f84 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
20001f84:	f04f 30ff 	mov.w	r0, #4294967295
20001f88:	4770      	bx	lr
20001f8a:	bf00      	nop

20001f8c <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20001f8c:	e7fe      	b.n	20001f8c <_exit>
20001f8e:	bf00      	nop

20001f90 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001f90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001f94:	604b      	str	r3, [r1, #4]
    return 0;
}
20001f96:	f04f 0000 	mov.w	r0, #0
20001f9a:	4770      	bx	lr

20001f9c <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
20001f9c:	f04f 0001 	mov.w	r0, #1
20001fa0:	4770      	bx	lr
20001fa2:	bf00      	nop

20001fa4 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
20001fa4:	f04f 0001 	mov.w	r0, #1
20001fa8:	4770      	bx	lr
20001faa:	bf00      	nop

20001fac <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20001fac:	f04f 0000 	mov.w	r0, #0
20001fb0:	4770      	bx	lr
20001fb2:	bf00      	nop

20001fb4 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
20001fb4:	f04f 30ff 	mov.w	r0, #4294967295
20001fb8:	4770      	bx	lr
20001fba:	bf00      	nop

20001fbc <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20001fbc:	f04f 0000 	mov.w	r0, #0
20001fc0:	4770      	bx	lr
20001fc2:	bf00      	nop

20001fc4 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001fc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001fc8:	604b      	str	r3, [r1, #4]
    return 0;
}
20001fca:	f04f 0000 	mov.w	r0, #0
20001fce:	4770      	bx	lr

20001fd0 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
20001fd0:	f04f 30ff 	mov.w	r0, #4294967295
20001fd4:	4770      	bx	lr
20001fd6:	bf00      	nop

20001fd8 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
20001fd8:	b508      	push	{r3, lr}
    errno = ECHILD;
20001fda:	f000 f88f 	bl	200020fc <__errno>
20001fde:	f04f 030a 	mov.w	r3, #10
20001fe2:	6003      	str	r3, [r0, #0]
    return -1;
}
20001fe4:	f04f 30ff 	mov.w	r0, #4294967295
20001fe8:	bd08      	pop	{r3, pc}
20001fea:	bf00      	nop

20001fec <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
20001fec:	b508      	push	{r3, lr}
    errno = ENOENT;
20001fee:	f000 f885 	bl	200020fc <__errno>
20001ff2:	f04f 0302 	mov.w	r3, #2
20001ff6:	6003      	str	r3, [r0, #0]
    return -1;
}
20001ff8:	f04f 30ff 	mov.w	r0, #4294967295
20001ffc:	bd08      	pop	{r3, pc}
20001ffe:	bf00      	nop

20002000 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
20002000:	b508      	push	{r3, lr}
    errno = EMLINK;
20002002:	f000 f87b 	bl	200020fc <__errno>
20002006:	f04f 031f 	mov.w	r3, #31
2000200a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000200c:	f04f 30ff 	mov.w	r0, #4294967295
20002010:	bd08      	pop	{r3, pc}
20002012:	bf00      	nop

20002014 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20002014:	b508      	push	{r3, lr}
    errno = EINVAL;
20002016:	f000 f871 	bl	200020fc <__errno>
2000201a:	f04f 0316 	mov.w	r3, #22
2000201e:	6003      	str	r3, [r0, #0]
    return -1;
}
20002020:	f04f 30ff 	mov.w	r0, #4294967295
20002024:	bd08      	pop	{r3, pc}
20002026:	bf00      	nop

20002028 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
20002028:	b508      	push	{r3, lr}
    errno = EAGAIN;
2000202a:	f000 f867 	bl	200020fc <__errno>
2000202e:	f04f 030b 	mov.w	r3, #11
20002032:	6003      	str	r3, [r0, #0]
    return -1;
}
20002034:	f04f 30ff 	mov.w	r0, #4294967295
20002038:	bd08      	pop	{r3, pc}
2000203a:	bf00      	nop

2000203c <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
2000203c:	b508      	push	{r3, lr}
    errno = ENOMEM;
2000203e:	f000 f85d 	bl	200020fc <__errno>
20002042:	f04f 030c 	mov.w	r3, #12
20002046:	6003      	str	r3, [r0, #0]
    return -1;
}
20002048:	f04f 30ff 	mov.w	r0, #4294967295
2000204c:	bd08      	pop	{r3, pc}
2000204e:	bf00      	nop

20002050 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20002050:	b538      	push	{r3, r4, r5, lr}
20002052:	4615      	mov	r5, r2
20002054:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20002056:	f648 73ac 	movw	r3, #36780	; 0x8fac
2000205a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000205e:	681b      	ldr	r3, [r3, #0]
20002060:	b983      	cbnz	r3, 20002084 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20002062:	f249 0020 	movw	r0, #36896	; 0x9020
20002066:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000206a:	f44f 4161 	mov.w	r1, #57600	; 0xe100
2000206e:	f04f 0203 	mov.w	r2, #3
20002072:	f7ff fa09 	bl	20001488 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20002076:	f648 73ac 	movw	r3, #36780	; 0x8fac
2000207a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000207e:	f04f 0201 	mov.w	r2, #1
20002082:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20002084:	f249 0020 	movw	r0, #36896	; 0x9020
20002088:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000208c:	4629      	mov	r1, r5
2000208e:	4622      	mov	r2, r4
20002090:	f7fe fdbe 	bl	20000c10 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20002094:	4620      	mov	r0, r4
20002096:	bd38      	pop	{r3, r4, r5, pc}

20002098 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20002098:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
2000209a:	f648 73ac 	movw	r3, #36780	; 0x8fac
2000209e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020a2:	685b      	ldr	r3, [r3, #4]
200020a4:	b943      	cbnz	r3, 200020b8 <_sbrk+0x20>
    {
      heap_end = &_end;
200020a6:	f648 73ac 	movw	r3, #36780	; 0x8fac
200020aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ae:	f249 0250 	movw	r2, #36944	; 0x9050
200020b2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200020b6:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
200020b8:	f648 73ac 	movw	r3, #36780	; 0x8fac
200020bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020c0:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200020c2:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
200020c6:	4410      	add	r0, r2
200020c8:	4283      	cmp	r3, r0
200020ca:	d20f      	bcs.n	200020ec <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200020cc:	f04f 0000 	mov.w	r0, #0
200020d0:	f04f 0101 	mov.w	r1, #1
200020d4:	f248 72e0 	movw	r2, #34784	; 0x87e0
200020d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200020dc:	f04f 0319 	mov.w	r3, #25
200020e0:	f7ff ffb6 	bl	20002050 <_write_r>
      _exit (1);
200020e4:	f04f 0001 	mov.w	r0, #1
200020e8:	f7ff ff50 	bl	20001f8c <_exit>
    }
  
    heap_end += incr;
200020ec:	f648 73ac 	movw	r3, #36780	; 0x8fac
200020f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020f4:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
200020f6:	4610      	mov	r0, r2
200020f8:	bd08      	pop	{r3, pc}
200020fa:	bf00      	nop

200020fc <__errno>:
200020fc:	f648 2394 	movw	r3, #35476	; 0x8a94
20002100:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002104:	6818      	ldr	r0, [r3, #0]
20002106:	4770      	bx	lr

20002108 <__libc_init_array>:
20002108:	b570      	push	{r4, r5, r6, lr}
2000210a:	f648 2660 	movw	r6, #35424	; 0x8a60
2000210e:	f648 2560 	movw	r5, #35424	; 0x8a60
20002112:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002116:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000211a:	1b76      	subs	r6, r6, r5
2000211c:	10b6      	asrs	r6, r6, #2
2000211e:	d006      	beq.n	2000212e <__libc_init_array+0x26>
20002120:	2400      	movs	r4, #0
20002122:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002126:	3401      	adds	r4, #1
20002128:	4798      	blx	r3
2000212a:	42a6      	cmp	r6, r4
2000212c:	d8f9      	bhi.n	20002122 <__libc_init_array+0x1a>
2000212e:	f648 2560 	movw	r5, #35424	; 0x8a60
20002132:	f648 2664 	movw	r6, #35428	; 0x8a64
20002136:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000213a:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000213e:	1b76      	subs	r6, r6, r5
20002140:	f006 fc82 	bl	20008a48 <_init>
20002144:	10b6      	asrs	r6, r6, #2
20002146:	d006      	beq.n	20002156 <__libc_init_array+0x4e>
20002148:	2400      	movs	r4, #0
2000214a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000214e:	3401      	adds	r4, #1
20002150:	4798      	blx	r3
20002152:	42a6      	cmp	r6, r4
20002154:	d8f9      	bhi.n	2000214a <__libc_init_array+0x42>
20002156:	bd70      	pop	{r4, r5, r6, pc}

20002158 <memcpy>:
20002158:	2a03      	cmp	r2, #3
2000215a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000215e:	d80b      	bhi.n	20002178 <memcpy+0x20>
20002160:	b13a      	cbz	r2, 20002172 <memcpy+0x1a>
20002162:	2300      	movs	r3, #0
20002164:	f811 c003 	ldrb.w	ip, [r1, r3]
20002168:	f800 c003 	strb.w	ip, [r0, r3]
2000216c:	3301      	adds	r3, #1
2000216e:	4293      	cmp	r3, r2
20002170:	d1f8      	bne.n	20002164 <memcpy+0xc>
20002172:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002176:	4770      	bx	lr
20002178:	1882      	adds	r2, r0, r2
2000217a:	460c      	mov	r4, r1
2000217c:	4603      	mov	r3, r0
2000217e:	e003      	b.n	20002188 <memcpy+0x30>
20002180:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20002184:	f803 1c01 	strb.w	r1, [r3, #-1]
20002188:	f003 0603 	and.w	r6, r3, #3
2000218c:	4619      	mov	r1, r3
2000218e:	46a4      	mov	ip, r4
20002190:	3301      	adds	r3, #1
20002192:	3401      	adds	r4, #1
20002194:	2e00      	cmp	r6, #0
20002196:	d1f3      	bne.n	20002180 <memcpy+0x28>
20002198:	f01c 0403 	ands.w	r4, ip, #3
2000219c:	4663      	mov	r3, ip
2000219e:	bf08      	it	eq
200021a0:	ebc1 0c02 	rsbeq	ip, r1, r2
200021a4:	d068      	beq.n	20002278 <memcpy+0x120>
200021a6:	4265      	negs	r5, r4
200021a8:	f1c4 0a04 	rsb	sl, r4, #4
200021ac:	eb0c 0705 	add.w	r7, ip, r5
200021b0:	4633      	mov	r3, r6
200021b2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200021b6:	f85c 6005 	ldr.w	r6, [ip, r5]
200021ba:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200021be:	1a55      	subs	r5, r2, r1
200021c0:	e008      	b.n	200021d4 <memcpy+0x7c>
200021c2:	f857 4f04 	ldr.w	r4, [r7, #4]!
200021c6:	4626      	mov	r6, r4
200021c8:	fa04 f40a 	lsl.w	r4, r4, sl
200021cc:	ea49 0404 	orr.w	r4, r9, r4
200021d0:	50cc      	str	r4, [r1, r3]
200021d2:	3304      	adds	r3, #4
200021d4:	185c      	adds	r4, r3, r1
200021d6:	2d03      	cmp	r5, #3
200021d8:	fa26 f908 	lsr.w	r9, r6, r8
200021dc:	f1a5 0504 	sub.w	r5, r5, #4
200021e0:	eb0c 0603 	add.w	r6, ip, r3
200021e4:	dced      	bgt.n	200021c2 <memcpy+0x6a>
200021e6:	2300      	movs	r3, #0
200021e8:	e002      	b.n	200021f0 <memcpy+0x98>
200021ea:	5cf1      	ldrb	r1, [r6, r3]
200021ec:	54e1      	strb	r1, [r4, r3]
200021ee:	3301      	adds	r3, #1
200021f0:	1919      	adds	r1, r3, r4
200021f2:	4291      	cmp	r1, r2
200021f4:	d3f9      	bcc.n	200021ea <memcpy+0x92>
200021f6:	e7bc      	b.n	20002172 <memcpy+0x1a>
200021f8:	f853 4c40 	ldr.w	r4, [r3, #-64]
200021fc:	f841 4c40 	str.w	r4, [r1, #-64]
20002200:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20002204:	f841 4c3c 	str.w	r4, [r1, #-60]
20002208:	f853 4c38 	ldr.w	r4, [r3, #-56]
2000220c:	f841 4c38 	str.w	r4, [r1, #-56]
20002210:	f853 4c34 	ldr.w	r4, [r3, #-52]
20002214:	f841 4c34 	str.w	r4, [r1, #-52]
20002218:	f853 4c30 	ldr.w	r4, [r3, #-48]
2000221c:	f841 4c30 	str.w	r4, [r1, #-48]
20002220:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20002224:	f841 4c2c 	str.w	r4, [r1, #-44]
20002228:	f853 4c28 	ldr.w	r4, [r3, #-40]
2000222c:	f841 4c28 	str.w	r4, [r1, #-40]
20002230:	f853 4c24 	ldr.w	r4, [r3, #-36]
20002234:	f841 4c24 	str.w	r4, [r1, #-36]
20002238:	f853 4c20 	ldr.w	r4, [r3, #-32]
2000223c:	f841 4c20 	str.w	r4, [r1, #-32]
20002240:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20002244:	f841 4c1c 	str.w	r4, [r1, #-28]
20002248:	f853 4c18 	ldr.w	r4, [r3, #-24]
2000224c:	f841 4c18 	str.w	r4, [r1, #-24]
20002250:	f853 4c14 	ldr.w	r4, [r3, #-20]
20002254:	f841 4c14 	str.w	r4, [r1, #-20]
20002258:	f853 4c10 	ldr.w	r4, [r3, #-16]
2000225c:	f841 4c10 	str.w	r4, [r1, #-16]
20002260:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20002264:	f841 4c0c 	str.w	r4, [r1, #-12]
20002268:	f853 4c08 	ldr.w	r4, [r3, #-8]
2000226c:	f841 4c08 	str.w	r4, [r1, #-8]
20002270:	f853 4c04 	ldr.w	r4, [r3, #-4]
20002274:	f841 4c04 	str.w	r4, [r1, #-4]
20002278:	461c      	mov	r4, r3
2000227a:	460d      	mov	r5, r1
2000227c:	3340      	adds	r3, #64	; 0x40
2000227e:	3140      	adds	r1, #64	; 0x40
20002280:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20002284:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20002288:	dcb6      	bgt.n	200021f8 <memcpy+0xa0>
2000228a:	4621      	mov	r1, r4
2000228c:	462b      	mov	r3, r5
2000228e:	1b54      	subs	r4, r2, r5
20002290:	e00f      	b.n	200022b2 <memcpy+0x15a>
20002292:	f851 5c10 	ldr.w	r5, [r1, #-16]
20002296:	f843 5c10 	str.w	r5, [r3, #-16]
2000229a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000229e:	f843 5c0c 	str.w	r5, [r3, #-12]
200022a2:	f851 5c08 	ldr.w	r5, [r1, #-8]
200022a6:	f843 5c08 	str.w	r5, [r3, #-8]
200022aa:	f851 5c04 	ldr.w	r5, [r1, #-4]
200022ae:	f843 5c04 	str.w	r5, [r3, #-4]
200022b2:	2c0f      	cmp	r4, #15
200022b4:	460d      	mov	r5, r1
200022b6:	469c      	mov	ip, r3
200022b8:	f101 0110 	add.w	r1, r1, #16
200022bc:	f103 0310 	add.w	r3, r3, #16
200022c0:	f1a4 0410 	sub.w	r4, r4, #16
200022c4:	dce5      	bgt.n	20002292 <memcpy+0x13a>
200022c6:	ebcc 0102 	rsb	r1, ip, r2
200022ca:	2300      	movs	r3, #0
200022cc:	e003      	b.n	200022d6 <memcpy+0x17e>
200022ce:	58ec      	ldr	r4, [r5, r3]
200022d0:	f84c 4003 	str.w	r4, [ip, r3]
200022d4:	3304      	adds	r3, #4
200022d6:	195e      	adds	r6, r3, r5
200022d8:	2903      	cmp	r1, #3
200022da:	eb03 040c 	add.w	r4, r3, ip
200022de:	f1a1 0104 	sub.w	r1, r1, #4
200022e2:	dcf4      	bgt.n	200022ce <memcpy+0x176>
200022e4:	e77f      	b.n	200021e6 <memcpy+0x8e>
200022e6:	bf00      	nop

200022e8 <printf>:
200022e8:	b40f      	push	{r0, r1, r2, r3}
200022ea:	f648 2394 	movw	r3, #35476	; 0x8a94
200022ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022f2:	b510      	push	{r4, lr}
200022f4:	681c      	ldr	r4, [r3, #0]
200022f6:	b082      	sub	sp, #8
200022f8:	b124      	cbz	r4, 20002304 <printf+0x1c>
200022fa:	69a3      	ldr	r3, [r4, #24]
200022fc:	b913      	cbnz	r3, 20002304 <printf+0x1c>
200022fe:	4620      	mov	r0, r4
20002300:	f002 ff06 	bl	20005110 <__sinit>
20002304:	4620      	mov	r0, r4
20002306:	ac05      	add	r4, sp, #20
20002308:	9a04      	ldr	r2, [sp, #16]
2000230a:	4623      	mov	r3, r4
2000230c:	6881      	ldr	r1, [r0, #8]
2000230e:	9401      	str	r4, [sp, #4]
20002310:	f000 f89e 	bl	20002450 <_vfprintf_r>
20002314:	b002      	add	sp, #8
20002316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
2000231a:	b004      	add	sp, #16
2000231c:	4770      	bx	lr
2000231e:	bf00      	nop

20002320 <_printf_r>:
20002320:	b40e      	push	{r1, r2, r3}
20002322:	b510      	push	{r4, lr}
20002324:	4604      	mov	r4, r0
20002326:	b083      	sub	sp, #12
20002328:	b118      	cbz	r0, 20002332 <_printf_r+0x12>
2000232a:	6983      	ldr	r3, [r0, #24]
2000232c:	b90b      	cbnz	r3, 20002332 <_printf_r+0x12>
2000232e:	f002 feef 	bl	20005110 <__sinit>
20002332:	4620      	mov	r0, r4
20002334:	ac06      	add	r4, sp, #24
20002336:	9a05      	ldr	r2, [sp, #20]
20002338:	4623      	mov	r3, r4
2000233a:	6881      	ldr	r1, [r0, #8]
2000233c:	9401      	str	r4, [sp, #4]
2000233e:	f000 f887 	bl	20002450 <_vfprintf_r>
20002342:	b003      	add	sp, #12
20002344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002348:	b003      	add	sp, #12
2000234a:	4770      	bx	lr

2000234c <_puts_r>:
2000234c:	b530      	push	{r4, r5, lr}
2000234e:	4604      	mov	r4, r0
20002350:	b089      	sub	sp, #36	; 0x24
20002352:	4608      	mov	r0, r1
20002354:	460d      	mov	r5, r1
20002356:	f000 f83d 	bl	200023d4 <strlen>
2000235a:	f248 73f8 	movw	r3, #34808	; 0x87f8
2000235e:	9501      	str	r5, [sp, #4]
20002360:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002364:	9303      	str	r3, [sp, #12]
20002366:	9002      	str	r0, [sp, #8]
20002368:	1c43      	adds	r3, r0, #1
2000236a:	9307      	str	r3, [sp, #28]
2000236c:	2301      	movs	r3, #1
2000236e:	9304      	str	r3, [sp, #16]
20002370:	ab01      	add	r3, sp, #4
20002372:	9305      	str	r3, [sp, #20]
20002374:	2302      	movs	r3, #2
20002376:	9306      	str	r3, [sp, #24]
20002378:	b10c      	cbz	r4, 2000237e <_puts_r+0x32>
2000237a:	69a3      	ldr	r3, [r4, #24]
2000237c:	b1eb      	cbz	r3, 200023ba <_puts_r+0x6e>
2000237e:	f648 2394 	movw	r3, #35476	; 0x8a94
20002382:	4620      	mov	r0, r4
20002384:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002388:	681b      	ldr	r3, [r3, #0]
2000238a:	689b      	ldr	r3, [r3, #8]
2000238c:	899a      	ldrh	r2, [r3, #12]
2000238e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20002392:	bf01      	itttt	eq
20002394:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20002398:	819a      	strheq	r2, [r3, #12]
2000239a:	6e59      	ldreq	r1, [r3, #100]	; 0x64
2000239c:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
200023a0:	68a1      	ldr	r1, [r4, #8]
200023a2:	bf08      	it	eq
200023a4:	665a      	streq	r2, [r3, #100]	; 0x64
200023a6:	aa05      	add	r2, sp, #20
200023a8:	f003 f816 	bl	200053d8 <__sfvwrite_r>
200023ac:	2800      	cmp	r0, #0
200023ae:	bf14      	ite	ne
200023b0:	f04f 30ff 	movne.w	r0, #4294967295
200023b4:	200a      	moveq	r0, #10
200023b6:	b009      	add	sp, #36	; 0x24
200023b8:	bd30      	pop	{r4, r5, pc}
200023ba:	4620      	mov	r0, r4
200023bc:	f002 fea8 	bl	20005110 <__sinit>
200023c0:	e7dd      	b.n	2000237e <_puts_r+0x32>
200023c2:	bf00      	nop

200023c4 <puts>:
200023c4:	f648 2394 	movw	r3, #35476	; 0x8a94
200023c8:	4601      	mov	r1, r0
200023ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023ce:	6818      	ldr	r0, [r3, #0]
200023d0:	e7bc      	b.n	2000234c <_puts_r>
200023d2:	bf00      	nop

200023d4 <strlen>:
200023d4:	f020 0103 	bic.w	r1, r0, #3
200023d8:	f010 0003 	ands.w	r0, r0, #3
200023dc:	f1c0 0000 	rsb	r0, r0, #0
200023e0:	f851 3b04 	ldr.w	r3, [r1], #4
200023e4:	f100 0c04 	add.w	ip, r0, #4
200023e8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200023ec:	f06f 0200 	mvn.w	r2, #0
200023f0:	bf1c      	itt	ne
200023f2:	fa22 f20c 	lsrne.w	r2, r2, ip
200023f6:	4313      	orrne	r3, r2
200023f8:	f04f 0c01 	mov.w	ip, #1
200023fc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20002400:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20002404:	eba3 020c 	sub.w	r2, r3, ip
20002408:	ea22 0203 	bic.w	r2, r2, r3
2000240c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20002410:	bf04      	itt	eq
20002412:	f851 3b04 	ldreq.w	r3, [r1], #4
20002416:	3004      	addeq	r0, #4
20002418:	d0f4      	beq.n	20002404 <strlen+0x30>
2000241a:	f013 0fff 	tst.w	r3, #255	; 0xff
2000241e:	bf1f      	itttt	ne
20002420:	3001      	addne	r0, #1
20002422:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20002426:	3001      	addne	r0, #1
20002428:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
2000242c:	bf18      	it	ne
2000242e:	3001      	addne	r0, #1
20002430:	4770      	bx	lr
20002432:	bf00      	nop

20002434 <__sprint_r>:
20002434:	6893      	ldr	r3, [r2, #8]
20002436:	b510      	push	{r4, lr}
20002438:	4614      	mov	r4, r2
2000243a:	b913      	cbnz	r3, 20002442 <__sprint_r+0xe>
2000243c:	6053      	str	r3, [r2, #4]
2000243e:	4618      	mov	r0, r3
20002440:	bd10      	pop	{r4, pc}
20002442:	f002 ffc9 	bl	200053d8 <__sfvwrite_r>
20002446:	2300      	movs	r3, #0
20002448:	6063      	str	r3, [r4, #4]
2000244a:	60a3      	str	r3, [r4, #8]
2000244c:	bd10      	pop	{r4, pc}
2000244e:	bf00      	nop

20002450 <_vfprintf_r>:
20002450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002454:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20002458:	b083      	sub	sp, #12
2000245a:	460e      	mov	r6, r1
2000245c:	4615      	mov	r5, r2
2000245e:	469a      	mov	sl, r3
20002460:	4681      	mov	r9, r0
20002462:	f003 f9a9 	bl	200057b8 <_localeconv_r>
20002466:	6800      	ldr	r0, [r0, #0]
20002468:	901d      	str	r0, [sp, #116]	; 0x74
2000246a:	f1b9 0f00 	cmp.w	r9, #0
2000246e:	d004      	beq.n	2000247a <_vfprintf_r+0x2a>
20002470:	f8d9 3018 	ldr.w	r3, [r9, #24]
20002474:	2b00      	cmp	r3, #0
20002476:	f000 815a 	beq.w	2000272e <_vfprintf_r+0x2de>
2000247a:	f648 0378 	movw	r3, #34936	; 0x8878
2000247e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002482:	429e      	cmp	r6, r3
20002484:	bf08      	it	eq
20002486:	f8d9 6004 	ldreq.w	r6, [r9, #4]
2000248a:	d010      	beq.n	200024ae <_vfprintf_r+0x5e>
2000248c:	f648 0398 	movw	r3, #34968	; 0x8898
20002490:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002494:	429e      	cmp	r6, r3
20002496:	bf08      	it	eq
20002498:	f8d9 6008 	ldreq.w	r6, [r9, #8]
2000249c:	d007      	beq.n	200024ae <_vfprintf_r+0x5e>
2000249e:	f648 03b8 	movw	r3, #35000	; 0x88b8
200024a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024a6:	429e      	cmp	r6, r3
200024a8:	bf08      	it	eq
200024aa:	f8d9 600c 	ldreq.w	r6, [r9, #12]
200024ae:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200024b2:	fa1f f38c 	uxth.w	r3, ip
200024b6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
200024ba:	d109      	bne.n	200024d0 <_vfprintf_r+0x80>
200024bc:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
200024c0:	6e72      	ldr	r2, [r6, #100]	; 0x64
200024c2:	f8a6 c00c 	strh.w	ip, [r6, #12]
200024c6:	fa1f f38c 	uxth.w	r3, ip
200024ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
200024ce:	6672      	str	r2, [r6, #100]	; 0x64
200024d0:	f013 0f08 	tst.w	r3, #8
200024d4:	f001 8301 	beq.w	20003ada <_vfprintf_r+0x168a>
200024d8:	6932      	ldr	r2, [r6, #16]
200024da:	2a00      	cmp	r2, #0
200024dc:	f001 82fd 	beq.w	20003ada <_vfprintf_r+0x168a>
200024e0:	f003 031a 	and.w	r3, r3, #26
200024e4:	2b0a      	cmp	r3, #10
200024e6:	f000 80e0 	beq.w	200026aa <_vfprintf_r+0x25a>
200024ea:	2200      	movs	r2, #0
200024ec:	9212      	str	r2, [sp, #72]	; 0x48
200024ee:	921a      	str	r2, [sp, #104]	; 0x68
200024f0:	2300      	movs	r3, #0
200024f2:	921c      	str	r2, [sp, #112]	; 0x70
200024f4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200024f8:	9211      	str	r2, [sp, #68]	; 0x44
200024fa:	3404      	adds	r4, #4
200024fc:	9219      	str	r2, [sp, #100]	; 0x64
200024fe:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20002502:	931b      	str	r3, [sp, #108]	; 0x6c
20002504:	3204      	adds	r2, #4
20002506:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
2000250a:	3228      	adds	r2, #40	; 0x28
2000250c:	3303      	adds	r3, #3
2000250e:	9218      	str	r2, [sp, #96]	; 0x60
20002510:	9307      	str	r3, [sp, #28]
20002512:	2300      	movs	r3, #0
20002514:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20002518:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000251c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002520:	782b      	ldrb	r3, [r5, #0]
20002522:	1e1a      	subs	r2, r3, #0
20002524:	bf18      	it	ne
20002526:	2201      	movne	r2, #1
20002528:	2b25      	cmp	r3, #37	; 0x25
2000252a:	bf0c      	ite	eq
2000252c:	2200      	moveq	r2, #0
2000252e:	f002 0201 	andne.w	r2, r2, #1
20002532:	b332      	cbz	r2, 20002582 <_vfprintf_r+0x132>
20002534:	462f      	mov	r7, r5
20002536:	f817 3f01 	ldrb.w	r3, [r7, #1]!
2000253a:	1e1a      	subs	r2, r3, #0
2000253c:	bf18      	it	ne
2000253e:	2201      	movne	r2, #1
20002540:	2b25      	cmp	r3, #37	; 0x25
20002542:	bf0c      	ite	eq
20002544:	2200      	moveq	r2, #0
20002546:	f002 0201 	andne.w	r2, r2, #1
2000254a:	2a00      	cmp	r2, #0
2000254c:	d1f3      	bne.n	20002536 <_vfprintf_r+0xe6>
2000254e:	ebb7 0805 	subs.w	r8, r7, r5
20002552:	bf08      	it	eq
20002554:	463d      	moveq	r5, r7
20002556:	d014      	beq.n	20002582 <_vfprintf_r+0x132>
20002558:	f8c4 8004 	str.w	r8, [r4, #4]
2000255c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002560:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002564:	3301      	adds	r3, #1
20002566:	6025      	str	r5, [r4, #0]
20002568:	2b07      	cmp	r3, #7
2000256a:	4442      	add	r2, r8
2000256c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002570:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002574:	dc78      	bgt.n	20002668 <_vfprintf_r+0x218>
20002576:	3408      	adds	r4, #8
20002578:	9811      	ldr	r0, [sp, #68]	; 0x44
2000257a:	463d      	mov	r5, r7
2000257c:	4440      	add	r0, r8
2000257e:	9011      	str	r0, [sp, #68]	; 0x44
20002580:	783b      	ldrb	r3, [r7, #0]
20002582:	2b00      	cmp	r3, #0
20002584:	d07c      	beq.n	20002680 <_vfprintf_r+0x230>
20002586:	1c6b      	adds	r3, r5, #1
20002588:	f04f 37ff 	mov.w	r7, #4294967295
2000258c:	202b      	movs	r0, #43	; 0x2b
2000258e:	f04f 0c20 	mov.w	ip, #32
20002592:	2100      	movs	r1, #0
20002594:	f04f 0200 	mov.w	r2, #0
20002598:	910f      	str	r1, [sp, #60]	; 0x3c
2000259a:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
2000259e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
200025a2:	786a      	ldrb	r2, [r5, #1]
200025a4:	910a      	str	r1, [sp, #40]	; 0x28
200025a6:	1c5d      	adds	r5, r3, #1
200025a8:	f1a2 0320 	sub.w	r3, r2, #32
200025ac:	2b58      	cmp	r3, #88	; 0x58
200025ae:	f200 8286 	bhi.w	20002abe <_vfprintf_r+0x66e>
200025b2:	e8df f013 	tbh	[pc, r3, lsl #1]
200025b6:	0298      	.short	0x0298
200025b8:	02840284 	.word	0x02840284
200025bc:	028402a4 	.word	0x028402a4
200025c0:	02840284 	.word	0x02840284
200025c4:	02840284 	.word	0x02840284
200025c8:	02ad0284 	.word	0x02ad0284
200025cc:	028402ba 	.word	0x028402ba
200025d0:	02ca02c1 	.word	0x02ca02c1
200025d4:	02e70284 	.word	0x02e70284
200025d8:	02f002f0 	.word	0x02f002f0
200025dc:	02f002f0 	.word	0x02f002f0
200025e0:	02f002f0 	.word	0x02f002f0
200025e4:	02f002f0 	.word	0x02f002f0
200025e8:	028402f0 	.word	0x028402f0
200025ec:	02840284 	.word	0x02840284
200025f0:	02840284 	.word	0x02840284
200025f4:	02840284 	.word	0x02840284
200025f8:	02840284 	.word	0x02840284
200025fc:	03040284 	.word	0x03040284
20002600:	02840326 	.word	0x02840326
20002604:	02840326 	.word	0x02840326
20002608:	02840284 	.word	0x02840284
2000260c:	036a0284 	.word	0x036a0284
20002610:	02840284 	.word	0x02840284
20002614:	02840481 	.word	0x02840481
20002618:	02840284 	.word	0x02840284
2000261c:	02840284 	.word	0x02840284
20002620:	02840414 	.word	0x02840414
20002624:	042f0284 	.word	0x042f0284
20002628:	02840284 	.word	0x02840284
2000262c:	02840284 	.word	0x02840284
20002630:	02840284 	.word	0x02840284
20002634:	02840284 	.word	0x02840284
20002638:	02840284 	.word	0x02840284
2000263c:	0465044f 	.word	0x0465044f
20002640:	03260326 	.word	0x03260326
20002644:	03730326 	.word	0x03730326
20002648:	02840465 	.word	0x02840465
2000264c:	03790284 	.word	0x03790284
20002650:	03850284 	.word	0x03850284
20002654:	03ad0396 	.word	0x03ad0396
20002658:	0284040a 	.word	0x0284040a
2000265c:	028403cc 	.word	0x028403cc
20002660:	028403f4 	.word	0x028403f4
20002664:	00c00284 	.word	0x00c00284
20002668:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000266c:	4648      	mov	r0, r9
2000266e:	4631      	mov	r1, r6
20002670:	320c      	adds	r2, #12
20002672:	f7ff fedf 	bl	20002434 <__sprint_r>
20002676:	b958      	cbnz	r0, 20002690 <_vfprintf_r+0x240>
20002678:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000267c:	3404      	adds	r4, #4
2000267e:	e77b      	b.n	20002578 <_vfprintf_r+0x128>
20002680:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002684:	2b00      	cmp	r3, #0
20002686:	f041 8192 	bne.w	200039ae <_vfprintf_r+0x155e>
2000268a:	2300      	movs	r3, #0
2000268c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002690:	89b3      	ldrh	r3, [r6, #12]
20002692:	f013 0f40 	tst.w	r3, #64	; 0x40
20002696:	d002      	beq.n	2000269e <_vfprintf_r+0x24e>
20002698:	f04f 30ff 	mov.w	r0, #4294967295
2000269c:	9011      	str	r0, [sp, #68]	; 0x44
2000269e:	9811      	ldr	r0, [sp, #68]	; 0x44
200026a0:	b05f      	add	sp, #380	; 0x17c
200026a2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
200026a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200026aa:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
200026ae:	2b00      	cmp	r3, #0
200026b0:	f6ff af1b 	blt.w	200024ea <_vfprintf_r+0x9a>
200026b4:	6a37      	ldr	r7, [r6, #32]
200026b6:	f02c 0c02 	bic.w	ip, ip, #2
200026ba:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
200026be:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
200026c2:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
200026c6:	340c      	adds	r4, #12
200026c8:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200026cc:	462a      	mov	r2, r5
200026ce:	4653      	mov	r3, sl
200026d0:	4648      	mov	r0, r9
200026d2:	4621      	mov	r1, r4
200026d4:	ad1f      	add	r5, sp, #124	; 0x7c
200026d6:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200026da:	2700      	movs	r7, #0
200026dc:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200026e0:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200026e4:	f44f 6580 	mov.w	r5, #1024	; 0x400
200026e8:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200026ec:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200026f0:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
200026f4:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
200026f8:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200026fc:	f7ff fea8 	bl	20002450 <_vfprintf_r>
20002700:	2800      	cmp	r0, #0
20002702:	9011      	str	r0, [sp, #68]	; 0x44
20002704:	db09      	blt.n	2000271a <_vfprintf_r+0x2ca>
20002706:	4621      	mov	r1, r4
20002708:	4648      	mov	r0, r9
2000270a:	f002 fb91 	bl	20004e30 <_fflush_r>
2000270e:	9911      	ldr	r1, [sp, #68]	; 0x44
20002710:	42b8      	cmp	r0, r7
20002712:	bf18      	it	ne
20002714:	f04f 31ff 	movne.w	r1, #4294967295
20002718:	9111      	str	r1, [sp, #68]	; 0x44
2000271a:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
2000271e:	f013 0f40 	tst.w	r3, #64	; 0x40
20002722:	d0bc      	beq.n	2000269e <_vfprintf_r+0x24e>
20002724:	89b3      	ldrh	r3, [r6, #12]
20002726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000272a:	81b3      	strh	r3, [r6, #12]
2000272c:	e7b7      	b.n	2000269e <_vfprintf_r+0x24e>
2000272e:	4648      	mov	r0, r9
20002730:	f002 fcee 	bl	20005110 <__sinit>
20002734:	e6a1      	b.n	2000247a <_vfprintf_r+0x2a>
20002736:	980a      	ldr	r0, [sp, #40]	; 0x28
20002738:	f648 0c48 	movw	ip, #34888	; 0x8848
2000273c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20002740:	9216      	str	r2, [sp, #88]	; 0x58
20002742:	f010 0f20 	tst.w	r0, #32
20002746:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
2000274a:	f000 836e 	beq.w	20002e2a <_vfprintf_r+0x9da>
2000274e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002750:	1dcb      	adds	r3, r1, #7
20002752:	f023 0307 	bic.w	r3, r3, #7
20002756:	f103 0208 	add.w	r2, r3, #8
2000275a:	920b      	str	r2, [sp, #44]	; 0x2c
2000275c:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002760:	ea5a 020b 	orrs.w	r2, sl, fp
20002764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002766:	bf0c      	ite	eq
20002768:	2200      	moveq	r2, #0
2000276a:	2201      	movne	r2, #1
2000276c:	4213      	tst	r3, r2
2000276e:	f040 866b 	bne.w	20003448 <_vfprintf_r+0xff8>
20002772:	2302      	movs	r3, #2
20002774:	f04f 0100 	mov.w	r1, #0
20002778:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
2000277c:	2f00      	cmp	r7, #0
2000277e:	bfa2      	ittt	ge
20002780:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20002784:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20002788:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
2000278c:	2f00      	cmp	r7, #0
2000278e:	bf18      	it	ne
20002790:	f042 0201 	orrne.w	r2, r2, #1
20002794:	2a00      	cmp	r2, #0
20002796:	f000 841e 	beq.w	20002fd6 <_vfprintf_r+0xb86>
2000279a:	2b01      	cmp	r3, #1
2000279c:	f000 85de 	beq.w	2000335c <_vfprintf_r+0xf0c>
200027a0:	2b02      	cmp	r3, #2
200027a2:	f000 85c1 	beq.w	20003328 <_vfprintf_r+0xed8>
200027a6:	9918      	ldr	r1, [sp, #96]	; 0x60
200027a8:	9113      	str	r1, [sp, #76]	; 0x4c
200027aa:	ea4f 08da 	mov.w	r8, sl, lsr #3
200027ae:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
200027b2:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
200027b6:	f00a 0007 	and.w	r0, sl, #7
200027ba:	46e3      	mov	fp, ip
200027bc:	46c2      	mov	sl, r8
200027be:	3030      	adds	r0, #48	; 0x30
200027c0:	ea5a 020b 	orrs.w	r2, sl, fp
200027c4:	f801 0d01 	strb.w	r0, [r1, #-1]!
200027c8:	d1ef      	bne.n	200027aa <_vfprintf_r+0x35a>
200027ca:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200027ce:	9113      	str	r1, [sp, #76]	; 0x4c
200027d0:	f01c 0f01 	tst.w	ip, #1
200027d4:	f040 868c 	bne.w	200034f0 <_vfprintf_r+0x10a0>
200027d8:	9818      	ldr	r0, [sp, #96]	; 0x60
200027da:	1a40      	subs	r0, r0, r1
200027dc:	9010      	str	r0, [sp, #64]	; 0x40
200027de:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200027e2:	9a10      	ldr	r2, [sp, #64]	; 0x40
200027e4:	9717      	str	r7, [sp, #92]	; 0x5c
200027e6:	42ba      	cmp	r2, r7
200027e8:	bfb8      	it	lt
200027ea:	463a      	movlt	r2, r7
200027ec:	920c      	str	r2, [sp, #48]	; 0x30
200027ee:	b113      	cbz	r3, 200027f6 <_vfprintf_r+0x3a6>
200027f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200027f2:	3201      	adds	r2, #1
200027f4:	920c      	str	r2, [sp, #48]	; 0x30
200027f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200027f8:	980a      	ldr	r0, [sp, #40]	; 0x28
200027fa:	f013 0302 	ands.w	r3, r3, #2
200027fe:	9315      	str	r3, [sp, #84]	; 0x54
20002800:	bf1e      	ittt	ne
20002802:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20002806:	f10c 0c02 	addne.w	ip, ip, #2
2000280a:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000280e:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20002812:	9014      	str	r0, [sp, #80]	; 0x50
20002814:	d14d      	bne.n	200028b2 <_vfprintf_r+0x462>
20002816:	990f      	ldr	r1, [sp, #60]	; 0x3c
20002818:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000281a:	1a8f      	subs	r7, r1, r2
2000281c:	2f00      	cmp	r7, #0
2000281e:	dd48      	ble.n	200028b2 <_vfprintf_r+0x462>
20002820:	2f10      	cmp	r7, #16
20002822:	f648 0804 	movw	r8, #34820	; 0x8804
20002826:	bfd8      	it	le
20002828:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000282c:	dd30      	ble.n	20002890 <_vfprintf_r+0x440>
2000282e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002832:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20002836:	4643      	mov	r3, r8
20002838:	f04f 0a10 	mov.w	sl, #16
2000283c:	46a8      	mov	r8, r5
2000283e:	f10b 0b0c 	add.w	fp, fp, #12
20002842:	461d      	mov	r5, r3
20002844:	e002      	b.n	2000284c <_vfprintf_r+0x3fc>
20002846:	3f10      	subs	r7, #16
20002848:	2f10      	cmp	r7, #16
2000284a:	dd1e      	ble.n	2000288a <_vfprintf_r+0x43a>
2000284c:	f8c4 a004 	str.w	sl, [r4, #4]
20002850:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002854:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002858:	3301      	adds	r3, #1
2000285a:	6025      	str	r5, [r4, #0]
2000285c:	3210      	adds	r2, #16
2000285e:	2b07      	cmp	r3, #7
20002860:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002864:	f104 0408 	add.w	r4, r4, #8
20002868:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000286c:	ddeb      	ble.n	20002846 <_vfprintf_r+0x3f6>
2000286e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002872:	4648      	mov	r0, r9
20002874:	4631      	mov	r1, r6
20002876:	465a      	mov	r2, fp
20002878:	3404      	adds	r4, #4
2000287a:	f7ff fddb 	bl	20002434 <__sprint_r>
2000287e:	2800      	cmp	r0, #0
20002880:	f47f af06 	bne.w	20002690 <_vfprintf_r+0x240>
20002884:	3f10      	subs	r7, #16
20002886:	2f10      	cmp	r7, #16
20002888:	dce0      	bgt.n	2000284c <_vfprintf_r+0x3fc>
2000288a:	462b      	mov	r3, r5
2000288c:	4645      	mov	r5, r8
2000288e:	4698      	mov	r8, r3
20002890:	6067      	str	r7, [r4, #4]
20002892:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002896:	f8c4 8000 	str.w	r8, [r4]
2000289a:	1c5a      	adds	r2, r3, #1
2000289c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200028a0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200028a4:	19db      	adds	r3, r3, r7
200028a6:	2a07      	cmp	r2, #7
200028a8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200028ac:	f300 858a 	bgt.w	200033c4 <_vfprintf_r+0xf74>
200028b0:	3408      	adds	r4, #8
200028b2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200028b6:	b19b      	cbz	r3, 200028e0 <_vfprintf_r+0x490>
200028b8:	2301      	movs	r3, #1
200028ba:	6063      	str	r3, [r4, #4]
200028bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200028c0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200028c4:	3207      	adds	r2, #7
200028c6:	6022      	str	r2, [r4, #0]
200028c8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200028cc:	3301      	adds	r3, #1
200028ce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200028d2:	3201      	adds	r2, #1
200028d4:	2b07      	cmp	r3, #7
200028d6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200028da:	f300 84b6 	bgt.w	2000324a <_vfprintf_r+0xdfa>
200028de:	3408      	adds	r4, #8
200028e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
200028e2:	b19b      	cbz	r3, 2000290c <_vfprintf_r+0x4bc>
200028e4:	2302      	movs	r3, #2
200028e6:	6063      	str	r3, [r4, #4]
200028e8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200028ec:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200028f0:	3204      	adds	r2, #4
200028f2:	6022      	str	r2, [r4, #0]
200028f4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200028f8:	3301      	adds	r3, #1
200028fa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200028fe:	3202      	adds	r2, #2
20002900:	2b07      	cmp	r3, #7
20002902:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002906:	f300 84af 	bgt.w	20003268 <_vfprintf_r+0xe18>
2000290a:	3408      	adds	r4, #8
2000290c:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20002910:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20002914:	f000 8376 	beq.w	20003004 <_vfprintf_r+0xbb4>
20002918:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000291a:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000291c:	1a9f      	subs	r7, r3, r2
2000291e:	2f00      	cmp	r7, #0
20002920:	dd43      	ble.n	200029aa <_vfprintf_r+0x55a>
20002922:	2f10      	cmp	r7, #16
20002924:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 200034b4 <_vfprintf_r+0x1064>
20002928:	dd2e      	ble.n	20002988 <_vfprintf_r+0x538>
2000292a:	4643      	mov	r3, r8
2000292c:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20002930:	46a8      	mov	r8, r5
20002932:	f04f 0a10 	mov.w	sl, #16
20002936:	f10b 0b0c 	add.w	fp, fp, #12
2000293a:	461d      	mov	r5, r3
2000293c:	e002      	b.n	20002944 <_vfprintf_r+0x4f4>
2000293e:	3f10      	subs	r7, #16
20002940:	2f10      	cmp	r7, #16
20002942:	dd1e      	ble.n	20002982 <_vfprintf_r+0x532>
20002944:	f8c4 a004 	str.w	sl, [r4, #4]
20002948:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000294c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002950:	3301      	adds	r3, #1
20002952:	6025      	str	r5, [r4, #0]
20002954:	3210      	adds	r2, #16
20002956:	2b07      	cmp	r3, #7
20002958:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000295c:	f104 0408 	add.w	r4, r4, #8
20002960:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002964:	ddeb      	ble.n	2000293e <_vfprintf_r+0x4ee>
20002966:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000296a:	4648      	mov	r0, r9
2000296c:	4631      	mov	r1, r6
2000296e:	465a      	mov	r2, fp
20002970:	3404      	adds	r4, #4
20002972:	f7ff fd5f 	bl	20002434 <__sprint_r>
20002976:	2800      	cmp	r0, #0
20002978:	f47f ae8a 	bne.w	20002690 <_vfprintf_r+0x240>
2000297c:	3f10      	subs	r7, #16
2000297e:	2f10      	cmp	r7, #16
20002980:	dce0      	bgt.n	20002944 <_vfprintf_r+0x4f4>
20002982:	462b      	mov	r3, r5
20002984:	4645      	mov	r5, r8
20002986:	4698      	mov	r8, r3
20002988:	6067      	str	r7, [r4, #4]
2000298a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000298e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002992:	3301      	adds	r3, #1
20002994:	f8c4 8000 	str.w	r8, [r4]
20002998:	19d2      	adds	r2, r2, r7
2000299a:	2b07      	cmp	r3, #7
2000299c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200029a0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200029a4:	f300 8442 	bgt.w	2000322c <_vfprintf_r+0xddc>
200029a8:	3408      	adds	r4, #8
200029aa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200029ae:	f41c 7f80 	tst.w	ip, #256	; 0x100
200029b2:	f040 829d 	bne.w	20002ef0 <_vfprintf_r+0xaa0>
200029b6:	9810      	ldr	r0, [sp, #64]	; 0x40
200029b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
200029ba:	6060      	str	r0, [r4, #4]
200029bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200029c0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200029c4:	3301      	adds	r3, #1
200029c6:	6021      	str	r1, [r4, #0]
200029c8:	1812      	adds	r2, r2, r0
200029ca:	2b07      	cmp	r3, #7
200029cc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200029d0:	bfd8      	it	le
200029d2:	f104 0308 	addle.w	r3, r4, #8
200029d6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200029da:	f300 839b 	bgt.w	20003114 <_vfprintf_r+0xcc4>
200029de:	990a      	ldr	r1, [sp, #40]	; 0x28
200029e0:	f011 0f04 	tst.w	r1, #4
200029e4:	d055      	beq.n	20002a92 <_vfprintf_r+0x642>
200029e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200029e8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200029ec:	ebcc 0702 	rsb	r7, ip, r2
200029f0:	2f00      	cmp	r7, #0
200029f2:	dd4e      	ble.n	20002a92 <_vfprintf_r+0x642>
200029f4:	2f10      	cmp	r7, #16
200029f6:	f648 0804 	movw	r8, #34820	; 0x8804
200029fa:	bfd8      	it	le
200029fc:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20002a00:	dd2e      	ble.n	20002a60 <_vfprintf_r+0x610>
20002a02:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002a06:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20002a0a:	4642      	mov	r2, r8
20002a0c:	2410      	movs	r4, #16
20002a0e:	46a8      	mov	r8, r5
20002a10:	f10a 0a0c 	add.w	sl, sl, #12
20002a14:	4615      	mov	r5, r2
20002a16:	e002      	b.n	20002a1e <_vfprintf_r+0x5ce>
20002a18:	3f10      	subs	r7, #16
20002a1a:	2f10      	cmp	r7, #16
20002a1c:	dd1d      	ble.n	20002a5a <_vfprintf_r+0x60a>
20002a1e:	605c      	str	r4, [r3, #4]
20002a20:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002a24:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20002a28:	3201      	adds	r2, #1
20002a2a:	601d      	str	r5, [r3, #0]
20002a2c:	3110      	adds	r1, #16
20002a2e:	2a07      	cmp	r2, #7
20002a30:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20002a34:	f103 0308 	add.w	r3, r3, #8
20002a38:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002a3c:	ddec      	ble.n	20002a18 <_vfprintf_r+0x5c8>
20002a3e:	4648      	mov	r0, r9
20002a40:	4631      	mov	r1, r6
20002a42:	4652      	mov	r2, sl
20002a44:	f7ff fcf6 	bl	20002434 <__sprint_r>
20002a48:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20002a4c:	3304      	adds	r3, #4
20002a4e:	2800      	cmp	r0, #0
20002a50:	f47f ae1e 	bne.w	20002690 <_vfprintf_r+0x240>
20002a54:	3f10      	subs	r7, #16
20002a56:	2f10      	cmp	r7, #16
20002a58:	dce1      	bgt.n	20002a1e <_vfprintf_r+0x5ce>
20002a5a:	462a      	mov	r2, r5
20002a5c:	4645      	mov	r5, r8
20002a5e:	4690      	mov	r8, r2
20002a60:	605f      	str	r7, [r3, #4]
20002a62:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002a66:	f8c3 8000 	str.w	r8, [r3]
20002a6a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002a6e:	3201      	adds	r2, #1
20002a70:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002a74:	18fb      	adds	r3, r7, r3
20002a76:	2a07      	cmp	r2, #7
20002a78:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002a7c:	dd0b      	ble.n	20002a96 <_vfprintf_r+0x646>
20002a7e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20002a82:	4648      	mov	r0, r9
20002a84:	4631      	mov	r1, r6
20002a86:	320c      	adds	r2, #12
20002a88:	f7ff fcd4 	bl	20002434 <__sprint_r>
20002a8c:	2800      	cmp	r0, #0
20002a8e:	f47f adff 	bne.w	20002690 <_vfprintf_r+0x240>
20002a92:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002a96:	9811      	ldr	r0, [sp, #68]	; 0x44
20002a98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20002a9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
20002a9c:	428a      	cmp	r2, r1
20002a9e:	bfac      	ite	ge
20002aa0:	1880      	addge	r0, r0, r2
20002aa2:	1840      	addlt	r0, r0, r1
20002aa4:	9011      	str	r0, [sp, #68]	; 0x44
20002aa6:	2b00      	cmp	r3, #0
20002aa8:	f040 8342 	bne.w	20003130 <_vfprintf_r+0xce0>
20002aac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002ab0:	2300      	movs	r3, #0
20002ab2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20002ab6:	3404      	adds	r4, #4
20002ab8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002abc:	e530      	b.n	20002520 <_vfprintf_r+0xd0>
20002abe:	9216      	str	r2, [sp, #88]	; 0x58
20002ac0:	2a00      	cmp	r2, #0
20002ac2:	f43f addd 	beq.w	20002680 <_vfprintf_r+0x230>
20002ac6:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20002aca:	2301      	movs	r3, #1
20002acc:	f04f 0c00 	mov.w	ip, #0
20002ad0:	3004      	adds	r0, #4
20002ad2:	930c      	str	r3, [sp, #48]	; 0x30
20002ad4:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20002ad8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20002adc:	9013      	str	r0, [sp, #76]	; 0x4c
20002ade:	9310      	str	r3, [sp, #64]	; 0x40
20002ae0:	2100      	movs	r1, #0
20002ae2:	9117      	str	r1, [sp, #92]	; 0x5c
20002ae4:	e687      	b.n	200027f6 <_vfprintf_r+0x3a6>
20002ae6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002aea:	2b00      	cmp	r3, #0
20002aec:	f040 852b 	bne.w	20003546 <_vfprintf_r+0x10f6>
20002af0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002af2:	462b      	mov	r3, r5
20002af4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20002af8:	782a      	ldrb	r2, [r5, #0]
20002afa:	910b      	str	r1, [sp, #44]	; 0x2c
20002afc:	e553      	b.n	200025a6 <_vfprintf_r+0x156>
20002afe:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002b02:	f043 0301 	orr.w	r3, r3, #1
20002b06:	930a      	str	r3, [sp, #40]	; 0x28
20002b08:	462b      	mov	r3, r5
20002b0a:	782a      	ldrb	r2, [r5, #0]
20002b0c:	910b      	str	r1, [sp, #44]	; 0x2c
20002b0e:	e54a      	b.n	200025a6 <_vfprintf_r+0x156>
20002b10:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002b14:	6809      	ldr	r1, [r1, #0]
20002b16:	910f      	str	r1, [sp, #60]	; 0x3c
20002b18:	1d11      	adds	r1, r2, #4
20002b1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20002b1c:	2b00      	cmp	r3, #0
20002b1e:	f2c0 8780 	blt.w	20003a22 <_vfprintf_r+0x15d2>
20002b22:	782a      	ldrb	r2, [r5, #0]
20002b24:	462b      	mov	r3, r5
20002b26:	910b      	str	r1, [sp, #44]	; 0x2c
20002b28:	e53d      	b.n	200025a6 <_vfprintf_r+0x156>
20002b2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b2c:	462b      	mov	r3, r5
20002b2e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20002b32:	782a      	ldrb	r2, [r5, #0]
20002b34:	910b      	str	r1, [sp, #44]	; 0x2c
20002b36:	e536      	b.n	200025a6 <_vfprintf_r+0x156>
20002b38:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002b3c:	f043 0304 	orr.w	r3, r3, #4
20002b40:	930a      	str	r3, [sp, #40]	; 0x28
20002b42:	462b      	mov	r3, r5
20002b44:	782a      	ldrb	r2, [r5, #0]
20002b46:	910b      	str	r1, [sp, #44]	; 0x2c
20002b48:	e52d      	b.n	200025a6 <_vfprintf_r+0x156>
20002b4a:	462b      	mov	r3, r5
20002b4c:	f813 2b01 	ldrb.w	r2, [r3], #1
20002b50:	2a2a      	cmp	r2, #42	; 0x2a
20002b52:	f001 80cd 	beq.w	20003cf0 <_vfprintf_r+0x18a0>
20002b56:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002b5a:	2909      	cmp	r1, #9
20002b5c:	f201 8037 	bhi.w	20003bce <_vfprintf_r+0x177e>
20002b60:	3502      	adds	r5, #2
20002b62:	2700      	movs	r7, #0
20002b64:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20002b68:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20002b6c:	462b      	mov	r3, r5
20002b6e:	3501      	adds	r5, #1
20002b70:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20002b74:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002b78:	2909      	cmp	r1, #9
20002b7a:	d9f3      	bls.n	20002b64 <_vfprintf_r+0x714>
20002b7c:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20002b80:	461d      	mov	r5, r3
20002b82:	e511      	b.n	200025a8 <_vfprintf_r+0x158>
20002b84:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b86:	462b      	mov	r3, r5
20002b88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002b8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002b8e:	920a      	str	r2, [sp, #40]	; 0x28
20002b90:	782a      	ldrb	r2, [r5, #0]
20002b92:	910b      	str	r1, [sp, #44]	; 0x2c
20002b94:	e507      	b.n	200025a6 <_vfprintf_r+0x156>
20002b96:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002b9a:	f04f 0800 	mov.w	r8, #0
20002b9e:	462b      	mov	r3, r5
20002ba0:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20002ba4:	f813 2b01 	ldrb.w	r2, [r3], #1
20002ba8:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20002bac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002bb0:	461d      	mov	r5, r3
20002bb2:	2909      	cmp	r1, #9
20002bb4:	d9f3      	bls.n	20002b9e <_vfprintf_r+0x74e>
20002bb6:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20002bba:	461d      	mov	r5, r3
20002bbc:	e4f4      	b.n	200025a8 <_vfprintf_r+0x158>
20002bbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002bc0:	9216      	str	r2, [sp, #88]	; 0x58
20002bc2:	f043 0310 	orr.w	r3, r3, #16
20002bc6:	930a      	str	r3, [sp, #40]	; 0x28
20002bc8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002bcc:	f01c 0f20 	tst.w	ip, #32
20002bd0:	f000 815d 	beq.w	20002e8e <_vfprintf_r+0xa3e>
20002bd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002bd6:	1dc3      	adds	r3, r0, #7
20002bd8:	f023 0307 	bic.w	r3, r3, #7
20002bdc:	f103 0108 	add.w	r1, r3, #8
20002be0:	910b      	str	r1, [sp, #44]	; 0x2c
20002be2:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002be6:	f1ba 0f00 	cmp.w	sl, #0
20002bea:	f17b 0200 	sbcs.w	r2, fp, #0
20002bee:	f2c0 849b 	blt.w	20003528 <_vfprintf_r+0x10d8>
20002bf2:	ea5a 030b 	orrs.w	r3, sl, fp
20002bf6:	f04f 0301 	mov.w	r3, #1
20002bfa:	bf0c      	ite	eq
20002bfc:	2200      	moveq	r2, #0
20002bfe:	2201      	movne	r2, #1
20002c00:	e5bc      	b.n	2000277c <_vfprintf_r+0x32c>
20002c02:	980a      	ldr	r0, [sp, #40]	; 0x28
20002c04:	9216      	str	r2, [sp, #88]	; 0x58
20002c06:	f010 0f08 	tst.w	r0, #8
20002c0a:	f000 84ed 	beq.w	200035e8 <_vfprintf_r+0x1198>
20002c0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002c10:	1dcb      	adds	r3, r1, #7
20002c12:	f023 0307 	bic.w	r3, r3, #7
20002c16:	f103 0208 	add.w	r2, r3, #8
20002c1a:	920b      	str	r2, [sp, #44]	; 0x2c
20002c1c:	f8d3 8004 	ldr.w	r8, [r3, #4]
20002c20:	f8d3 a000 	ldr.w	sl, [r3]
20002c24:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20002c28:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20002c2c:	4650      	mov	r0, sl
20002c2e:	4641      	mov	r1, r8
20002c30:	f004 f8d0 	bl	20006dd4 <__isinfd>
20002c34:	4683      	mov	fp, r0
20002c36:	2800      	cmp	r0, #0
20002c38:	f000 8599 	beq.w	2000376e <_vfprintf_r+0x131e>
20002c3c:	4650      	mov	r0, sl
20002c3e:	2200      	movs	r2, #0
20002c40:	2300      	movs	r3, #0
20002c42:	4641      	mov	r1, r8
20002c44:	f005 f91c 	bl	20007e80 <__aeabi_dcmplt>
20002c48:	2800      	cmp	r0, #0
20002c4a:	f040 850b 	bne.w	20003664 <_vfprintf_r+0x1214>
20002c4e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002c52:	f648 013c 	movw	r1, #34876	; 0x883c
20002c56:	f648 0238 	movw	r2, #34872	; 0x8838
20002c5a:	9816      	ldr	r0, [sp, #88]	; 0x58
20002c5c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002c60:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002c64:	f04f 0c03 	mov.w	ip, #3
20002c68:	2847      	cmp	r0, #71	; 0x47
20002c6a:	bfd8      	it	le
20002c6c:	4611      	movle	r1, r2
20002c6e:	9113      	str	r1, [sp, #76]	; 0x4c
20002c70:	990a      	ldr	r1, [sp, #40]	; 0x28
20002c72:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20002c76:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20002c7a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20002c7e:	910a      	str	r1, [sp, #40]	; 0x28
20002c80:	f04f 0c00 	mov.w	ip, #0
20002c84:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20002c88:	e5b1      	b.n	200027ee <_vfprintf_r+0x39e>
20002c8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002c8e:	f043 0308 	orr.w	r3, r3, #8
20002c92:	930a      	str	r3, [sp, #40]	; 0x28
20002c94:	462b      	mov	r3, r5
20002c96:	782a      	ldrb	r2, [r5, #0]
20002c98:	910b      	str	r1, [sp, #44]	; 0x2c
20002c9a:	e484      	b.n	200025a6 <_vfprintf_r+0x156>
20002c9c:	990a      	ldr	r1, [sp, #40]	; 0x28
20002c9e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20002ca2:	910a      	str	r1, [sp, #40]	; 0x28
20002ca4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002ca6:	e73c      	b.n	20002b22 <_vfprintf_r+0x6d2>
20002ca8:	782a      	ldrb	r2, [r5, #0]
20002caa:	2a6c      	cmp	r2, #108	; 0x6c
20002cac:	f000 8555 	beq.w	2000375a <_vfprintf_r+0x130a>
20002cb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002cb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002cb4:	910b      	str	r1, [sp, #44]	; 0x2c
20002cb6:	f043 0310 	orr.w	r3, r3, #16
20002cba:	930a      	str	r3, [sp, #40]	; 0x28
20002cbc:	462b      	mov	r3, r5
20002cbe:	e472      	b.n	200025a6 <_vfprintf_r+0x156>
20002cc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002cc2:	f012 0f20 	tst.w	r2, #32
20002cc6:	f000 8482 	beq.w	200035ce <_vfprintf_r+0x117e>
20002cca:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002ccc:	9a11      	ldr	r2, [sp, #68]	; 0x44
20002cce:	6803      	ldr	r3, [r0, #0]
20002cd0:	4610      	mov	r0, r2
20002cd2:	ea4f 71e0 	mov.w	r1, r0, asr #31
20002cd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002cd8:	e9c3 0100 	strd	r0, r1, [r3]
20002cdc:	f102 0a04 	add.w	sl, r2, #4
20002ce0:	e41e      	b.n	20002520 <_vfprintf_r+0xd0>
20002ce2:	9216      	str	r2, [sp, #88]	; 0x58
20002ce4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002ce6:	f012 0320 	ands.w	r3, r2, #32
20002cea:	f000 80ef 	beq.w	20002ecc <_vfprintf_r+0xa7c>
20002cee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20002cf0:	1dda      	adds	r2, r3, #7
20002cf2:	2300      	movs	r3, #0
20002cf4:	f022 0207 	bic.w	r2, r2, #7
20002cf8:	f102 0c08 	add.w	ip, r2, #8
20002cfc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20002d00:	e9d2 ab00 	ldrd	sl, fp, [r2]
20002d04:	ea5a 000b 	orrs.w	r0, sl, fp
20002d08:	bf0c      	ite	eq
20002d0a:	2200      	moveq	r2, #0
20002d0c:	2201      	movne	r2, #1
20002d0e:	e531      	b.n	20002774 <_vfprintf_r+0x324>
20002d10:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002d12:	2178      	movs	r1, #120	; 0x78
20002d14:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002d18:	9116      	str	r1, [sp, #88]	; 0x58
20002d1a:	6803      	ldr	r3, [r0, #0]
20002d1c:	f648 0048 	movw	r0, #34888	; 0x8848
20002d20:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20002d24:	2130      	movs	r1, #48	; 0x30
20002d26:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20002d2a:	f04c 0c02 	orr.w	ip, ip, #2
20002d2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002d30:	1e1a      	subs	r2, r3, #0
20002d32:	bf18      	it	ne
20002d34:	2201      	movne	r2, #1
20002d36:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002d3a:	469a      	mov	sl, r3
20002d3c:	f04f 0b00 	mov.w	fp, #0
20002d40:	3104      	adds	r1, #4
20002d42:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20002d46:	9019      	str	r0, [sp, #100]	; 0x64
20002d48:	2302      	movs	r3, #2
20002d4a:	910b      	str	r1, [sp, #44]	; 0x2c
20002d4c:	e512      	b.n	20002774 <_vfprintf_r+0x324>
20002d4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20002d50:	9216      	str	r2, [sp, #88]	; 0x58
20002d52:	f04f 0200 	mov.w	r2, #0
20002d56:	1d18      	adds	r0, r3, #4
20002d58:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20002d5c:	681b      	ldr	r3, [r3, #0]
20002d5e:	900b      	str	r0, [sp, #44]	; 0x2c
20002d60:	9313      	str	r3, [sp, #76]	; 0x4c
20002d62:	2b00      	cmp	r3, #0
20002d64:	f000 86c6 	beq.w	20003af4 <_vfprintf_r+0x16a4>
20002d68:	2f00      	cmp	r7, #0
20002d6a:	9813      	ldr	r0, [sp, #76]	; 0x4c
20002d6c:	f2c0 868f 	blt.w	20003a8e <_vfprintf_r+0x163e>
20002d70:	2100      	movs	r1, #0
20002d72:	463a      	mov	r2, r7
20002d74:	f003 f8a4 	bl	20005ec0 <memchr>
20002d78:	4603      	mov	r3, r0
20002d7a:	2800      	cmp	r0, #0
20002d7c:	f000 86f5 	beq.w	20003b6a <_vfprintf_r+0x171a>
20002d80:	9813      	ldr	r0, [sp, #76]	; 0x4c
20002d82:	1a1b      	subs	r3, r3, r0
20002d84:	9310      	str	r3, [sp, #64]	; 0x40
20002d86:	42bb      	cmp	r3, r7
20002d88:	f340 85be 	ble.w	20003908 <_vfprintf_r+0x14b8>
20002d8c:	9710      	str	r7, [sp, #64]	; 0x40
20002d8e:	2100      	movs	r1, #0
20002d90:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20002d94:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002d98:	970c      	str	r7, [sp, #48]	; 0x30
20002d9a:	9117      	str	r1, [sp, #92]	; 0x5c
20002d9c:	e527      	b.n	200027ee <_vfprintf_r+0x39e>
20002d9e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002da2:	9216      	str	r2, [sp, #88]	; 0x58
20002da4:	f01c 0f20 	tst.w	ip, #32
20002da8:	d023      	beq.n	20002df2 <_vfprintf_r+0x9a2>
20002daa:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002dac:	2301      	movs	r3, #1
20002dae:	1dc2      	adds	r2, r0, #7
20002db0:	f022 0207 	bic.w	r2, r2, #7
20002db4:	f102 0108 	add.w	r1, r2, #8
20002db8:	910b      	str	r1, [sp, #44]	; 0x2c
20002dba:	e9d2 ab00 	ldrd	sl, fp, [r2]
20002dbe:	ea5a 020b 	orrs.w	r2, sl, fp
20002dc2:	bf0c      	ite	eq
20002dc4:	2200      	moveq	r2, #0
20002dc6:	2201      	movne	r2, #1
20002dc8:	e4d4      	b.n	20002774 <_vfprintf_r+0x324>
20002dca:	990a      	ldr	r1, [sp, #40]	; 0x28
20002dcc:	462b      	mov	r3, r5
20002dce:	f041 0120 	orr.w	r1, r1, #32
20002dd2:	910a      	str	r1, [sp, #40]	; 0x28
20002dd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002dd6:	782a      	ldrb	r2, [r5, #0]
20002dd8:	910b      	str	r1, [sp, #44]	; 0x2c
20002dda:	f7ff bbe4 	b.w	200025a6 <_vfprintf_r+0x156>
20002dde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002de0:	9216      	str	r2, [sp, #88]	; 0x58
20002de2:	f043 0310 	orr.w	r3, r3, #16
20002de6:	930a      	str	r3, [sp, #40]	; 0x28
20002de8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002dec:	f01c 0f20 	tst.w	ip, #32
20002df0:	d1db      	bne.n	20002daa <_vfprintf_r+0x95a>
20002df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002df4:	f013 0f10 	tst.w	r3, #16
20002df8:	f000 83d5 	beq.w	200035a6 <_vfprintf_r+0x1156>
20002dfc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002dfe:	2301      	movs	r3, #1
20002e00:	1d02      	adds	r2, r0, #4
20002e02:	920b      	str	r2, [sp, #44]	; 0x2c
20002e04:	6801      	ldr	r1, [r0, #0]
20002e06:	1e0a      	subs	r2, r1, #0
20002e08:	bf18      	it	ne
20002e0a:	2201      	movne	r2, #1
20002e0c:	468a      	mov	sl, r1
20002e0e:	f04f 0b00 	mov.w	fp, #0
20002e12:	e4af      	b.n	20002774 <_vfprintf_r+0x324>
20002e14:	980a      	ldr	r0, [sp, #40]	; 0x28
20002e16:	9216      	str	r2, [sp, #88]	; 0x58
20002e18:	f648 0224 	movw	r2, #34852	; 0x8824
20002e1c:	f010 0f20 	tst.w	r0, #32
20002e20:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002e24:	9219      	str	r2, [sp, #100]	; 0x64
20002e26:	f47f ac92 	bne.w	2000274e <_vfprintf_r+0x2fe>
20002e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002e2c:	f013 0f10 	tst.w	r3, #16
20002e30:	f040 831a 	bne.w	20003468 <_vfprintf_r+0x1018>
20002e34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002e36:	f012 0f40 	tst.w	r2, #64	; 0x40
20002e3a:	f000 8315 	beq.w	20003468 <_vfprintf_r+0x1018>
20002e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20002e40:	f103 0c04 	add.w	ip, r3, #4
20002e44:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20002e48:	f8b3 a000 	ldrh.w	sl, [r3]
20002e4c:	46d2      	mov	sl, sl
20002e4e:	f04f 0b00 	mov.w	fp, #0
20002e52:	e485      	b.n	20002760 <_vfprintf_r+0x310>
20002e54:	9216      	str	r2, [sp, #88]	; 0x58
20002e56:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20002e5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002e5c:	f04f 0c01 	mov.w	ip, #1
20002e60:	f04f 0000 	mov.w	r0, #0
20002e64:	3104      	adds	r1, #4
20002e66:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20002e6a:	6813      	ldr	r3, [r2, #0]
20002e6c:	3204      	adds	r2, #4
20002e6e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20002e72:	920b      	str	r2, [sp, #44]	; 0x2c
20002e74:	9113      	str	r1, [sp, #76]	; 0x4c
20002e76:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20002e7a:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20002e7e:	e62f      	b.n	20002ae0 <_vfprintf_r+0x690>
20002e80:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002e84:	9216      	str	r2, [sp, #88]	; 0x58
20002e86:	f01c 0f20 	tst.w	ip, #32
20002e8a:	f47f aea3 	bne.w	20002bd4 <_vfprintf_r+0x784>
20002e8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002e90:	f012 0f10 	tst.w	r2, #16
20002e94:	f040 82f1 	bne.w	2000347a <_vfprintf_r+0x102a>
20002e98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002e9a:	f012 0f40 	tst.w	r2, #64	; 0x40
20002e9e:	f000 82ec 	beq.w	2000347a <_vfprintf_r+0x102a>
20002ea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20002ea4:	f103 0c04 	add.w	ip, r3, #4
20002ea8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20002eac:	f9b3 a000 	ldrsh.w	sl, [r3]
20002eb0:	46d2      	mov	sl, sl
20002eb2:	ea4f 7bea 	mov.w	fp, sl, asr #31
20002eb6:	e696      	b.n	20002be6 <_vfprintf_r+0x796>
20002eb8:	990a      	ldr	r1, [sp, #40]	; 0x28
20002eba:	9216      	str	r2, [sp, #88]	; 0x58
20002ebc:	f041 0110 	orr.w	r1, r1, #16
20002ec0:	910a      	str	r1, [sp, #40]	; 0x28
20002ec2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002ec4:	f012 0320 	ands.w	r3, r2, #32
20002ec8:	f47f af11 	bne.w	20002cee <_vfprintf_r+0x89e>
20002ecc:	990a      	ldr	r1, [sp, #40]	; 0x28
20002ece:	f011 0210 	ands.w	r2, r1, #16
20002ed2:	f000 8354 	beq.w	2000357e <_vfprintf_r+0x112e>
20002ed6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002ed8:	f102 0c04 	add.w	ip, r2, #4
20002edc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20002ee0:	6811      	ldr	r1, [r2, #0]
20002ee2:	1e0a      	subs	r2, r1, #0
20002ee4:	bf18      	it	ne
20002ee6:	2201      	movne	r2, #1
20002ee8:	468a      	mov	sl, r1
20002eea:	f04f 0b00 	mov.w	fp, #0
20002eee:	e441      	b.n	20002774 <_vfprintf_r+0x324>
20002ef0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20002ef2:	2a65      	cmp	r2, #101	; 0x65
20002ef4:	f340 8128 	ble.w	20003148 <_vfprintf_r+0xcf8>
20002ef8:	9812      	ldr	r0, [sp, #72]	; 0x48
20002efa:	2200      	movs	r2, #0
20002efc:	2300      	movs	r3, #0
20002efe:	991b      	ldr	r1, [sp, #108]	; 0x6c
20002f00:	f004 ffb4 	bl	20007e6c <__aeabi_dcmpeq>
20002f04:	2800      	cmp	r0, #0
20002f06:	f000 81be 	beq.w	20003286 <_vfprintf_r+0xe36>
20002f0a:	2301      	movs	r3, #1
20002f0c:	6063      	str	r3, [r4, #4]
20002f0e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002f12:	f648 0364 	movw	r3, #34916	; 0x8864
20002f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f1a:	6023      	str	r3, [r4, #0]
20002f1c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002f20:	3201      	adds	r2, #1
20002f22:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002f26:	3301      	adds	r3, #1
20002f28:	2a07      	cmp	r2, #7
20002f2a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002f2e:	bfd8      	it	le
20002f30:	f104 0308 	addle.w	r3, r4, #8
20002f34:	f300 839b 	bgt.w	2000366e <_vfprintf_r+0x121e>
20002f38:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20002f3c:	981a      	ldr	r0, [sp, #104]	; 0x68
20002f3e:	4282      	cmp	r2, r0
20002f40:	db04      	blt.n	20002f4c <_vfprintf_r+0xafc>
20002f42:	990a      	ldr	r1, [sp, #40]	; 0x28
20002f44:	f011 0f01 	tst.w	r1, #1
20002f48:	f43f ad49 	beq.w	200029de <_vfprintf_r+0x58e>
20002f4c:	2201      	movs	r2, #1
20002f4e:	605a      	str	r2, [r3, #4]
20002f50:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002f54:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20002f58:	3201      	adds	r2, #1
20002f5a:	981d      	ldr	r0, [sp, #116]	; 0x74
20002f5c:	3101      	adds	r1, #1
20002f5e:	2a07      	cmp	r2, #7
20002f60:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20002f64:	6018      	str	r0, [r3, #0]
20002f66:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002f6a:	f300 855f 	bgt.w	20003a2c <_vfprintf_r+0x15dc>
20002f6e:	3308      	adds	r3, #8
20002f70:	991a      	ldr	r1, [sp, #104]	; 0x68
20002f72:	1e4f      	subs	r7, r1, #1
20002f74:	2f00      	cmp	r7, #0
20002f76:	f77f ad32 	ble.w	200029de <_vfprintf_r+0x58e>
20002f7a:	2f10      	cmp	r7, #16
20002f7c:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 200034b4 <_vfprintf_r+0x1064>
20002f80:	f340 82ea 	ble.w	20003558 <_vfprintf_r+0x1108>
20002f84:	4642      	mov	r2, r8
20002f86:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20002f8a:	46a8      	mov	r8, r5
20002f8c:	2410      	movs	r4, #16
20002f8e:	f10a 0a0c 	add.w	sl, sl, #12
20002f92:	4615      	mov	r5, r2
20002f94:	e003      	b.n	20002f9e <_vfprintf_r+0xb4e>
20002f96:	3f10      	subs	r7, #16
20002f98:	2f10      	cmp	r7, #16
20002f9a:	f340 82da 	ble.w	20003552 <_vfprintf_r+0x1102>
20002f9e:	605c      	str	r4, [r3, #4]
20002fa0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002fa4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20002fa8:	3201      	adds	r2, #1
20002faa:	601d      	str	r5, [r3, #0]
20002fac:	3110      	adds	r1, #16
20002fae:	2a07      	cmp	r2, #7
20002fb0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20002fb4:	f103 0308 	add.w	r3, r3, #8
20002fb8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002fbc:	ddeb      	ble.n	20002f96 <_vfprintf_r+0xb46>
20002fbe:	4648      	mov	r0, r9
20002fc0:	4631      	mov	r1, r6
20002fc2:	4652      	mov	r2, sl
20002fc4:	f7ff fa36 	bl	20002434 <__sprint_r>
20002fc8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20002fcc:	3304      	adds	r3, #4
20002fce:	2800      	cmp	r0, #0
20002fd0:	d0e1      	beq.n	20002f96 <_vfprintf_r+0xb46>
20002fd2:	f7ff bb5d 	b.w	20002690 <_vfprintf_r+0x240>
20002fd6:	b97b      	cbnz	r3, 20002ff8 <_vfprintf_r+0xba8>
20002fd8:	990a      	ldr	r1, [sp, #40]	; 0x28
20002fda:	f011 0f01 	tst.w	r1, #1
20002fde:	d00b      	beq.n	20002ff8 <_vfprintf_r+0xba8>
20002fe0:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20002fe4:	2330      	movs	r3, #48	; 0x30
20002fe6:	3204      	adds	r2, #4
20002fe8:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20002fec:	3227      	adds	r2, #39	; 0x27
20002fee:	2301      	movs	r3, #1
20002ff0:	9213      	str	r2, [sp, #76]	; 0x4c
20002ff2:	9310      	str	r3, [sp, #64]	; 0x40
20002ff4:	f7ff bbf3 	b.w	200027de <_vfprintf_r+0x38e>
20002ff8:	9818      	ldr	r0, [sp, #96]	; 0x60
20002ffa:	2100      	movs	r1, #0
20002ffc:	9110      	str	r1, [sp, #64]	; 0x40
20002ffe:	9013      	str	r0, [sp, #76]	; 0x4c
20003000:	f7ff bbed 	b.w	200027de <_vfprintf_r+0x38e>
20003004:	980f      	ldr	r0, [sp, #60]	; 0x3c
20003006:	990c      	ldr	r1, [sp, #48]	; 0x30
20003008:	1a47      	subs	r7, r0, r1
2000300a:	2f00      	cmp	r7, #0
2000300c:	f77f ac84 	ble.w	20002918 <_vfprintf_r+0x4c8>
20003010:	2f10      	cmp	r7, #16
20003012:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 200034b4 <_vfprintf_r+0x1064>
20003016:	dd2e      	ble.n	20003076 <_vfprintf_r+0xc26>
20003018:	4643      	mov	r3, r8
2000301a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000301e:	46a8      	mov	r8, r5
20003020:	f04f 0a10 	mov.w	sl, #16
20003024:	f10b 0b0c 	add.w	fp, fp, #12
20003028:	461d      	mov	r5, r3
2000302a:	e002      	b.n	20003032 <_vfprintf_r+0xbe2>
2000302c:	3f10      	subs	r7, #16
2000302e:	2f10      	cmp	r7, #16
20003030:	dd1e      	ble.n	20003070 <_vfprintf_r+0xc20>
20003032:	f8c4 a004 	str.w	sl, [r4, #4]
20003036:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000303a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000303e:	3301      	adds	r3, #1
20003040:	6025      	str	r5, [r4, #0]
20003042:	3210      	adds	r2, #16
20003044:	2b07      	cmp	r3, #7
20003046:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000304a:	f104 0408 	add.w	r4, r4, #8
2000304e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003052:	ddeb      	ble.n	2000302c <_vfprintf_r+0xbdc>
20003054:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003058:	4648      	mov	r0, r9
2000305a:	4631      	mov	r1, r6
2000305c:	465a      	mov	r2, fp
2000305e:	3404      	adds	r4, #4
20003060:	f7ff f9e8 	bl	20002434 <__sprint_r>
20003064:	2800      	cmp	r0, #0
20003066:	f47f ab13 	bne.w	20002690 <_vfprintf_r+0x240>
2000306a:	3f10      	subs	r7, #16
2000306c:	2f10      	cmp	r7, #16
2000306e:	dce0      	bgt.n	20003032 <_vfprintf_r+0xbe2>
20003070:	462b      	mov	r3, r5
20003072:	4645      	mov	r5, r8
20003074:	4698      	mov	r8, r3
20003076:	6067      	str	r7, [r4, #4]
20003078:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000307c:	f8c4 8000 	str.w	r8, [r4]
20003080:	1c5a      	adds	r2, r3, #1
20003082:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003086:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000308a:	19db      	adds	r3, r3, r7
2000308c:	2a07      	cmp	r2, #7
2000308e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003092:	f300 823a 	bgt.w	2000350a <_vfprintf_r+0x10ba>
20003096:	3408      	adds	r4, #8
20003098:	e43e      	b.n	20002918 <_vfprintf_r+0x4c8>
2000309a:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000309c:	6063      	str	r3, [r4, #4]
2000309e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200030a2:	6021      	str	r1, [r4, #0]
200030a4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200030a8:	3201      	adds	r2, #1
200030aa:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200030ae:	18cb      	adds	r3, r1, r3
200030b0:	2a07      	cmp	r2, #7
200030b2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200030b6:	f300 8549 	bgt.w	20003b4c <_vfprintf_r+0x16fc>
200030ba:	3408      	adds	r4, #8
200030bc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200030be:	2301      	movs	r3, #1
200030c0:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200030c4:	6063      	str	r3, [r4, #4]
200030c6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200030ca:	6022      	str	r2, [r4, #0]
200030cc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200030d0:	3301      	adds	r3, #1
200030d2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200030d6:	3201      	adds	r2, #1
200030d8:	2b07      	cmp	r3, #7
200030da:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200030de:	bfd8      	it	le
200030e0:	f104 0308 	addle.w	r3, r4, #8
200030e4:	f300 8523 	bgt.w	20003b2e <_vfprintf_r+0x16de>
200030e8:	9813      	ldr	r0, [sp, #76]	; 0x4c
200030ea:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200030ee:	19c7      	adds	r7, r0, r7
200030f0:	981a      	ldr	r0, [sp, #104]	; 0x68
200030f2:	601f      	str	r7, [r3, #0]
200030f4:	1a81      	subs	r1, r0, r2
200030f6:	6059      	str	r1, [r3, #4]
200030f8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200030fc:	1a8a      	subs	r2, r1, r2
200030fe:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20003102:	1812      	adds	r2, r2, r0
20003104:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003108:	3101      	adds	r1, #1
2000310a:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
2000310e:	2907      	cmp	r1, #7
20003110:	f340 8232 	ble.w	20003578 <_vfprintf_r+0x1128>
20003114:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003118:	4648      	mov	r0, r9
2000311a:	4631      	mov	r1, r6
2000311c:	320c      	adds	r2, #12
2000311e:	f7ff f989 	bl	20002434 <__sprint_r>
20003122:	2800      	cmp	r0, #0
20003124:	f47f aab4 	bne.w	20002690 <_vfprintf_r+0x240>
20003128:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000312c:	3304      	adds	r3, #4
2000312e:	e456      	b.n	200029de <_vfprintf_r+0x58e>
20003130:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003134:	4648      	mov	r0, r9
20003136:	4631      	mov	r1, r6
20003138:	320c      	adds	r2, #12
2000313a:	f7ff f97b 	bl	20002434 <__sprint_r>
2000313e:	2800      	cmp	r0, #0
20003140:	f43f acb4 	beq.w	20002aac <_vfprintf_r+0x65c>
20003144:	f7ff baa4 	b.w	20002690 <_vfprintf_r+0x240>
20003148:	991a      	ldr	r1, [sp, #104]	; 0x68
2000314a:	2901      	cmp	r1, #1
2000314c:	dd4c      	ble.n	200031e8 <_vfprintf_r+0xd98>
2000314e:	2301      	movs	r3, #1
20003150:	6063      	str	r3, [r4, #4]
20003152:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003156:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000315a:	3301      	adds	r3, #1
2000315c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000315e:	3201      	adds	r2, #1
20003160:	2b07      	cmp	r3, #7
20003162:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003166:	6020      	str	r0, [r4, #0]
20003168:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000316c:	f300 81b2 	bgt.w	200034d4 <_vfprintf_r+0x1084>
20003170:	3408      	adds	r4, #8
20003172:	2301      	movs	r3, #1
20003174:	6063      	str	r3, [r4, #4]
20003176:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000317a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000317e:	3301      	adds	r3, #1
20003180:	991d      	ldr	r1, [sp, #116]	; 0x74
20003182:	3201      	adds	r2, #1
20003184:	2b07      	cmp	r3, #7
20003186:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000318a:	6021      	str	r1, [r4, #0]
2000318c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003190:	f300 8192 	bgt.w	200034b8 <_vfprintf_r+0x1068>
20003194:	3408      	adds	r4, #8
20003196:	9812      	ldr	r0, [sp, #72]	; 0x48
20003198:	2200      	movs	r2, #0
2000319a:	2300      	movs	r3, #0
2000319c:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000319e:	f004 fe65 	bl	20007e6c <__aeabi_dcmpeq>
200031a2:	2800      	cmp	r0, #0
200031a4:	f040 811d 	bne.w	200033e2 <_vfprintf_r+0xf92>
200031a8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200031aa:	9813      	ldr	r0, [sp, #76]	; 0x4c
200031ac:	1e5a      	subs	r2, r3, #1
200031ae:	6062      	str	r2, [r4, #4]
200031b0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200031b4:	1c41      	adds	r1, r0, #1
200031b6:	6021      	str	r1, [r4, #0]
200031b8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200031bc:	3301      	adds	r3, #1
200031be:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200031c2:	188a      	adds	r2, r1, r2
200031c4:	2b07      	cmp	r3, #7
200031c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200031ca:	dc21      	bgt.n	20003210 <_vfprintf_r+0xdc0>
200031cc:	3408      	adds	r4, #8
200031ce:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200031d0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200031d4:	981c      	ldr	r0, [sp, #112]	; 0x70
200031d6:	6022      	str	r2, [r4, #0]
200031d8:	6063      	str	r3, [r4, #4]
200031da:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200031de:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200031e2:	3301      	adds	r3, #1
200031e4:	f7ff bbf0 	b.w	200029c8 <_vfprintf_r+0x578>
200031e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200031ea:	f012 0f01 	tst.w	r2, #1
200031ee:	d1ae      	bne.n	2000314e <_vfprintf_r+0xcfe>
200031f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200031f2:	2301      	movs	r3, #1
200031f4:	6063      	str	r3, [r4, #4]
200031f6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200031fa:	6022      	str	r2, [r4, #0]
200031fc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003200:	3301      	adds	r3, #1
20003202:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003206:	3201      	adds	r2, #1
20003208:	2b07      	cmp	r3, #7
2000320a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000320e:	dddd      	ble.n	200031cc <_vfprintf_r+0xd7c>
20003210:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003214:	4648      	mov	r0, r9
20003216:	4631      	mov	r1, r6
20003218:	320c      	adds	r2, #12
2000321a:	f7ff f90b 	bl	20002434 <__sprint_r>
2000321e:	2800      	cmp	r0, #0
20003220:	f47f aa36 	bne.w	20002690 <_vfprintf_r+0x240>
20003224:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003228:	3404      	adds	r4, #4
2000322a:	e7d0      	b.n	200031ce <_vfprintf_r+0xd7e>
2000322c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003230:	4648      	mov	r0, r9
20003232:	4631      	mov	r1, r6
20003234:	320c      	adds	r2, #12
20003236:	f7ff f8fd 	bl	20002434 <__sprint_r>
2000323a:	2800      	cmp	r0, #0
2000323c:	f47f aa28 	bne.w	20002690 <_vfprintf_r+0x240>
20003240:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003244:	3404      	adds	r4, #4
20003246:	f7ff bbb0 	b.w	200029aa <_vfprintf_r+0x55a>
2000324a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000324e:	4648      	mov	r0, r9
20003250:	4631      	mov	r1, r6
20003252:	320c      	adds	r2, #12
20003254:	f7ff f8ee 	bl	20002434 <__sprint_r>
20003258:	2800      	cmp	r0, #0
2000325a:	f47f aa19 	bne.w	20002690 <_vfprintf_r+0x240>
2000325e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003262:	3404      	adds	r4, #4
20003264:	f7ff bb3c 	b.w	200028e0 <_vfprintf_r+0x490>
20003268:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000326c:	4648      	mov	r0, r9
2000326e:	4631      	mov	r1, r6
20003270:	320c      	adds	r2, #12
20003272:	f7ff f8df 	bl	20002434 <__sprint_r>
20003276:	2800      	cmp	r0, #0
20003278:	f47f aa0a 	bne.w	20002690 <_vfprintf_r+0x240>
2000327c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003280:	3404      	adds	r4, #4
20003282:	f7ff bb43 	b.w	2000290c <_vfprintf_r+0x4bc>
20003286:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000328a:	2b00      	cmp	r3, #0
2000328c:	f340 81fd 	ble.w	2000368a <_vfprintf_r+0x123a>
20003290:	991a      	ldr	r1, [sp, #104]	; 0x68
20003292:	428b      	cmp	r3, r1
20003294:	f6ff af01 	blt.w	2000309a <_vfprintf_r+0xc4a>
20003298:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000329a:	6061      	str	r1, [r4, #4]
2000329c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200032a0:	6022      	str	r2, [r4, #0]
200032a2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200032a6:	3301      	adds	r3, #1
200032a8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200032ac:	1852      	adds	r2, r2, r1
200032ae:	2b07      	cmp	r3, #7
200032b0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200032b4:	bfd8      	it	le
200032b6:	f104 0308 	addle.w	r3, r4, #8
200032ba:	f300 8429 	bgt.w	20003b10 <_vfprintf_r+0x16c0>
200032be:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
200032c2:	981a      	ldr	r0, [sp, #104]	; 0x68
200032c4:	1a24      	subs	r4, r4, r0
200032c6:	2c00      	cmp	r4, #0
200032c8:	f340 81b3 	ble.w	20003632 <_vfprintf_r+0x11e2>
200032cc:	2c10      	cmp	r4, #16
200032ce:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 200034b4 <_vfprintf_r+0x1064>
200032d2:	f340 819d 	ble.w	20003610 <_vfprintf_r+0x11c0>
200032d6:	4642      	mov	r2, r8
200032d8:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200032dc:	46a8      	mov	r8, r5
200032de:	2710      	movs	r7, #16
200032e0:	f10a 0a0c 	add.w	sl, sl, #12
200032e4:	4615      	mov	r5, r2
200032e6:	e003      	b.n	200032f0 <_vfprintf_r+0xea0>
200032e8:	3c10      	subs	r4, #16
200032ea:	2c10      	cmp	r4, #16
200032ec:	f340 818d 	ble.w	2000360a <_vfprintf_r+0x11ba>
200032f0:	605f      	str	r7, [r3, #4]
200032f2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200032f6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200032fa:	3201      	adds	r2, #1
200032fc:	601d      	str	r5, [r3, #0]
200032fe:	3110      	adds	r1, #16
20003300:	2a07      	cmp	r2, #7
20003302:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003306:	f103 0308 	add.w	r3, r3, #8
2000330a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000330e:	ddeb      	ble.n	200032e8 <_vfprintf_r+0xe98>
20003310:	4648      	mov	r0, r9
20003312:	4631      	mov	r1, r6
20003314:	4652      	mov	r2, sl
20003316:	f7ff f88d 	bl	20002434 <__sprint_r>
2000331a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000331e:	3304      	adds	r3, #4
20003320:	2800      	cmp	r0, #0
20003322:	d0e1      	beq.n	200032e8 <_vfprintf_r+0xe98>
20003324:	f7ff b9b4 	b.w	20002690 <_vfprintf_r+0x240>
20003328:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000332a:	9819      	ldr	r0, [sp, #100]	; 0x64
2000332c:	4613      	mov	r3, r2
2000332e:	9213      	str	r2, [sp, #76]	; 0x4c
20003330:	f00a 020f 	and.w	r2, sl, #15
20003334:	ea4f 111a 	mov.w	r1, sl, lsr #4
20003338:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
2000333c:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20003340:	5c82      	ldrb	r2, [r0, r2]
20003342:	468a      	mov	sl, r1
20003344:	46e3      	mov	fp, ip
20003346:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000334a:	f803 2d01 	strb.w	r2, [r3, #-1]!
2000334e:	d1ef      	bne.n	20003330 <_vfprintf_r+0xee0>
20003350:	9818      	ldr	r0, [sp, #96]	; 0x60
20003352:	9313      	str	r3, [sp, #76]	; 0x4c
20003354:	1ac0      	subs	r0, r0, r3
20003356:	9010      	str	r0, [sp, #64]	; 0x40
20003358:	f7ff ba41 	b.w	200027de <_vfprintf_r+0x38e>
2000335c:	2209      	movs	r2, #9
2000335e:	2300      	movs	r3, #0
20003360:	4552      	cmp	r2, sl
20003362:	eb73 000b 	sbcs.w	r0, r3, fp
20003366:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
2000336a:	d21f      	bcs.n	200033ac <_vfprintf_r+0xf5c>
2000336c:	4623      	mov	r3, r4
2000336e:	4644      	mov	r4, r8
20003370:	46b8      	mov	r8, r7
20003372:	461f      	mov	r7, r3
20003374:	4650      	mov	r0, sl
20003376:	4659      	mov	r1, fp
20003378:	220a      	movs	r2, #10
2000337a:	2300      	movs	r3, #0
2000337c:	f004 fdd0 	bl	20007f20 <__aeabi_uldivmod>
20003380:	2300      	movs	r3, #0
20003382:	4650      	mov	r0, sl
20003384:	4659      	mov	r1, fp
20003386:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000338a:	220a      	movs	r2, #10
2000338c:	f804 cd01 	strb.w	ip, [r4, #-1]!
20003390:	f004 fdc6 	bl	20007f20 <__aeabi_uldivmod>
20003394:	2209      	movs	r2, #9
20003396:	2300      	movs	r3, #0
20003398:	4682      	mov	sl, r0
2000339a:	468b      	mov	fp, r1
2000339c:	4552      	cmp	r2, sl
2000339e:	eb73 030b 	sbcs.w	r3, r3, fp
200033a2:	d3e7      	bcc.n	20003374 <_vfprintf_r+0xf24>
200033a4:	463b      	mov	r3, r7
200033a6:	4647      	mov	r7, r8
200033a8:	46a0      	mov	r8, r4
200033aa:	461c      	mov	r4, r3
200033ac:	f108 30ff 	add.w	r0, r8, #4294967295
200033b0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
200033b4:	9013      	str	r0, [sp, #76]	; 0x4c
200033b6:	f808 ac01 	strb.w	sl, [r8, #-1]
200033ba:	9918      	ldr	r1, [sp, #96]	; 0x60
200033bc:	1a09      	subs	r1, r1, r0
200033be:	9110      	str	r1, [sp, #64]	; 0x40
200033c0:	f7ff ba0d 	b.w	200027de <_vfprintf_r+0x38e>
200033c4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200033c8:	4648      	mov	r0, r9
200033ca:	4631      	mov	r1, r6
200033cc:	320c      	adds	r2, #12
200033ce:	f7ff f831 	bl	20002434 <__sprint_r>
200033d2:	2800      	cmp	r0, #0
200033d4:	f47f a95c 	bne.w	20002690 <_vfprintf_r+0x240>
200033d8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200033dc:	3404      	adds	r4, #4
200033de:	f7ff ba68 	b.w	200028b2 <_vfprintf_r+0x462>
200033e2:	991a      	ldr	r1, [sp, #104]	; 0x68
200033e4:	1e4f      	subs	r7, r1, #1
200033e6:	2f00      	cmp	r7, #0
200033e8:	f77f aef1 	ble.w	200031ce <_vfprintf_r+0xd7e>
200033ec:	2f10      	cmp	r7, #16
200033ee:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 200034b4 <_vfprintf_r+0x1064>
200033f2:	dd4e      	ble.n	20003492 <_vfprintf_r+0x1042>
200033f4:	4643      	mov	r3, r8
200033f6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200033fa:	46a8      	mov	r8, r5
200033fc:	f04f 0a10 	mov.w	sl, #16
20003400:	f10b 0b0c 	add.w	fp, fp, #12
20003404:	461d      	mov	r5, r3
20003406:	e002      	b.n	2000340e <_vfprintf_r+0xfbe>
20003408:	3f10      	subs	r7, #16
2000340a:	2f10      	cmp	r7, #16
2000340c:	dd3e      	ble.n	2000348c <_vfprintf_r+0x103c>
2000340e:	f8c4 a004 	str.w	sl, [r4, #4]
20003412:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003416:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000341a:	3301      	adds	r3, #1
2000341c:	6025      	str	r5, [r4, #0]
2000341e:	3210      	adds	r2, #16
20003420:	2b07      	cmp	r3, #7
20003422:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003426:	f104 0408 	add.w	r4, r4, #8
2000342a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000342e:	ddeb      	ble.n	20003408 <_vfprintf_r+0xfb8>
20003430:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003434:	4648      	mov	r0, r9
20003436:	4631      	mov	r1, r6
20003438:	465a      	mov	r2, fp
2000343a:	3404      	adds	r4, #4
2000343c:	f7fe fffa 	bl	20002434 <__sprint_r>
20003440:	2800      	cmp	r0, #0
20003442:	d0e1      	beq.n	20003408 <_vfprintf_r+0xfb8>
20003444:	f7ff b924 	b.w	20002690 <_vfprintf_r+0x240>
20003448:	9816      	ldr	r0, [sp, #88]	; 0x58
2000344a:	2130      	movs	r1, #48	; 0x30
2000344c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003450:	2201      	movs	r2, #1
20003452:	2302      	movs	r3, #2
20003454:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003458:	f04c 0c02 	orr.w	ip, ip, #2
2000345c:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20003460:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003464:	f7ff b986 	b.w	20002774 <_vfprintf_r+0x324>
20003468:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000346a:	1d01      	adds	r1, r0, #4
2000346c:	6803      	ldr	r3, [r0, #0]
2000346e:	910b      	str	r1, [sp, #44]	; 0x2c
20003470:	469a      	mov	sl, r3
20003472:	f04f 0b00 	mov.w	fp, #0
20003476:	f7ff b973 	b.w	20002760 <_vfprintf_r+0x310>
2000347a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000347c:	1d01      	adds	r1, r0, #4
2000347e:	6803      	ldr	r3, [r0, #0]
20003480:	910b      	str	r1, [sp, #44]	; 0x2c
20003482:	469a      	mov	sl, r3
20003484:	ea4f 7bea 	mov.w	fp, sl, asr #31
20003488:	f7ff bbad 	b.w	20002be6 <_vfprintf_r+0x796>
2000348c:	462b      	mov	r3, r5
2000348e:	4645      	mov	r5, r8
20003490:	4698      	mov	r8, r3
20003492:	6067      	str	r7, [r4, #4]
20003494:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003498:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000349c:	3301      	adds	r3, #1
2000349e:	f8c4 8000 	str.w	r8, [r4]
200034a2:	19d2      	adds	r2, r2, r7
200034a4:	2b07      	cmp	r3, #7
200034a6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200034aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200034ae:	f77f ae8d 	ble.w	200031cc <_vfprintf_r+0xd7c>
200034b2:	e6ad      	b.n	20003210 <_vfprintf_r+0xdc0>
200034b4:	20008814 	.word	0x20008814
200034b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200034bc:	4648      	mov	r0, r9
200034be:	4631      	mov	r1, r6
200034c0:	320c      	adds	r2, #12
200034c2:	f7fe ffb7 	bl	20002434 <__sprint_r>
200034c6:	2800      	cmp	r0, #0
200034c8:	f47f a8e2 	bne.w	20002690 <_vfprintf_r+0x240>
200034cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200034d0:	3404      	adds	r4, #4
200034d2:	e660      	b.n	20003196 <_vfprintf_r+0xd46>
200034d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200034d8:	4648      	mov	r0, r9
200034da:	4631      	mov	r1, r6
200034dc:	320c      	adds	r2, #12
200034de:	f7fe ffa9 	bl	20002434 <__sprint_r>
200034e2:	2800      	cmp	r0, #0
200034e4:	f47f a8d4 	bne.w	20002690 <_vfprintf_r+0x240>
200034e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200034ec:	3404      	adds	r4, #4
200034ee:	e640      	b.n	20003172 <_vfprintf_r+0xd22>
200034f0:	2830      	cmp	r0, #48	; 0x30
200034f2:	f000 82ec 	beq.w	20003ace <_vfprintf_r+0x167e>
200034f6:	9813      	ldr	r0, [sp, #76]	; 0x4c
200034f8:	2330      	movs	r3, #48	; 0x30
200034fa:	f800 3d01 	strb.w	r3, [r0, #-1]!
200034fe:	9918      	ldr	r1, [sp, #96]	; 0x60
20003500:	9013      	str	r0, [sp, #76]	; 0x4c
20003502:	1a09      	subs	r1, r1, r0
20003504:	9110      	str	r1, [sp, #64]	; 0x40
20003506:	f7ff b96a 	b.w	200027de <_vfprintf_r+0x38e>
2000350a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000350e:	4648      	mov	r0, r9
20003510:	4631      	mov	r1, r6
20003512:	320c      	adds	r2, #12
20003514:	f7fe ff8e 	bl	20002434 <__sprint_r>
20003518:	2800      	cmp	r0, #0
2000351a:	f47f a8b9 	bne.w	20002690 <_vfprintf_r+0x240>
2000351e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003522:	3404      	adds	r4, #4
20003524:	f7ff b9f8 	b.w	20002918 <_vfprintf_r+0x4c8>
20003528:	f1da 0a00 	rsbs	sl, sl, #0
2000352c:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20003530:	232d      	movs	r3, #45	; 0x2d
20003532:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003536:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000353a:	bf0c      	ite	eq
2000353c:	2200      	moveq	r2, #0
2000353e:	2201      	movne	r2, #1
20003540:	2301      	movs	r3, #1
20003542:	f7ff b91b 	b.w	2000277c <_vfprintf_r+0x32c>
20003546:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003548:	462b      	mov	r3, r5
2000354a:	782a      	ldrb	r2, [r5, #0]
2000354c:	910b      	str	r1, [sp, #44]	; 0x2c
2000354e:	f7ff b82a 	b.w	200025a6 <_vfprintf_r+0x156>
20003552:	462a      	mov	r2, r5
20003554:	4645      	mov	r5, r8
20003556:	4690      	mov	r8, r2
20003558:	605f      	str	r7, [r3, #4]
2000355a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000355e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003562:	3201      	adds	r2, #1
20003564:	f8c3 8000 	str.w	r8, [r3]
20003568:	19c9      	adds	r1, r1, r7
2000356a:	2a07      	cmp	r2, #7
2000356c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003570:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003574:	f73f adce 	bgt.w	20003114 <_vfprintf_r+0xcc4>
20003578:	3308      	adds	r3, #8
2000357a:	f7ff ba30 	b.w	200029de <_vfprintf_r+0x58e>
2000357e:	980a      	ldr	r0, [sp, #40]	; 0x28
20003580:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20003584:	f000 81ed 	beq.w	20003962 <_vfprintf_r+0x1512>
20003588:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000358a:	4613      	mov	r3, r2
2000358c:	1d0a      	adds	r2, r1, #4
2000358e:	920b      	str	r2, [sp, #44]	; 0x2c
20003590:	f8b1 a000 	ldrh.w	sl, [r1]
20003594:	f1ba 0200 	subs.w	r2, sl, #0
20003598:	bf18      	it	ne
2000359a:	2201      	movne	r2, #1
2000359c:	46d2      	mov	sl, sl
2000359e:	f04f 0b00 	mov.w	fp, #0
200035a2:	f7ff b8e7 	b.w	20002774 <_vfprintf_r+0x324>
200035a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200035a8:	f013 0f40 	tst.w	r3, #64	; 0x40
200035ac:	f000 81cc 	beq.w	20003948 <_vfprintf_r+0x14f8>
200035b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200035b2:	2301      	movs	r3, #1
200035b4:	1d01      	adds	r1, r0, #4
200035b6:	910b      	str	r1, [sp, #44]	; 0x2c
200035b8:	f8b0 a000 	ldrh.w	sl, [r0]
200035bc:	f1ba 0200 	subs.w	r2, sl, #0
200035c0:	bf18      	it	ne
200035c2:	2201      	movne	r2, #1
200035c4:	46d2      	mov	sl, sl
200035c6:	f04f 0b00 	mov.w	fp, #0
200035ca:	f7ff b8d3 	b.w	20002774 <_vfprintf_r+0x324>
200035ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200035d0:	f013 0f10 	tst.w	r3, #16
200035d4:	f000 81a4 	beq.w	20003920 <_vfprintf_r+0x14d0>
200035d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200035da:	9911      	ldr	r1, [sp, #68]	; 0x44
200035dc:	f100 0a04 	add.w	sl, r0, #4
200035e0:	6803      	ldr	r3, [r0, #0]
200035e2:	6019      	str	r1, [r3, #0]
200035e4:	f7fe bf9c 	b.w	20002520 <_vfprintf_r+0xd0>
200035e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200035ea:	1dc3      	adds	r3, r0, #7
200035ec:	f023 0307 	bic.w	r3, r3, #7
200035f0:	f103 0108 	add.w	r1, r3, #8
200035f4:	910b      	str	r1, [sp, #44]	; 0x2c
200035f6:	f8d3 8004 	ldr.w	r8, [r3, #4]
200035fa:	f8d3 a000 	ldr.w	sl, [r3]
200035fe:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003602:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003606:	f7ff bb11 	b.w	20002c2c <_vfprintf_r+0x7dc>
2000360a:	462a      	mov	r2, r5
2000360c:	4645      	mov	r5, r8
2000360e:	4690      	mov	r8, r2
20003610:	605c      	str	r4, [r3, #4]
20003612:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003616:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000361a:	3201      	adds	r2, #1
2000361c:	f8c3 8000 	str.w	r8, [r3]
20003620:	1909      	adds	r1, r1, r4
20003622:	2a07      	cmp	r2, #7
20003624:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003628:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000362c:	f300 82ea 	bgt.w	20003c04 <_vfprintf_r+0x17b4>
20003630:	3308      	adds	r3, #8
20003632:	990a      	ldr	r1, [sp, #40]	; 0x28
20003634:	f011 0f01 	tst.w	r1, #1
20003638:	f43f a9d1 	beq.w	200029de <_vfprintf_r+0x58e>
2000363c:	2201      	movs	r2, #1
2000363e:	605a      	str	r2, [r3, #4]
20003640:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003644:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003648:	3201      	adds	r2, #1
2000364a:	981d      	ldr	r0, [sp, #116]	; 0x74
2000364c:	3101      	adds	r1, #1
2000364e:	2a07      	cmp	r2, #7
20003650:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003654:	6018      	str	r0, [r3, #0]
20003656:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000365a:	f73f ad5b 	bgt.w	20003114 <_vfprintf_r+0xcc4>
2000365e:	3308      	adds	r3, #8
20003660:	f7ff b9bd 	b.w	200029de <_vfprintf_r+0x58e>
20003664:	232d      	movs	r3, #45	; 0x2d
20003666:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000366a:	f7ff baf2 	b.w	20002c52 <_vfprintf_r+0x802>
2000366e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003672:	4648      	mov	r0, r9
20003674:	4631      	mov	r1, r6
20003676:	320c      	adds	r2, #12
20003678:	f7fe fedc 	bl	20002434 <__sprint_r>
2000367c:	2800      	cmp	r0, #0
2000367e:	f47f a807 	bne.w	20002690 <_vfprintf_r+0x240>
20003682:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003686:	3304      	adds	r3, #4
20003688:	e456      	b.n	20002f38 <_vfprintf_r+0xae8>
2000368a:	2301      	movs	r3, #1
2000368c:	6063      	str	r3, [r4, #4]
2000368e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003692:	f648 0364 	movw	r3, #34916	; 0x8864
20003696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000369a:	6023      	str	r3, [r4, #0]
2000369c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200036a0:	3201      	adds	r2, #1
200036a2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200036a6:	3301      	adds	r3, #1
200036a8:	2a07      	cmp	r2, #7
200036aa:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200036ae:	bfd8      	it	le
200036b0:	f104 0308 	addle.w	r3, r4, #8
200036b4:	f300 8187 	bgt.w	200039c6 <_vfprintf_r+0x1576>
200036b8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200036bc:	b93a      	cbnz	r2, 200036ce <_vfprintf_r+0x127e>
200036be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200036c0:	b92a      	cbnz	r2, 200036ce <_vfprintf_r+0x127e>
200036c2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200036c6:	f01c 0f01 	tst.w	ip, #1
200036ca:	f43f a988 	beq.w	200029de <_vfprintf_r+0x58e>
200036ce:	2201      	movs	r2, #1
200036d0:	605a      	str	r2, [r3, #4]
200036d2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200036d6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200036da:	3201      	adds	r2, #1
200036dc:	981d      	ldr	r0, [sp, #116]	; 0x74
200036de:	3101      	adds	r1, #1
200036e0:	2a07      	cmp	r2, #7
200036e2:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200036e6:	6018      	str	r0, [r3, #0]
200036e8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200036ec:	f300 8179 	bgt.w	200039e2 <_vfprintf_r+0x1592>
200036f0:	3308      	adds	r3, #8
200036f2:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200036f6:	427f      	negs	r7, r7
200036f8:	2f00      	cmp	r7, #0
200036fa:	f340 81b3 	ble.w	20003a64 <_vfprintf_r+0x1614>
200036fe:	2f10      	cmp	r7, #16
20003700:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20003d54 <_vfprintf_r+0x1904>
20003704:	f340 81d2 	ble.w	20003aac <_vfprintf_r+0x165c>
20003708:	4642      	mov	r2, r8
2000370a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000370e:	46a8      	mov	r8, r5
20003710:	2410      	movs	r4, #16
20003712:	f10a 0a0c 	add.w	sl, sl, #12
20003716:	4615      	mov	r5, r2
20003718:	e003      	b.n	20003722 <_vfprintf_r+0x12d2>
2000371a:	3f10      	subs	r7, #16
2000371c:	2f10      	cmp	r7, #16
2000371e:	f340 81c2 	ble.w	20003aa6 <_vfprintf_r+0x1656>
20003722:	605c      	str	r4, [r3, #4]
20003724:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003728:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000372c:	3201      	adds	r2, #1
2000372e:	601d      	str	r5, [r3, #0]
20003730:	3110      	adds	r1, #16
20003732:	2a07      	cmp	r2, #7
20003734:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003738:	f103 0308 	add.w	r3, r3, #8
2000373c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003740:	ddeb      	ble.n	2000371a <_vfprintf_r+0x12ca>
20003742:	4648      	mov	r0, r9
20003744:	4631      	mov	r1, r6
20003746:	4652      	mov	r2, sl
20003748:	f7fe fe74 	bl	20002434 <__sprint_r>
2000374c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003750:	3304      	adds	r3, #4
20003752:	2800      	cmp	r0, #0
20003754:	d0e1      	beq.n	2000371a <_vfprintf_r+0x12ca>
20003756:	f7fe bf9b 	b.w	20002690 <_vfprintf_r+0x240>
2000375a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000375c:	1c6b      	adds	r3, r5, #1
2000375e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003760:	f042 0220 	orr.w	r2, r2, #32
20003764:	920a      	str	r2, [sp, #40]	; 0x28
20003766:	786a      	ldrb	r2, [r5, #1]
20003768:	910b      	str	r1, [sp, #44]	; 0x2c
2000376a:	f7fe bf1c 	b.w	200025a6 <_vfprintf_r+0x156>
2000376e:	4650      	mov	r0, sl
20003770:	4641      	mov	r1, r8
20003772:	f003 fb41 	bl	20006df8 <__isnand>
20003776:	2800      	cmp	r0, #0
20003778:	f040 80ff 	bne.w	2000397a <_vfprintf_r+0x152a>
2000377c:	f1b7 3fff 	cmp.w	r7, #4294967295
20003780:	f000 8251 	beq.w	20003c26 <_vfprintf_r+0x17d6>
20003784:	9816      	ldr	r0, [sp, #88]	; 0x58
20003786:	2867      	cmp	r0, #103	; 0x67
20003788:	bf14      	ite	ne
2000378a:	2300      	movne	r3, #0
2000378c:	2301      	moveq	r3, #1
2000378e:	2847      	cmp	r0, #71	; 0x47
20003790:	bf08      	it	eq
20003792:	f043 0301 	orreq.w	r3, r3, #1
20003796:	b113      	cbz	r3, 2000379e <_vfprintf_r+0x134e>
20003798:	2f00      	cmp	r7, #0
2000379a:	bf08      	it	eq
2000379c:	2701      	moveq	r7, #1
2000379e:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
200037a2:	4643      	mov	r3, r8
200037a4:	4652      	mov	r2, sl
200037a6:	990a      	ldr	r1, [sp, #40]	; 0x28
200037a8:	e9c0 2300 	strd	r2, r3, [r0]
200037ac:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
200037b0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
200037b4:	910a      	str	r1, [sp, #40]	; 0x28
200037b6:	2b00      	cmp	r3, #0
200037b8:	f2c0 8264 	blt.w	20003c84 <_vfprintf_r+0x1834>
200037bc:	2100      	movs	r1, #0
200037be:	9117      	str	r1, [sp, #92]	; 0x5c
200037c0:	9816      	ldr	r0, [sp, #88]	; 0x58
200037c2:	2866      	cmp	r0, #102	; 0x66
200037c4:	bf14      	ite	ne
200037c6:	2300      	movne	r3, #0
200037c8:	2301      	moveq	r3, #1
200037ca:	2846      	cmp	r0, #70	; 0x46
200037cc:	bf08      	it	eq
200037ce:	f043 0301 	orreq.w	r3, r3, #1
200037d2:	9310      	str	r3, [sp, #64]	; 0x40
200037d4:	2b00      	cmp	r3, #0
200037d6:	f000 81d1 	beq.w	20003b7c <_vfprintf_r+0x172c>
200037da:	46bc      	mov	ip, r7
200037dc:	2303      	movs	r3, #3
200037de:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200037e2:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200037e6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200037ea:	4648      	mov	r0, r9
200037ec:	9300      	str	r3, [sp, #0]
200037ee:	9102      	str	r1, [sp, #8]
200037f0:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
200037f4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200037f8:	310c      	adds	r1, #12
200037fa:	f8cd c004 	str.w	ip, [sp, #4]
200037fe:	9103      	str	r1, [sp, #12]
20003800:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20003804:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20003808:	9104      	str	r1, [sp, #16]
2000380a:	f000 fbc5 	bl	20003f98 <_dtoa_r>
2000380e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003810:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20003814:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20003818:	bf18      	it	ne
2000381a:	2301      	movne	r3, #1
2000381c:	2a47      	cmp	r2, #71	; 0x47
2000381e:	bf0c      	ite	eq
20003820:	2300      	moveq	r3, #0
20003822:	f003 0301 	andne.w	r3, r3, #1
20003826:	9013      	str	r0, [sp, #76]	; 0x4c
20003828:	b933      	cbnz	r3, 20003838 <_vfprintf_r+0x13e8>
2000382a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000382c:	f013 0f01 	tst.w	r3, #1
20003830:	bf08      	it	eq
20003832:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20003836:	d016      	beq.n	20003866 <_vfprintf_r+0x1416>
20003838:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000383a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000383c:	eb00 0b0c 	add.w	fp, r0, ip
20003840:	b131      	cbz	r1, 20003850 <_vfprintf_r+0x1400>
20003842:	7803      	ldrb	r3, [r0, #0]
20003844:	2b30      	cmp	r3, #48	; 0x30
20003846:	f000 80da 	beq.w	200039fe <_vfprintf_r+0x15ae>
2000384a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000384e:	449b      	add	fp, r3
20003850:	4650      	mov	r0, sl
20003852:	2200      	movs	r2, #0
20003854:	2300      	movs	r3, #0
20003856:	4641      	mov	r1, r8
20003858:	f004 fb08 	bl	20007e6c <__aeabi_dcmpeq>
2000385c:	2800      	cmp	r0, #0
2000385e:	f000 81c2 	beq.w	20003be6 <_vfprintf_r+0x1796>
20003862:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20003866:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003868:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000386a:	2a67      	cmp	r2, #103	; 0x67
2000386c:	bf14      	ite	ne
2000386e:	2300      	movne	r3, #0
20003870:	2301      	moveq	r3, #1
20003872:	2a47      	cmp	r2, #71	; 0x47
20003874:	bf08      	it	eq
20003876:	f043 0301 	orreq.w	r3, r3, #1
2000387a:	ebc0 000b 	rsb	r0, r0, fp
2000387e:	901a      	str	r0, [sp, #104]	; 0x68
20003880:	2b00      	cmp	r3, #0
20003882:	f000 818a 	beq.w	20003b9a <_vfprintf_r+0x174a>
20003886:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
2000388a:	f111 0f03 	cmn.w	r1, #3
2000388e:	9110      	str	r1, [sp, #64]	; 0x40
20003890:	db02      	blt.n	20003898 <_vfprintf_r+0x1448>
20003892:	428f      	cmp	r7, r1
20003894:	f280 818c 	bge.w	20003bb0 <_vfprintf_r+0x1760>
20003898:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000389a:	3a02      	subs	r2, #2
2000389c:	9216      	str	r2, [sp, #88]	; 0x58
2000389e:	9910      	ldr	r1, [sp, #64]	; 0x40
200038a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
200038a2:	1e4b      	subs	r3, r1, #1
200038a4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200038a8:	2b00      	cmp	r3, #0
200038aa:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200038ae:	f2c0 8234 	blt.w	20003d1a <_vfprintf_r+0x18ca>
200038b2:	222b      	movs	r2, #43	; 0x2b
200038b4:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200038b8:	2b09      	cmp	r3, #9
200038ba:	f300 81b6 	bgt.w	20003c2a <_vfprintf_r+0x17da>
200038be:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200038c2:	3330      	adds	r3, #48	; 0x30
200038c4:	3204      	adds	r2, #4
200038c6:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200038ca:	2330      	movs	r3, #48	; 0x30
200038cc:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200038d0:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200038d4:	981a      	ldr	r0, [sp, #104]	; 0x68
200038d6:	991a      	ldr	r1, [sp, #104]	; 0x68
200038d8:	1ad3      	subs	r3, r2, r3
200038da:	1818      	adds	r0, r3, r0
200038dc:	931c      	str	r3, [sp, #112]	; 0x70
200038de:	2901      	cmp	r1, #1
200038e0:	9010      	str	r0, [sp, #64]	; 0x40
200038e2:	f340 8210 	ble.w	20003d06 <_vfprintf_r+0x18b6>
200038e6:	9810      	ldr	r0, [sp, #64]	; 0x40
200038e8:	3001      	adds	r0, #1
200038ea:	9010      	str	r0, [sp, #64]	; 0x40
200038ec:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200038f0:	910c      	str	r1, [sp, #48]	; 0x30
200038f2:	9817      	ldr	r0, [sp, #92]	; 0x5c
200038f4:	2800      	cmp	r0, #0
200038f6:	f000 816e 	beq.w	20003bd6 <_vfprintf_r+0x1786>
200038fa:	232d      	movs	r3, #45	; 0x2d
200038fc:	2100      	movs	r1, #0
200038fe:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003902:	9117      	str	r1, [sp, #92]	; 0x5c
20003904:	f7fe bf74 	b.w	200027f0 <_vfprintf_r+0x3a0>
20003908:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000390a:	f04f 0c00 	mov.w	ip, #0
2000390e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003912:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20003916:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000391a:	920c      	str	r2, [sp, #48]	; 0x30
2000391c:	f7fe bf67 	b.w	200027ee <_vfprintf_r+0x39e>
20003920:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003922:	f012 0f40 	tst.w	r2, #64	; 0x40
20003926:	bf17      	itett	ne
20003928:	980b      	ldrne	r0, [sp, #44]	; 0x2c
2000392a:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
2000392c:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000392e:	f100 0a04 	addne.w	sl, r0, #4
20003932:	bf11      	iteee	ne
20003934:	6803      	ldrne	r3, [r0, #0]
20003936:	f102 0a04 	addeq.w	sl, r2, #4
2000393a:	6813      	ldreq	r3, [r2, #0]
2000393c:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000393e:	bf14      	ite	ne
20003940:	8019      	strhne	r1, [r3, #0]
20003942:	6018      	streq	r0, [r3, #0]
20003944:	f7fe bdec 	b.w	20002520 <_vfprintf_r+0xd0>
20003948:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000394a:	1d13      	adds	r3, r2, #4
2000394c:	930b      	str	r3, [sp, #44]	; 0x2c
2000394e:	6811      	ldr	r1, [r2, #0]
20003950:	2301      	movs	r3, #1
20003952:	1e0a      	subs	r2, r1, #0
20003954:	bf18      	it	ne
20003956:	2201      	movne	r2, #1
20003958:	468a      	mov	sl, r1
2000395a:	f04f 0b00 	mov.w	fp, #0
2000395e:	f7fe bf09 	b.w	20002774 <_vfprintf_r+0x324>
20003962:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003964:	1d02      	adds	r2, r0, #4
20003966:	920b      	str	r2, [sp, #44]	; 0x2c
20003968:	6801      	ldr	r1, [r0, #0]
2000396a:	1e0a      	subs	r2, r1, #0
2000396c:	bf18      	it	ne
2000396e:	2201      	movne	r2, #1
20003970:	468a      	mov	sl, r1
20003972:	f04f 0b00 	mov.w	fp, #0
20003976:	f7fe befd 	b.w	20002774 <_vfprintf_r+0x324>
2000397a:	f648 0244 	movw	r2, #34884	; 0x8844
2000397e:	f648 0340 	movw	r3, #34880	; 0x8840
20003982:	9916      	ldr	r1, [sp, #88]	; 0x58
20003984:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003988:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000398c:	2003      	movs	r0, #3
2000398e:	2947      	cmp	r1, #71	; 0x47
20003990:	bfd8      	it	le
20003992:	461a      	movle	r2, r3
20003994:	9213      	str	r2, [sp, #76]	; 0x4c
20003996:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003998:	900c      	str	r0, [sp, #48]	; 0x30
2000399a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000399e:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200039a2:	920a      	str	r2, [sp, #40]	; 0x28
200039a4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200039a8:	9010      	str	r0, [sp, #64]	; 0x40
200039aa:	f7fe bf20 	b.w	200027ee <_vfprintf_r+0x39e>
200039ae:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200039b2:	4648      	mov	r0, r9
200039b4:	4631      	mov	r1, r6
200039b6:	320c      	adds	r2, #12
200039b8:	f7fe fd3c 	bl	20002434 <__sprint_r>
200039bc:	2800      	cmp	r0, #0
200039be:	f47e ae67 	bne.w	20002690 <_vfprintf_r+0x240>
200039c2:	f7fe be62 	b.w	2000268a <_vfprintf_r+0x23a>
200039c6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200039ca:	4648      	mov	r0, r9
200039cc:	4631      	mov	r1, r6
200039ce:	320c      	adds	r2, #12
200039d0:	f7fe fd30 	bl	20002434 <__sprint_r>
200039d4:	2800      	cmp	r0, #0
200039d6:	f47e ae5b 	bne.w	20002690 <_vfprintf_r+0x240>
200039da:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200039de:	3304      	adds	r3, #4
200039e0:	e66a      	b.n	200036b8 <_vfprintf_r+0x1268>
200039e2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200039e6:	4648      	mov	r0, r9
200039e8:	4631      	mov	r1, r6
200039ea:	320c      	adds	r2, #12
200039ec:	f7fe fd22 	bl	20002434 <__sprint_r>
200039f0:	2800      	cmp	r0, #0
200039f2:	f47e ae4d 	bne.w	20002690 <_vfprintf_r+0x240>
200039f6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200039fa:	3304      	adds	r3, #4
200039fc:	e679      	b.n	200036f2 <_vfprintf_r+0x12a2>
200039fe:	4650      	mov	r0, sl
20003a00:	2200      	movs	r2, #0
20003a02:	2300      	movs	r3, #0
20003a04:	4641      	mov	r1, r8
20003a06:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20003a0a:	f004 fa2f 	bl	20007e6c <__aeabi_dcmpeq>
20003a0e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20003a12:	2800      	cmp	r0, #0
20003a14:	f47f af19 	bne.w	2000384a <_vfprintf_r+0x13fa>
20003a18:	f1cc 0301 	rsb	r3, ip, #1
20003a1c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20003a20:	e715      	b.n	2000384e <_vfprintf_r+0x13fe>
20003a22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20003a24:	4252      	negs	r2, r2
20003a26:	920f      	str	r2, [sp, #60]	; 0x3c
20003a28:	f7ff b887 	b.w	20002b3a <_vfprintf_r+0x6ea>
20003a2c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a30:	4648      	mov	r0, r9
20003a32:	4631      	mov	r1, r6
20003a34:	320c      	adds	r2, #12
20003a36:	f7fe fcfd 	bl	20002434 <__sprint_r>
20003a3a:	2800      	cmp	r0, #0
20003a3c:	f47e ae28 	bne.w	20002690 <_vfprintf_r+0x240>
20003a40:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003a44:	3304      	adds	r3, #4
20003a46:	f7ff ba93 	b.w	20002f70 <_vfprintf_r+0xb20>
20003a4a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a4e:	4648      	mov	r0, r9
20003a50:	4631      	mov	r1, r6
20003a52:	320c      	adds	r2, #12
20003a54:	f7fe fcee 	bl	20002434 <__sprint_r>
20003a58:	2800      	cmp	r0, #0
20003a5a:	f47e ae19 	bne.w	20002690 <_vfprintf_r+0x240>
20003a5e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003a62:	3304      	adds	r3, #4
20003a64:	991a      	ldr	r1, [sp, #104]	; 0x68
20003a66:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003a68:	6059      	str	r1, [r3, #4]
20003a6a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003a6e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003a72:	6018      	str	r0, [r3, #0]
20003a74:	3201      	adds	r2, #1
20003a76:	981a      	ldr	r0, [sp, #104]	; 0x68
20003a78:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003a7c:	1809      	adds	r1, r1, r0
20003a7e:	2a07      	cmp	r2, #7
20003a80:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003a84:	f73f ab46 	bgt.w	20003114 <_vfprintf_r+0xcc4>
20003a88:	3308      	adds	r3, #8
20003a8a:	f7fe bfa8 	b.w	200029de <_vfprintf_r+0x58e>
20003a8e:	2100      	movs	r1, #0
20003a90:	9117      	str	r1, [sp, #92]	; 0x5c
20003a92:	f7fe fc9f 	bl	200023d4 <strlen>
20003a96:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003a9a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20003a9e:	9010      	str	r0, [sp, #64]	; 0x40
20003aa0:	920c      	str	r2, [sp, #48]	; 0x30
20003aa2:	f7fe bea4 	b.w	200027ee <_vfprintf_r+0x39e>
20003aa6:	462a      	mov	r2, r5
20003aa8:	4645      	mov	r5, r8
20003aaa:	4690      	mov	r8, r2
20003aac:	605f      	str	r7, [r3, #4]
20003aae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003ab2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003ab6:	3201      	adds	r2, #1
20003ab8:	f8c3 8000 	str.w	r8, [r3]
20003abc:	19c9      	adds	r1, r1, r7
20003abe:	2a07      	cmp	r2, #7
20003ac0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003ac4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003ac8:	dcbf      	bgt.n	20003a4a <_vfprintf_r+0x15fa>
20003aca:	3308      	adds	r3, #8
20003acc:	e7ca      	b.n	20003a64 <_vfprintf_r+0x1614>
20003ace:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003ad0:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003ad2:	1a51      	subs	r1, r2, r1
20003ad4:	9110      	str	r1, [sp, #64]	; 0x40
20003ad6:	f7fe be82 	b.w	200027de <_vfprintf_r+0x38e>
20003ada:	4648      	mov	r0, r9
20003adc:	4631      	mov	r1, r6
20003ade:	f000 f949 	bl	20003d74 <__swsetup_r>
20003ae2:	2800      	cmp	r0, #0
20003ae4:	f47e add8 	bne.w	20002698 <_vfprintf_r+0x248>
20003ae8:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003aec:	fa1f f38c 	uxth.w	r3, ip
20003af0:	f7fe bcf6 	b.w	200024e0 <_vfprintf_r+0x90>
20003af4:	2f06      	cmp	r7, #6
20003af6:	bf28      	it	cs
20003af8:	2706      	movcs	r7, #6
20003afa:	f648 015c 	movw	r1, #34908	; 0x885c
20003afe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003b02:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20003b06:	9710      	str	r7, [sp, #64]	; 0x40
20003b08:	9113      	str	r1, [sp, #76]	; 0x4c
20003b0a:	920c      	str	r2, [sp, #48]	; 0x30
20003b0c:	f7fe bfe8 	b.w	20002ae0 <_vfprintf_r+0x690>
20003b10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b14:	4648      	mov	r0, r9
20003b16:	4631      	mov	r1, r6
20003b18:	320c      	adds	r2, #12
20003b1a:	f7fe fc8b 	bl	20002434 <__sprint_r>
20003b1e:	2800      	cmp	r0, #0
20003b20:	f47e adb6 	bne.w	20002690 <_vfprintf_r+0x240>
20003b24:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003b28:	3304      	adds	r3, #4
20003b2a:	f7ff bbc8 	b.w	200032be <_vfprintf_r+0xe6e>
20003b2e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b32:	4648      	mov	r0, r9
20003b34:	4631      	mov	r1, r6
20003b36:	320c      	adds	r2, #12
20003b38:	f7fe fc7c 	bl	20002434 <__sprint_r>
20003b3c:	2800      	cmp	r0, #0
20003b3e:	f47e ada7 	bne.w	20002690 <_vfprintf_r+0x240>
20003b42:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003b46:	3304      	adds	r3, #4
20003b48:	f7ff bace 	b.w	200030e8 <_vfprintf_r+0xc98>
20003b4c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b50:	4648      	mov	r0, r9
20003b52:	4631      	mov	r1, r6
20003b54:	320c      	adds	r2, #12
20003b56:	f7fe fc6d 	bl	20002434 <__sprint_r>
20003b5a:	2800      	cmp	r0, #0
20003b5c:	f47e ad98 	bne.w	20002690 <_vfprintf_r+0x240>
20003b60:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003b64:	3404      	adds	r4, #4
20003b66:	f7ff baa9 	b.w	200030bc <_vfprintf_r+0xc6c>
20003b6a:	9710      	str	r7, [sp, #64]	; 0x40
20003b6c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20003b70:	9017      	str	r0, [sp, #92]	; 0x5c
20003b72:	970c      	str	r7, [sp, #48]	; 0x30
20003b74:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003b78:	f7fe be39 	b.w	200027ee <_vfprintf_r+0x39e>
20003b7c:	9916      	ldr	r1, [sp, #88]	; 0x58
20003b7e:	2965      	cmp	r1, #101	; 0x65
20003b80:	bf14      	ite	ne
20003b82:	2300      	movne	r3, #0
20003b84:	2301      	moveq	r3, #1
20003b86:	2945      	cmp	r1, #69	; 0x45
20003b88:	bf08      	it	eq
20003b8a:	f043 0301 	orreq.w	r3, r3, #1
20003b8e:	2b00      	cmp	r3, #0
20003b90:	d046      	beq.n	20003c20 <_vfprintf_r+0x17d0>
20003b92:	f107 0c01 	add.w	ip, r7, #1
20003b96:	2302      	movs	r3, #2
20003b98:	e621      	b.n	200037de <_vfprintf_r+0x138e>
20003b9a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20003b9c:	2b65      	cmp	r3, #101	; 0x65
20003b9e:	dd76      	ble.n	20003c8e <_vfprintf_r+0x183e>
20003ba0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003ba2:	2a66      	cmp	r2, #102	; 0x66
20003ba4:	bf1c      	itt	ne
20003ba6:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20003baa:	9310      	strne	r3, [sp, #64]	; 0x40
20003bac:	f000 8083 	beq.w	20003cb6 <_vfprintf_r+0x1866>
20003bb0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20003bb2:	9810      	ldr	r0, [sp, #64]	; 0x40
20003bb4:	4283      	cmp	r3, r0
20003bb6:	dc6e      	bgt.n	20003c96 <_vfprintf_r+0x1846>
20003bb8:	990a      	ldr	r1, [sp, #40]	; 0x28
20003bba:	f011 0f01 	tst.w	r1, #1
20003bbe:	f040 808e 	bne.w	20003cde <_vfprintf_r+0x188e>
20003bc2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20003bc6:	2367      	movs	r3, #103	; 0x67
20003bc8:	920c      	str	r2, [sp, #48]	; 0x30
20003bca:	9316      	str	r3, [sp, #88]	; 0x58
20003bcc:	e691      	b.n	200038f2 <_vfprintf_r+0x14a2>
20003bce:	2700      	movs	r7, #0
20003bd0:	461d      	mov	r5, r3
20003bd2:	f7fe bce9 	b.w	200025a8 <_vfprintf_r+0x158>
20003bd6:	9910      	ldr	r1, [sp, #64]	; 0x40
20003bd8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003bdc:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20003be0:	910c      	str	r1, [sp, #48]	; 0x30
20003be2:	f7fe be04 	b.w	200027ee <_vfprintf_r+0x39e>
20003be6:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20003bea:	459b      	cmp	fp, r3
20003bec:	bf98      	it	ls
20003bee:	469b      	movls	fp, r3
20003bf0:	f67f ae39 	bls.w	20003866 <_vfprintf_r+0x1416>
20003bf4:	2230      	movs	r2, #48	; 0x30
20003bf6:	f803 2b01 	strb.w	r2, [r3], #1
20003bfa:	459b      	cmp	fp, r3
20003bfc:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20003c00:	d8f9      	bhi.n	20003bf6 <_vfprintf_r+0x17a6>
20003c02:	e630      	b.n	20003866 <_vfprintf_r+0x1416>
20003c04:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003c08:	4648      	mov	r0, r9
20003c0a:	4631      	mov	r1, r6
20003c0c:	320c      	adds	r2, #12
20003c0e:	f7fe fc11 	bl	20002434 <__sprint_r>
20003c12:	2800      	cmp	r0, #0
20003c14:	f47e ad3c 	bne.w	20002690 <_vfprintf_r+0x240>
20003c18:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003c1c:	3304      	adds	r3, #4
20003c1e:	e508      	b.n	20003632 <_vfprintf_r+0x11e2>
20003c20:	46bc      	mov	ip, r7
20003c22:	3302      	adds	r3, #2
20003c24:	e5db      	b.n	200037de <_vfprintf_r+0x138e>
20003c26:	3707      	adds	r7, #7
20003c28:	e5b9      	b.n	2000379e <_vfprintf_r+0x134e>
20003c2a:	f246 6c67 	movw	ip, #26215	; 0x6667
20003c2e:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20003c32:	3103      	adds	r1, #3
20003c34:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20003c38:	fb8c 2003 	smull	r2, r0, ip, r3
20003c3c:	17da      	asrs	r2, r3, #31
20003c3e:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20003c42:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20003c46:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20003c4a:	4613      	mov	r3, r2
20003c4c:	3030      	adds	r0, #48	; 0x30
20003c4e:	2a09      	cmp	r2, #9
20003c50:	f801 0d01 	strb.w	r0, [r1, #-1]!
20003c54:	dcf0      	bgt.n	20003c38 <_vfprintf_r+0x17e8>
20003c56:	3330      	adds	r3, #48	; 0x30
20003c58:	1e48      	subs	r0, r1, #1
20003c5a:	b2da      	uxtb	r2, r3
20003c5c:	f801 2c01 	strb.w	r2, [r1, #-1]
20003c60:	9b07      	ldr	r3, [sp, #28]
20003c62:	4283      	cmp	r3, r0
20003c64:	d96a      	bls.n	20003d3c <_vfprintf_r+0x18ec>
20003c66:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20003c6a:	3303      	adds	r3, #3
20003c6c:	e001      	b.n	20003c72 <_vfprintf_r+0x1822>
20003c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
20003c72:	f803 2c01 	strb.w	r2, [r3, #-1]
20003c76:	461a      	mov	r2, r3
20003c78:	f8dd c01c 	ldr.w	ip, [sp, #28]
20003c7c:	3301      	adds	r3, #1
20003c7e:	458c      	cmp	ip, r1
20003c80:	d8f5      	bhi.n	20003c6e <_vfprintf_r+0x181e>
20003c82:	e625      	b.n	200038d0 <_vfprintf_r+0x1480>
20003c84:	222d      	movs	r2, #45	; 0x2d
20003c86:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20003c8a:	9217      	str	r2, [sp, #92]	; 0x5c
20003c8c:	e598      	b.n	200037c0 <_vfprintf_r+0x1370>
20003c8e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20003c92:	9010      	str	r0, [sp, #64]	; 0x40
20003c94:	e603      	b.n	2000389e <_vfprintf_r+0x144e>
20003c96:	9b10      	ldr	r3, [sp, #64]	; 0x40
20003c98:	991a      	ldr	r1, [sp, #104]	; 0x68
20003c9a:	2b00      	cmp	r3, #0
20003c9c:	bfda      	itte	le
20003c9e:	9810      	ldrle	r0, [sp, #64]	; 0x40
20003ca0:	f1c0 0302 	rsble	r3, r0, #2
20003ca4:	2301      	movgt	r3, #1
20003ca6:	185b      	adds	r3, r3, r1
20003ca8:	2267      	movs	r2, #103	; 0x67
20003caa:	9310      	str	r3, [sp, #64]	; 0x40
20003cac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20003cb0:	9216      	str	r2, [sp, #88]	; 0x58
20003cb2:	930c      	str	r3, [sp, #48]	; 0x30
20003cb4:	e61d      	b.n	200038f2 <_vfprintf_r+0x14a2>
20003cb6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20003cba:	2800      	cmp	r0, #0
20003cbc:	9010      	str	r0, [sp, #64]	; 0x40
20003cbe:	dd31      	ble.n	20003d24 <_vfprintf_r+0x18d4>
20003cc0:	b91f      	cbnz	r7, 20003cca <_vfprintf_r+0x187a>
20003cc2:	990a      	ldr	r1, [sp, #40]	; 0x28
20003cc4:	f011 0f01 	tst.w	r1, #1
20003cc8:	d00e      	beq.n	20003ce8 <_vfprintf_r+0x1898>
20003cca:	9810      	ldr	r0, [sp, #64]	; 0x40
20003ccc:	2166      	movs	r1, #102	; 0x66
20003cce:	9116      	str	r1, [sp, #88]	; 0x58
20003cd0:	1c43      	adds	r3, r0, #1
20003cd2:	19db      	adds	r3, r3, r7
20003cd4:	9310      	str	r3, [sp, #64]	; 0x40
20003cd6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20003cda:	920c      	str	r2, [sp, #48]	; 0x30
20003cdc:	e609      	b.n	200038f2 <_vfprintf_r+0x14a2>
20003cde:	9810      	ldr	r0, [sp, #64]	; 0x40
20003ce0:	2167      	movs	r1, #103	; 0x67
20003ce2:	9116      	str	r1, [sp, #88]	; 0x58
20003ce4:	3001      	adds	r0, #1
20003ce6:	9010      	str	r0, [sp, #64]	; 0x40
20003ce8:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20003cec:	920c      	str	r2, [sp, #48]	; 0x30
20003cee:	e600      	b.n	200038f2 <_vfprintf_r+0x14a2>
20003cf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003cf2:	781a      	ldrb	r2, [r3, #0]
20003cf4:	680f      	ldr	r7, [r1, #0]
20003cf6:	3104      	adds	r1, #4
20003cf8:	910b      	str	r1, [sp, #44]	; 0x2c
20003cfa:	2f00      	cmp	r7, #0
20003cfc:	bfb8      	it	lt
20003cfe:	f04f 37ff 	movlt.w	r7, #4294967295
20003d02:	f7fe bc50 	b.w	200025a6 <_vfprintf_r+0x156>
20003d06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003d08:	f012 0f01 	tst.w	r2, #1
20003d0c:	bf04      	itt	eq
20003d0e:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20003d12:	930c      	streq	r3, [sp, #48]	; 0x30
20003d14:	f43f aded 	beq.w	200038f2 <_vfprintf_r+0x14a2>
20003d18:	e5e5      	b.n	200038e6 <_vfprintf_r+0x1496>
20003d1a:	222d      	movs	r2, #45	; 0x2d
20003d1c:	425b      	negs	r3, r3
20003d1e:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20003d22:	e5c9      	b.n	200038b8 <_vfprintf_r+0x1468>
20003d24:	b977      	cbnz	r7, 20003d44 <_vfprintf_r+0x18f4>
20003d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003d28:	f013 0f01 	tst.w	r3, #1
20003d2c:	d10a      	bne.n	20003d44 <_vfprintf_r+0x18f4>
20003d2e:	f04f 0c01 	mov.w	ip, #1
20003d32:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20003d36:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003d3a:	e5da      	b.n	200038f2 <_vfprintf_r+0x14a2>
20003d3c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20003d40:	3202      	adds	r2, #2
20003d42:	e5c5      	b.n	200038d0 <_vfprintf_r+0x1480>
20003d44:	3702      	adds	r7, #2
20003d46:	2166      	movs	r1, #102	; 0x66
20003d48:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20003d4c:	9710      	str	r7, [sp, #64]	; 0x40
20003d4e:	9116      	str	r1, [sp, #88]	; 0x58
20003d50:	920c      	str	r2, [sp, #48]	; 0x30
20003d52:	e5ce      	b.n	200038f2 <_vfprintf_r+0x14a2>
20003d54:	20008814 	.word	0x20008814

20003d58 <vfprintf>:
20003d58:	b410      	push	{r4}
20003d5a:	f648 2494 	movw	r4, #35476	; 0x8a94
20003d5e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003d62:	468c      	mov	ip, r1
20003d64:	4613      	mov	r3, r2
20003d66:	4601      	mov	r1, r0
20003d68:	4662      	mov	r2, ip
20003d6a:	6820      	ldr	r0, [r4, #0]
20003d6c:	bc10      	pop	{r4}
20003d6e:	f7fe bb6f 	b.w	20002450 <_vfprintf_r>
20003d72:	bf00      	nop

20003d74 <__swsetup_r>:
20003d74:	b570      	push	{r4, r5, r6, lr}
20003d76:	f648 2594 	movw	r5, #35476	; 0x8a94
20003d7a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003d7e:	4606      	mov	r6, r0
20003d80:	460c      	mov	r4, r1
20003d82:	6828      	ldr	r0, [r5, #0]
20003d84:	b110      	cbz	r0, 20003d8c <__swsetup_r+0x18>
20003d86:	6983      	ldr	r3, [r0, #24]
20003d88:	2b00      	cmp	r3, #0
20003d8a:	d036      	beq.n	20003dfa <__swsetup_r+0x86>
20003d8c:	f648 0378 	movw	r3, #34936	; 0x8878
20003d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d94:	429c      	cmp	r4, r3
20003d96:	d038      	beq.n	20003e0a <__swsetup_r+0x96>
20003d98:	f648 0398 	movw	r3, #34968	; 0x8898
20003d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003da0:	429c      	cmp	r4, r3
20003da2:	d041      	beq.n	20003e28 <__swsetup_r+0xb4>
20003da4:	f648 03b8 	movw	r3, #35000	; 0x88b8
20003da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003dac:	429c      	cmp	r4, r3
20003dae:	bf04      	itt	eq
20003db0:	682b      	ldreq	r3, [r5, #0]
20003db2:	68dc      	ldreq	r4, [r3, #12]
20003db4:	89a2      	ldrh	r2, [r4, #12]
20003db6:	4611      	mov	r1, r2
20003db8:	b293      	uxth	r3, r2
20003dba:	f013 0f08 	tst.w	r3, #8
20003dbe:	4618      	mov	r0, r3
20003dc0:	bf18      	it	ne
20003dc2:	6922      	ldrne	r2, [r4, #16]
20003dc4:	d033      	beq.n	20003e2e <__swsetup_r+0xba>
20003dc6:	b31a      	cbz	r2, 20003e10 <__swsetup_r+0x9c>
20003dc8:	f013 0101 	ands.w	r1, r3, #1
20003dcc:	d007      	beq.n	20003dde <__swsetup_r+0x6a>
20003dce:	6963      	ldr	r3, [r4, #20]
20003dd0:	2100      	movs	r1, #0
20003dd2:	60a1      	str	r1, [r4, #8]
20003dd4:	425b      	negs	r3, r3
20003dd6:	61a3      	str	r3, [r4, #24]
20003dd8:	b142      	cbz	r2, 20003dec <__swsetup_r+0x78>
20003dda:	2000      	movs	r0, #0
20003ddc:	bd70      	pop	{r4, r5, r6, pc}
20003dde:	f013 0f02 	tst.w	r3, #2
20003de2:	bf08      	it	eq
20003de4:	6961      	ldreq	r1, [r4, #20]
20003de6:	60a1      	str	r1, [r4, #8]
20003de8:	2a00      	cmp	r2, #0
20003dea:	d1f6      	bne.n	20003dda <__swsetup_r+0x66>
20003dec:	89a3      	ldrh	r3, [r4, #12]
20003dee:	f013 0f80 	tst.w	r3, #128	; 0x80
20003df2:	d0f2      	beq.n	20003dda <__swsetup_r+0x66>
20003df4:	f04f 30ff 	mov.w	r0, #4294967295
20003df8:	bd70      	pop	{r4, r5, r6, pc}
20003dfa:	f001 f989 	bl	20005110 <__sinit>
20003dfe:	f648 0378 	movw	r3, #34936	; 0x8878
20003e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e06:	429c      	cmp	r4, r3
20003e08:	d1c6      	bne.n	20003d98 <__swsetup_r+0x24>
20003e0a:	682b      	ldr	r3, [r5, #0]
20003e0c:	685c      	ldr	r4, [r3, #4]
20003e0e:	e7d1      	b.n	20003db4 <__swsetup_r+0x40>
20003e10:	f403 7120 	and.w	r1, r3, #640	; 0x280
20003e14:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20003e18:	d0d6      	beq.n	20003dc8 <__swsetup_r+0x54>
20003e1a:	4630      	mov	r0, r6
20003e1c:	4621      	mov	r1, r4
20003e1e:	f001 fcff 	bl	20005820 <__smakebuf_r>
20003e22:	89a3      	ldrh	r3, [r4, #12]
20003e24:	6922      	ldr	r2, [r4, #16]
20003e26:	e7cf      	b.n	20003dc8 <__swsetup_r+0x54>
20003e28:	682b      	ldr	r3, [r5, #0]
20003e2a:	689c      	ldr	r4, [r3, #8]
20003e2c:	e7c2      	b.n	20003db4 <__swsetup_r+0x40>
20003e2e:	f013 0f10 	tst.w	r3, #16
20003e32:	d0df      	beq.n	20003df4 <__swsetup_r+0x80>
20003e34:	f013 0f04 	tst.w	r3, #4
20003e38:	bf08      	it	eq
20003e3a:	6922      	ldreq	r2, [r4, #16]
20003e3c:	d017      	beq.n	20003e6e <__swsetup_r+0xfa>
20003e3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20003e40:	b151      	cbz	r1, 20003e58 <__swsetup_r+0xe4>
20003e42:	f104 0344 	add.w	r3, r4, #68	; 0x44
20003e46:	4299      	cmp	r1, r3
20003e48:	d003      	beq.n	20003e52 <__swsetup_r+0xde>
20003e4a:	4630      	mov	r0, r6
20003e4c:	f001 f9e4 	bl	20005218 <_free_r>
20003e50:	89a2      	ldrh	r2, [r4, #12]
20003e52:	b290      	uxth	r0, r2
20003e54:	2300      	movs	r3, #0
20003e56:	6363      	str	r3, [r4, #52]	; 0x34
20003e58:	6922      	ldr	r2, [r4, #16]
20003e5a:	f64f 71db 	movw	r1, #65499	; 0xffdb
20003e5e:	f2c0 0100 	movt	r1, #0
20003e62:	2300      	movs	r3, #0
20003e64:	ea00 0101 	and.w	r1, r0, r1
20003e68:	6063      	str	r3, [r4, #4]
20003e6a:	81a1      	strh	r1, [r4, #12]
20003e6c:	6022      	str	r2, [r4, #0]
20003e6e:	f041 0308 	orr.w	r3, r1, #8
20003e72:	81a3      	strh	r3, [r4, #12]
20003e74:	b29b      	uxth	r3, r3
20003e76:	e7a6      	b.n	20003dc6 <__swsetup_r+0x52>

20003e78 <quorem>:
20003e78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003e7c:	6903      	ldr	r3, [r0, #16]
20003e7e:	690e      	ldr	r6, [r1, #16]
20003e80:	4682      	mov	sl, r0
20003e82:	4689      	mov	r9, r1
20003e84:	429e      	cmp	r6, r3
20003e86:	f300 8083 	bgt.w	20003f90 <quorem+0x118>
20003e8a:	1cf2      	adds	r2, r6, #3
20003e8c:	f101 0514 	add.w	r5, r1, #20
20003e90:	f100 0414 	add.w	r4, r0, #20
20003e94:	3e01      	subs	r6, #1
20003e96:	0092      	lsls	r2, r2, #2
20003e98:	188b      	adds	r3, r1, r2
20003e9a:	1812      	adds	r2, r2, r0
20003e9c:	f103 0804 	add.w	r8, r3, #4
20003ea0:	6859      	ldr	r1, [r3, #4]
20003ea2:	6850      	ldr	r0, [r2, #4]
20003ea4:	3101      	adds	r1, #1
20003ea6:	f003 fa83 	bl	200073b0 <__aeabi_uidiv>
20003eaa:	4607      	mov	r7, r0
20003eac:	2800      	cmp	r0, #0
20003eae:	d039      	beq.n	20003f24 <quorem+0xac>
20003eb0:	2300      	movs	r3, #0
20003eb2:	469c      	mov	ip, r3
20003eb4:	461a      	mov	r2, r3
20003eb6:	58e9      	ldr	r1, [r5, r3]
20003eb8:	58e0      	ldr	r0, [r4, r3]
20003eba:	fa1f fe81 	uxth.w	lr, r1
20003ebe:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20003ec2:	b281      	uxth	r1, r0
20003ec4:	fb0e ce07 	mla	lr, lr, r7, ip
20003ec8:	1851      	adds	r1, r2, r1
20003eca:	fb0b fc07 	mul.w	ip, fp, r7
20003ece:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20003ed2:	fa1f fe8e 	uxth.w	lr, lr
20003ed6:	ebce 0101 	rsb	r1, lr, r1
20003eda:	fa1f f28c 	uxth.w	r2, ip
20003ede:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20003ee2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20003ee6:	fa1f fe81 	uxth.w	lr, r1
20003eea:	eb02 4221 	add.w	r2, r2, r1, asr #16
20003eee:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20003ef2:	50e1      	str	r1, [r4, r3]
20003ef4:	3304      	adds	r3, #4
20003ef6:	1412      	asrs	r2, r2, #16
20003ef8:	1959      	adds	r1, r3, r5
20003efa:	4588      	cmp	r8, r1
20003efc:	d2db      	bcs.n	20003eb6 <quorem+0x3e>
20003efe:	1d32      	adds	r2, r6, #4
20003f00:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20003f04:	6859      	ldr	r1, [r3, #4]
20003f06:	b969      	cbnz	r1, 20003f24 <quorem+0xac>
20003f08:	429c      	cmp	r4, r3
20003f0a:	d209      	bcs.n	20003f20 <quorem+0xa8>
20003f0c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20003f10:	b112      	cbz	r2, 20003f18 <quorem+0xa0>
20003f12:	e005      	b.n	20003f20 <quorem+0xa8>
20003f14:	681a      	ldr	r2, [r3, #0]
20003f16:	b91a      	cbnz	r2, 20003f20 <quorem+0xa8>
20003f18:	3b04      	subs	r3, #4
20003f1a:	3e01      	subs	r6, #1
20003f1c:	429c      	cmp	r4, r3
20003f1e:	d3f9      	bcc.n	20003f14 <quorem+0x9c>
20003f20:	f8ca 6010 	str.w	r6, [sl, #16]
20003f24:	4649      	mov	r1, r9
20003f26:	4650      	mov	r0, sl
20003f28:	f002 f920 	bl	2000616c <__mcmp>
20003f2c:	2800      	cmp	r0, #0
20003f2e:	db2c      	blt.n	20003f8a <quorem+0x112>
20003f30:	2300      	movs	r3, #0
20003f32:	3701      	adds	r7, #1
20003f34:	469c      	mov	ip, r3
20003f36:	58ea      	ldr	r2, [r5, r3]
20003f38:	58e0      	ldr	r0, [r4, r3]
20003f3a:	b291      	uxth	r1, r2
20003f3c:	0c12      	lsrs	r2, r2, #16
20003f3e:	fa1f f980 	uxth.w	r9, r0
20003f42:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20003f46:	ebc1 0109 	rsb	r1, r1, r9
20003f4a:	4461      	add	r1, ip
20003f4c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20003f50:	b289      	uxth	r1, r1
20003f52:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20003f56:	50e1      	str	r1, [r4, r3]
20003f58:	3304      	adds	r3, #4
20003f5a:	ea4f 4c22 	mov.w	ip, r2, asr #16
20003f5e:	195a      	adds	r2, r3, r5
20003f60:	4590      	cmp	r8, r2
20003f62:	d2e8      	bcs.n	20003f36 <quorem+0xbe>
20003f64:	1d32      	adds	r2, r6, #4
20003f66:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20003f6a:	6859      	ldr	r1, [r3, #4]
20003f6c:	b969      	cbnz	r1, 20003f8a <quorem+0x112>
20003f6e:	429c      	cmp	r4, r3
20003f70:	d209      	bcs.n	20003f86 <quorem+0x10e>
20003f72:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20003f76:	b112      	cbz	r2, 20003f7e <quorem+0x106>
20003f78:	e005      	b.n	20003f86 <quorem+0x10e>
20003f7a:	681a      	ldr	r2, [r3, #0]
20003f7c:	b91a      	cbnz	r2, 20003f86 <quorem+0x10e>
20003f7e:	3b04      	subs	r3, #4
20003f80:	3e01      	subs	r6, #1
20003f82:	429c      	cmp	r4, r3
20003f84:	d3f9      	bcc.n	20003f7a <quorem+0x102>
20003f86:	f8ca 6010 	str.w	r6, [sl, #16]
20003f8a:	4638      	mov	r0, r7
20003f8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003f90:	2000      	movs	r0, #0
20003f92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003f96:	bf00      	nop

20003f98 <_dtoa_r>:
20003f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003f9c:	6a46      	ldr	r6, [r0, #36]	; 0x24
20003f9e:	b0a1      	sub	sp, #132	; 0x84
20003fa0:	4604      	mov	r4, r0
20003fa2:	4690      	mov	r8, r2
20003fa4:	4699      	mov	r9, r3
20003fa6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20003fa8:	2e00      	cmp	r6, #0
20003faa:	f000 8423 	beq.w	200047f4 <_dtoa_r+0x85c>
20003fae:	6832      	ldr	r2, [r6, #0]
20003fb0:	b182      	cbz	r2, 20003fd4 <_dtoa_r+0x3c>
20003fb2:	6a61      	ldr	r1, [r4, #36]	; 0x24
20003fb4:	f04f 0c01 	mov.w	ip, #1
20003fb8:	6876      	ldr	r6, [r6, #4]
20003fba:	4620      	mov	r0, r4
20003fbc:	680b      	ldr	r3, [r1, #0]
20003fbe:	6056      	str	r6, [r2, #4]
20003fc0:	684a      	ldr	r2, [r1, #4]
20003fc2:	4619      	mov	r1, r3
20003fc4:	fa0c f202 	lsl.w	r2, ip, r2
20003fc8:	609a      	str	r2, [r3, #8]
20003fca:	f002 fa09 	bl	200063e0 <_Bfree>
20003fce:	6a63      	ldr	r3, [r4, #36]	; 0x24
20003fd0:	2200      	movs	r2, #0
20003fd2:	601a      	str	r2, [r3, #0]
20003fd4:	f1b9 0600 	subs.w	r6, r9, #0
20003fd8:	db38      	blt.n	2000404c <_dtoa_r+0xb4>
20003fda:	2300      	movs	r3, #0
20003fdc:	602b      	str	r3, [r5, #0]
20003fde:	f240 0300 	movw	r3, #0
20003fe2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20003fe6:	461a      	mov	r2, r3
20003fe8:	ea06 0303 	and.w	r3, r6, r3
20003fec:	4293      	cmp	r3, r2
20003fee:	d017      	beq.n	20004020 <_dtoa_r+0x88>
20003ff0:	2200      	movs	r2, #0
20003ff2:	2300      	movs	r3, #0
20003ff4:	4640      	mov	r0, r8
20003ff6:	4649      	mov	r1, r9
20003ff8:	e9cd 8906 	strd	r8, r9, [sp, #24]
20003ffc:	f003 ff36 	bl	20007e6c <__aeabi_dcmpeq>
20004000:	2800      	cmp	r0, #0
20004002:	d029      	beq.n	20004058 <_dtoa_r+0xc0>
20004004:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004006:	2301      	movs	r3, #1
20004008:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000400a:	6003      	str	r3, [r0, #0]
2000400c:	2900      	cmp	r1, #0
2000400e:	f000 80d0 	beq.w	200041b2 <_dtoa_r+0x21a>
20004012:	4b79      	ldr	r3, [pc, #484]	; (200041f8 <_dtoa_r+0x260>)
20004014:	1e58      	subs	r0, r3, #1
20004016:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20004018:	6013      	str	r3, [r2, #0]
2000401a:	b021      	add	sp, #132	; 0x84
2000401c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004020:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004022:	f242 730f 	movw	r3, #9999	; 0x270f
20004026:	6003      	str	r3, [r0, #0]
20004028:	f1b8 0f00 	cmp.w	r8, #0
2000402c:	f000 8095 	beq.w	2000415a <_dtoa_r+0x1c2>
20004030:	f648 0074 	movw	r0, #34932	; 0x8874
20004034:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004038:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000403a:	2900      	cmp	r1, #0
2000403c:	d0ed      	beq.n	2000401a <_dtoa_r+0x82>
2000403e:	78c2      	ldrb	r2, [r0, #3]
20004040:	1cc3      	adds	r3, r0, #3
20004042:	2a00      	cmp	r2, #0
20004044:	d0e7      	beq.n	20004016 <_dtoa_r+0x7e>
20004046:	f100 0308 	add.w	r3, r0, #8
2000404a:	e7e4      	b.n	20004016 <_dtoa_r+0x7e>
2000404c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20004050:	2301      	movs	r3, #1
20004052:	46b1      	mov	r9, r6
20004054:	602b      	str	r3, [r5, #0]
20004056:	e7c2      	b.n	20003fde <_dtoa_r+0x46>
20004058:	4620      	mov	r0, r4
2000405a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000405e:	a91e      	add	r1, sp, #120	; 0x78
20004060:	9100      	str	r1, [sp, #0]
20004062:	a91f      	add	r1, sp, #124	; 0x7c
20004064:	9101      	str	r1, [sp, #4]
20004066:	f002 fa0d 	bl	20006484 <__d2b>
2000406a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000406e:	4683      	mov	fp, r0
20004070:	2d00      	cmp	r5, #0
20004072:	d07e      	beq.n	20004172 <_dtoa_r+0x1da>
20004074:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004078:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000407c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000407e:	3d07      	subs	r5, #7
20004080:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20004084:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004088:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000408c:	2300      	movs	r3, #0
2000408e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20004092:	9319      	str	r3, [sp, #100]	; 0x64
20004094:	f240 0300 	movw	r3, #0
20004098:	2200      	movs	r2, #0
2000409a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
2000409e:	f003 fac9 	bl	20007634 <__aeabi_dsub>
200040a2:	a34f      	add	r3, pc, #316	; (adr r3, 200041e0 <_dtoa_r+0x248>)
200040a4:	e9d3 2300 	ldrd	r2, r3, [r3]
200040a8:	f003 fc78 	bl	2000799c <__aeabi_dmul>
200040ac:	a34e      	add	r3, pc, #312	; (adr r3, 200041e8 <_dtoa_r+0x250>)
200040ae:	e9d3 2300 	ldrd	r2, r3, [r3]
200040b2:	f003 fac1 	bl	20007638 <__adddf3>
200040b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200040ba:	4628      	mov	r0, r5
200040bc:	f003 fc08 	bl	200078d0 <__aeabi_i2d>
200040c0:	a34b      	add	r3, pc, #300	; (adr r3, 200041f0 <_dtoa_r+0x258>)
200040c2:	e9d3 2300 	ldrd	r2, r3, [r3]
200040c6:	f003 fc69 	bl	2000799c <__aeabi_dmul>
200040ca:	4602      	mov	r2, r0
200040cc:	460b      	mov	r3, r1
200040ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200040d2:	f003 fab1 	bl	20007638 <__adddf3>
200040d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200040da:	f003 fef9 	bl	20007ed0 <__aeabi_d2iz>
200040de:	2200      	movs	r2, #0
200040e0:	2300      	movs	r3, #0
200040e2:	4606      	mov	r6, r0
200040e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200040e8:	f003 feca 	bl	20007e80 <__aeabi_dcmplt>
200040ec:	b140      	cbz	r0, 20004100 <_dtoa_r+0x168>
200040ee:	4630      	mov	r0, r6
200040f0:	f003 fbee 	bl	200078d0 <__aeabi_i2d>
200040f4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200040f8:	f003 feb8 	bl	20007e6c <__aeabi_dcmpeq>
200040fc:	b900      	cbnz	r0, 20004100 <_dtoa_r+0x168>
200040fe:	3e01      	subs	r6, #1
20004100:	2e16      	cmp	r6, #22
20004102:	d95b      	bls.n	200041bc <_dtoa_r+0x224>
20004104:	2301      	movs	r3, #1
20004106:	9318      	str	r3, [sp, #96]	; 0x60
20004108:	3f01      	subs	r7, #1
2000410a:	ebb7 0a05 	subs.w	sl, r7, r5
2000410e:	bf42      	ittt	mi
20004110:	f1ca 0a00 	rsbmi	sl, sl, #0
20004114:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20004118:	f04f 0a00 	movmi.w	sl, #0
2000411c:	d401      	bmi.n	20004122 <_dtoa_r+0x18a>
2000411e:	2200      	movs	r2, #0
20004120:	920f      	str	r2, [sp, #60]	; 0x3c
20004122:	2e00      	cmp	r6, #0
20004124:	f2c0 8371 	blt.w	2000480a <_dtoa_r+0x872>
20004128:	44b2      	add	sl, r6
2000412a:	2300      	movs	r3, #0
2000412c:	9617      	str	r6, [sp, #92]	; 0x5c
2000412e:	9315      	str	r3, [sp, #84]	; 0x54
20004130:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20004132:	2b09      	cmp	r3, #9
20004134:	d862      	bhi.n	200041fc <_dtoa_r+0x264>
20004136:	2b05      	cmp	r3, #5
20004138:	f340 8677 	ble.w	20004e2a <_dtoa_r+0xe92>
2000413c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000413e:	2700      	movs	r7, #0
20004140:	3804      	subs	r0, #4
20004142:	902a      	str	r0, [sp, #168]	; 0xa8
20004144:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004146:	1e8b      	subs	r3, r1, #2
20004148:	2b03      	cmp	r3, #3
2000414a:	f200 83dd 	bhi.w	20004908 <_dtoa_r+0x970>
2000414e:	e8df f013 	tbh	[pc, r3, lsl #1]
20004152:	03a5      	.short	0x03a5
20004154:	03d503d8 	.word	0x03d503d8
20004158:	03c4      	.short	0x03c4
2000415a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000415e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20004162:	2e00      	cmp	r6, #0
20004164:	f47f af64 	bne.w	20004030 <_dtoa_r+0x98>
20004168:	f648 0068 	movw	r0, #34920	; 0x8868
2000416c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004170:	e762      	b.n	20004038 <_dtoa_r+0xa0>
20004172:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20004174:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004176:	18fb      	adds	r3, r7, r3
20004178:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000417c:	1c9d      	adds	r5, r3, #2
2000417e:	2d20      	cmp	r5, #32
20004180:	bfdc      	itt	le
20004182:	f1c5 0020 	rsble	r0, r5, #32
20004186:	fa08 f000 	lslle.w	r0, r8, r0
2000418a:	dd08      	ble.n	2000419e <_dtoa_r+0x206>
2000418c:	3b1e      	subs	r3, #30
2000418e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20004192:	fa16 f202 	lsls.w	r2, r6, r2
20004196:	fa28 f303 	lsr.w	r3, r8, r3
2000419a:	ea42 0003 	orr.w	r0, r2, r3
2000419e:	f003 fb87 	bl	200078b0 <__aeabi_ui2d>
200041a2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200041a6:	2201      	movs	r2, #1
200041a8:	3d03      	subs	r5, #3
200041aa:	9219      	str	r2, [sp, #100]	; 0x64
200041ac:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200041b0:	e770      	b.n	20004094 <_dtoa_r+0xfc>
200041b2:	f648 0064 	movw	r0, #34916	; 0x8864
200041b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200041ba:	e72e      	b.n	2000401a <_dtoa_r+0x82>
200041bc:	f648 1320 	movw	r3, #35104	; 0x8920
200041c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200041c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200041c8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200041cc:	e9d3 2300 	ldrd	r2, r3, [r3]
200041d0:	f003 fe56 	bl	20007e80 <__aeabi_dcmplt>
200041d4:	2800      	cmp	r0, #0
200041d6:	f040 8320 	bne.w	2000481a <_dtoa_r+0x882>
200041da:	9018      	str	r0, [sp, #96]	; 0x60
200041dc:	e794      	b.n	20004108 <_dtoa_r+0x170>
200041de:	bf00      	nop
200041e0:	636f4361 	.word	0x636f4361
200041e4:	3fd287a7 	.word	0x3fd287a7
200041e8:	8b60c8b3 	.word	0x8b60c8b3
200041ec:	3fc68a28 	.word	0x3fc68a28
200041f0:	509f79fb 	.word	0x509f79fb
200041f4:	3fd34413 	.word	0x3fd34413
200041f8:	20008865 	.word	0x20008865
200041fc:	2300      	movs	r3, #0
200041fe:	f04f 30ff 	mov.w	r0, #4294967295
20004202:	461f      	mov	r7, r3
20004204:	2101      	movs	r1, #1
20004206:	932a      	str	r3, [sp, #168]	; 0xa8
20004208:	9011      	str	r0, [sp, #68]	; 0x44
2000420a:	9116      	str	r1, [sp, #88]	; 0x58
2000420c:	9008      	str	r0, [sp, #32]
2000420e:	932b      	str	r3, [sp, #172]	; 0xac
20004210:	6a65      	ldr	r5, [r4, #36]	; 0x24
20004212:	2300      	movs	r3, #0
20004214:	606b      	str	r3, [r5, #4]
20004216:	4620      	mov	r0, r4
20004218:	6869      	ldr	r1, [r5, #4]
2000421a:	f002 f8fd 	bl	20006418 <_Balloc>
2000421e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004220:	6028      	str	r0, [r5, #0]
20004222:	681b      	ldr	r3, [r3, #0]
20004224:	9310      	str	r3, [sp, #64]	; 0x40
20004226:	2f00      	cmp	r7, #0
20004228:	f000 815b 	beq.w	200044e2 <_dtoa_r+0x54a>
2000422c:	2e00      	cmp	r6, #0
2000422e:	f340 842a 	ble.w	20004a86 <_dtoa_r+0xaee>
20004232:	f648 1320 	movw	r3, #35104	; 0x8920
20004236:	f006 020f 	and.w	r2, r6, #15
2000423a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000423e:	1135      	asrs	r5, r6, #4
20004240:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20004244:	f015 0f10 	tst.w	r5, #16
20004248:	e9d3 0100 	ldrd	r0, r1, [r3]
2000424c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004250:	f000 82e7 	beq.w	20004822 <_dtoa_r+0x88a>
20004254:	f648 13f8 	movw	r3, #35320	; 0x89f8
20004258:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000425c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004260:	f005 050f 	and.w	r5, r5, #15
20004264:	f04f 0803 	mov.w	r8, #3
20004268:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
2000426c:	f003 fcc0 	bl	20007bf0 <__aeabi_ddiv>
20004270:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20004274:	b1bd      	cbz	r5, 200042a6 <_dtoa_r+0x30e>
20004276:	f648 17f8 	movw	r7, #35320	; 0x89f8
2000427a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000427e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004282:	f015 0f01 	tst.w	r5, #1
20004286:	4610      	mov	r0, r2
20004288:	4619      	mov	r1, r3
2000428a:	d007      	beq.n	2000429c <_dtoa_r+0x304>
2000428c:	e9d7 2300 	ldrd	r2, r3, [r7]
20004290:	f108 0801 	add.w	r8, r8, #1
20004294:	f003 fb82 	bl	2000799c <__aeabi_dmul>
20004298:	4602      	mov	r2, r0
2000429a:	460b      	mov	r3, r1
2000429c:	3708      	adds	r7, #8
2000429e:	106d      	asrs	r5, r5, #1
200042a0:	d1ef      	bne.n	20004282 <_dtoa_r+0x2ea>
200042a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200042a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200042aa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
200042ae:	f003 fc9f 	bl	20007bf0 <__aeabi_ddiv>
200042b2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200042b6:	9918      	ldr	r1, [sp, #96]	; 0x60
200042b8:	2900      	cmp	r1, #0
200042ba:	f000 80de 	beq.w	2000447a <_dtoa_r+0x4e2>
200042be:	f240 0300 	movw	r3, #0
200042c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200042c6:	2200      	movs	r2, #0
200042c8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200042cc:	f04f 0500 	mov.w	r5, #0
200042d0:	f003 fdd6 	bl	20007e80 <__aeabi_dcmplt>
200042d4:	b108      	cbz	r0, 200042da <_dtoa_r+0x342>
200042d6:	f04f 0501 	mov.w	r5, #1
200042da:	9a08      	ldr	r2, [sp, #32]
200042dc:	2a00      	cmp	r2, #0
200042de:	bfd4      	ite	le
200042e0:	2500      	movle	r5, #0
200042e2:	f005 0501 	andgt.w	r5, r5, #1
200042e6:	2d00      	cmp	r5, #0
200042e8:	f000 80c7 	beq.w	2000447a <_dtoa_r+0x4e2>
200042ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
200042ee:	2b00      	cmp	r3, #0
200042f0:	f340 80f5 	ble.w	200044de <_dtoa_r+0x546>
200042f4:	f240 0300 	movw	r3, #0
200042f8:	2200      	movs	r2, #0
200042fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
200042fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004302:	f003 fb4b 	bl	2000799c <__aeabi_dmul>
20004306:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000430a:	f108 0001 	add.w	r0, r8, #1
2000430e:	1e71      	subs	r1, r6, #1
20004310:	9112      	str	r1, [sp, #72]	; 0x48
20004312:	f003 fadd 	bl	200078d0 <__aeabi_i2d>
20004316:	4602      	mov	r2, r0
20004318:	460b      	mov	r3, r1
2000431a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000431e:	f003 fb3d 	bl	2000799c <__aeabi_dmul>
20004322:	f240 0300 	movw	r3, #0
20004326:	2200      	movs	r2, #0
20004328:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000432c:	f003 f984 	bl	20007638 <__adddf3>
20004330:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20004334:	4680      	mov	r8, r0
20004336:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
2000433a:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000433c:	2b00      	cmp	r3, #0
2000433e:	f000 83ad 	beq.w	20004a9c <_dtoa_r+0xb04>
20004342:	f648 1320 	movw	r3, #35104	; 0x8920
20004346:	f240 0100 	movw	r1, #0
2000434a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000434e:	2000      	movs	r0, #0
20004350:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20004354:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004358:	f8cd c00c 	str.w	ip, [sp, #12]
2000435c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20004360:	f003 fc46 	bl	20007bf0 <__aeabi_ddiv>
20004364:	4642      	mov	r2, r8
20004366:	464b      	mov	r3, r9
20004368:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000436a:	f003 f963 	bl	20007634 <__aeabi_dsub>
2000436e:	4680      	mov	r8, r0
20004370:	4689      	mov	r9, r1
20004372:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004376:	f003 fdab 	bl	20007ed0 <__aeabi_d2iz>
2000437a:	4607      	mov	r7, r0
2000437c:	f003 faa8 	bl	200078d0 <__aeabi_i2d>
20004380:	4602      	mov	r2, r0
20004382:	460b      	mov	r3, r1
20004384:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004388:	f003 f954 	bl	20007634 <__aeabi_dsub>
2000438c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004390:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004394:	4640      	mov	r0, r8
20004396:	f805 3b01 	strb.w	r3, [r5], #1
2000439a:	4649      	mov	r1, r9
2000439c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200043a0:	f003 fd8c 	bl	20007ebc <__aeabi_dcmpgt>
200043a4:	2800      	cmp	r0, #0
200043a6:	f040 8213 	bne.w	200047d0 <_dtoa_r+0x838>
200043aa:	f240 0100 	movw	r1, #0
200043ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200043b2:	2000      	movs	r0, #0
200043b4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200043b8:	f003 f93c 	bl	20007634 <__aeabi_dsub>
200043bc:	4602      	mov	r2, r0
200043be:	460b      	mov	r3, r1
200043c0:	4640      	mov	r0, r8
200043c2:	4649      	mov	r1, r9
200043c4:	f003 fd7a 	bl	20007ebc <__aeabi_dcmpgt>
200043c8:	f8dd c00c 	ldr.w	ip, [sp, #12]
200043cc:	2800      	cmp	r0, #0
200043ce:	f040 83e7 	bne.w	20004ba0 <_dtoa_r+0xc08>
200043d2:	f1bc 0f01 	cmp.w	ip, #1
200043d6:	f340 8082 	ble.w	200044de <_dtoa_r+0x546>
200043da:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
200043de:	2701      	movs	r7, #1
200043e0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
200043e4:	961d      	str	r6, [sp, #116]	; 0x74
200043e6:	4666      	mov	r6, ip
200043e8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
200043ec:	940c      	str	r4, [sp, #48]	; 0x30
200043ee:	e010      	b.n	20004412 <_dtoa_r+0x47a>
200043f0:	f240 0100 	movw	r1, #0
200043f4:	2000      	movs	r0, #0
200043f6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200043fa:	f003 f91b 	bl	20007634 <__aeabi_dsub>
200043fe:	4642      	mov	r2, r8
20004400:	464b      	mov	r3, r9
20004402:	f003 fd3d 	bl	20007e80 <__aeabi_dcmplt>
20004406:	2800      	cmp	r0, #0
20004408:	f040 83c7 	bne.w	20004b9a <_dtoa_r+0xc02>
2000440c:	42b7      	cmp	r7, r6
2000440e:	f280 848b 	bge.w	20004d28 <_dtoa_r+0xd90>
20004412:	f240 0300 	movw	r3, #0
20004416:	4640      	mov	r0, r8
20004418:	4649      	mov	r1, r9
2000441a:	2200      	movs	r2, #0
2000441c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004420:	3501      	adds	r5, #1
20004422:	f003 fabb 	bl	2000799c <__aeabi_dmul>
20004426:	f240 0300 	movw	r3, #0
2000442a:	2200      	movs	r2, #0
2000442c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004430:	4680      	mov	r8, r0
20004432:	4689      	mov	r9, r1
20004434:	4650      	mov	r0, sl
20004436:	4659      	mov	r1, fp
20004438:	f003 fab0 	bl	2000799c <__aeabi_dmul>
2000443c:	468b      	mov	fp, r1
2000443e:	4682      	mov	sl, r0
20004440:	f003 fd46 	bl	20007ed0 <__aeabi_d2iz>
20004444:	4604      	mov	r4, r0
20004446:	f003 fa43 	bl	200078d0 <__aeabi_i2d>
2000444a:	3430      	adds	r4, #48	; 0x30
2000444c:	4602      	mov	r2, r0
2000444e:	460b      	mov	r3, r1
20004450:	4650      	mov	r0, sl
20004452:	4659      	mov	r1, fp
20004454:	f003 f8ee 	bl	20007634 <__aeabi_dsub>
20004458:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000445a:	464b      	mov	r3, r9
2000445c:	55d4      	strb	r4, [r2, r7]
2000445e:	4642      	mov	r2, r8
20004460:	3701      	adds	r7, #1
20004462:	4682      	mov	sl, r0
20004464:	468b      	mov	fp, r1
20004466:	f003 fd0b 	bl	20007e80 <__aeabi_dcmplt>
2000446a:	4652      	mov	r2, sl
2000446c:	465b      	mov	r3, fp
2000446e:	2800      	cmp	r0, #0
20004470:	d0be      	beq.n	200043f0 <_dtoa_r+0x458>
20004472:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004476:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004478:	e1aa      	b.n	200047d0 <_dtoa_r+0x838>
2000447a:	4640      	mov	r0, r8
2000447c:	f003 fa28 	bl	200078d0 <__aeabi_i2d>
20004480:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004484:	f003 fa8a 	bl	2000799c <__aeabi_dmul>
20004488:	f240 0300 	movw	r3, #0
2000448c:	2200      	movs	r2, #0
2000448e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004492:	f003 f8d1 	bl	20007638 <__adddf3>
20004496:	9a08      	ldr	r2, [sp, #32]
20004498:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
2000449c:	4680      	mov	r8, r0
2000449e:	46a9      	mov	r9, r5
200044a0:	2a00      	cmp	r2, #0
200044a2:	f040 82ec 	bne.w	20004a7e <_dtoa_r+0xae6>
200044a6:	f240 0300 	movw	r3, #0
200044aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200044ae:	2200      	movs	r2, #0
200044b0:	f2c4 0314 	movt	r3, #16404	; 0x4014
200044b4:	f003 f8be 	bl	20007634 <__aeabi_dsub>
200044b8:	4642      	mov	r2, r8
200044ba:	462b      	mov	r3, r5
200044bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200044c0:	f003 fcfc 	bl	20007ebc <__aeabi_dcmpgt>
200044c4:	2800      	cmp	r0, #0
200044c6:	f040 824a 	bne.w	2000495e <_dtoa_r+0x9c6>
200044ca:	4642      	mov	r2, r8
200044cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200044d0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
200044d4:	f003 fcd4 	bl	20007e80 <__aeabi_dcmplt>
200044d8:	2800      	cmp	r0, #0
200044da:	f040 81d5 	bne.w	20004888 <_dtoa_r+0x8f0>
200044de:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
200044e2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200044e4:	ea6f 0703 	mvn.w	r7, r3
200044e8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
200044ec:	2e0e      	cmp	r6, #14
200044ee:	bfcc      	ite	gt
200044f0:	2700      	movgt	r7, #0
200044f2:	f007 0701 	andle.w	r7, r7, #1
200044f6:	2f00      	cmp	r7, #0
200044f8:	f000 80b7 	beq.w	2000466a <_dtoa_r+0x6d2>
200044fc:	982b      	ldr	r0, [sp, #172]	; 0xac
200044fe:	f648 1320 	movw	r3, #35104	; 0x8920
20004502:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004506:	9908      	ldr	r1, [sp, #32]
20004508:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000450c:	0fc2      	lsrs	r2, r0, #31
2000450e:	2900      	cmp	r1, #0
20004510:	bfcc      	ite	gt
20004512:	2200      	movgt	r2, #0
20004514:	f002 0201 	andle.w	r2, r2, #1
20004518:	e9d3 0100 	ldrd	r0, r1, [r3]
2000451c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20004520:	2a00      	cmp	r2, #0
20004522:	f040 81a0 	bne.w	20004866 <_dtoa_r+0x8ce>
20004526:	4602      	mov	r2, r0
20004528:	460b      	mov	r3, r1
2000452a:	4640      	mov	r0, r8
2000452c:	4649      	mov	r1, r9
2000452e:	f003 fb5f 	bl	20007bf0 <__aeabi_ddiv>
20004532:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004534:	f003 fccc 	bl	20007ed0 <__aeabi_d2iz>
20004538:	4682      	mov	sl, r0
2000453a:	f003 f9c9 	bl	200078d0 <__aeabi_i2d>
2000453e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004542:	f003 fa2b 	bl	2000799c <__aeabi_dmul>
20004546:	4602      	mov	r2, r0
20004548:	460b      	mov	r3, r1
2000454a:	4640      	mov	r0, r8
2000454c:	4649      	mov	r1, r9
2000454e:	f003 f871 	bl	20007634 <__aeabi_dsub>
20004552:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20004556:	f805 3b01 	strb.w	r3, [r5], #1
2000455a:	9a08      	ldr	r2, [sp, #32]
2000455c:	2a01      	cmp	r2, #1
2000455e:	4680      	mov	r8, r0
20004560:	4689      	mov	r9, r1
20004562:	d052      	beq.n	2000460a <_dtoa_r+0x672>
20004564:	f240 0300 	movw	r3, #0
20004568:	2200      	movs	r2, #0
2000456a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000456e:	f003 fa15 	bl	2000799c <__aeabi_dmul>
20004572:	2200      	movs	r2, #0
20004574:	2300      	movs	r3, #0
20004576:	e9cd 0106 	strd	r0, r1, [sp, #24]
2000457a:	f003 fc77 	bl	20007e6c <__aeabi_dcmpeq>
2000457e:	2800      	cmp	r0, #0
20004580:	f040 81eb 	bne.w	2000495a <_dtoa_r+0x9c2>
20004584:	9810      	ldr	r0, [sp, #64]	; 0x40
20004586:	f04f 0801 	mov.w	r8, #1
2000458a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
2000458e:	46a3      	mov	fp, r4
20004590:	1c87      	adds	r7, r0, #2
20004592:	960f      	str	r6, [sp, #60]	; 0x3c
20004594:	f8dd 9020 	ldr.w	r9, [sp, #32]
20004598:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
2000459c:	e00a      	b.n	200045b4 <_dtoa_r+0x61c>
2000459e:	f003 f9fd 	bl	2000799c <__aeabi_dmul>
200045a2:	2200      	movs	r2, #0
200045a4:	2300      	movs	r3, #0
200045a6:	4604      	mov	r4, r0
200045a8:	460d      	mov	r5, r1
200045aa:	f003 fc5f 	bl	20007e6c <__aeabi_dcmpeq>
200045ae:	2800      	cmp	r0, #0
200045b0:	f040 81ce 	bne.w	20004950 <_dtoa_r+0x9b8>
200045b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200045b8:	4620      	mov	r0, r4
200045ba:	4629      	mov	r1, r5
200045bc:	f108 0801 	add.w	r8, r8, #1
200045c0:	f003 fb16 	bl	20007bf0 <__aeabi_ddiv>
200045c4:	463e      	mov	r6, r7
200045c6:	f003 fc83 	bl	20007ed0 <__aeabi_d2iz>
200045ca:	4682      	mov	sl, r0
200045cc:	f003 f980 	bl	200078d0 <__aeabi_i2d>
200045d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200045d4:	f003 f9e2 	bl	2000799c <__aeabi_dmul>
200045d8:	4602      	mov	r2, r0
200045da:	460b      	mov	r3, r1
200045dc:	4620      	mov	r0, r4
200045de:	4629      	mov	r1, r5
200045e0:	f003 f828 	bl	20007634 <__aeabi_dsub>
200045e4:	2200      	movs	r2, #0
200045e6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
200045ea:	f807 cc01 	strb.w	ip, [r7, #-1]
200045ee:	3701      	adds	r7, #1
200045f0:	45c1      	cmp	r9, r8
200045f2:	f240 0300 	movw	r3, #0
200045f6:	f2c4 0324 	movt	r3, #16420	; 0x4024
200045fa:	d1d0      	bne.n	2000459e <_dtoa_r+0x606>
200045fc:	4635      	mov	r5, r6
200045fe:	465c      	mov	r4, fp
20004600:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004602:	4680      	mov	r8, r0
20004604:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20004608:	4689      	mov	r9, r1
2000460a:	4642      	mov	r2, r8
2000460c:	464b      	mov	r3, r9
2000460e:	4640      	mov	r0, r8
20004610:	4649      	mov	r1, r9
20004612:	f003 f811 	bl	20007638 <__adddf3>
20004616:	4680      	mov	r8, r0
20004618:	4689      	mov	r9, r1
2000461a:	4642      	mov	r2, r8
2000461c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004620:	464b      	mov	r3, r9
20004622:	f003 fc2d 	bl	20007e80 <__aeabi_dcmplt>
20004626:	b960      	cbnz	r0, 20004642 <_dtoa_r+0x6aa>
20004628:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
2000462c:	4642      	mov	r2, r8
2000462e:	464b      	mov	r3, r9
20004630:	f003 fc1c 	bl	20007e6c <__aeabi_dcmpeq>
20004634:	2800      	cmp	r0, #0
20004636:	f000 8190 	beq.w	2000495a <_dtoa_r+0x9c2>
2000463a:	f01a 0f01 	tst.w	sl, #1
2000463e:	f000 818c 	beq.w	2000495a <_dtoa_r+0x9c2>
20004642:	9910      	ldr	r1, [sp, #64]	; 0x40
20004644:	e000      	b.n	20004648 <_dtoa_r+0x6b0>
20004646:	461d      	mov	r5, r3
20004648:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000464c:	1e6b      	subs	r3, r5, #1
2000464e:	2a39      	cmp	r2, #57	; 0x39
20004650:	f040 8367 	bne.w	20004d22 <_dtoa_r+0xd8a>
20004654:	428b      	cmp	r3, r1
20004656:	d1f6      	bne.n	20004646 <_dtoa_r+0x6ae>
20004658:	9910      	ldr	r1, [sp, #64]	; 0x40
2000465a:	2330      	movs	r3, #48	; 0x30
2000465c:	3601      	adds	r6, #1
2000465e:	2231      	movs	r2, #49	; 0x31
20004660:	700b      	strb	r3, [r1, #0]
20004662:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004664:	701a      	strb	r2, [r3, #0]
20004666:	9612      	str	r6, [sp, #72]	; 0x48
20004668:	e0b2      	b.n	200047d0 <_dtoa_r+0x838>
2000466a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000466c:	2a00      	cmp	r2, #0
2000466e:	f040 80df 	bne.w	20004830 <_dtoa_r+0x898>
20004672:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004674:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004676:	920c      	str	r2, [sp, #48]	; 0x30
20004678:	2d00      	cmp	r5, #0
2000467a:	bfd4      	ite	le
2000467c:	2300      	movle	r3, #0
2000467e:	2301      	movgt	r3, #1
20004680:	f1ba 0f00 	cmp.w	sl, #0
20004684:	bfd4      	ite	le
20004686:	2300      	movle	r3, #0
20004688:	f003 0301 	andgt.w	r3, r3, #1
2000468c:	b14b      	cbz	r3, 200046a2 <_dtoa_r+0x70a>
2000468e:	45aa      	cmp	sl, r5
20004690:	bfb4      	ite	lt
20004692:	4653      	movlt	r3, sl
20004694:	462b      	movge	r3, r5
20004696:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004698:	ebc3 0a0a 	rsb	sl, r3, sl
2000469c:	1aed      	subs	r5, r5, r3
2000469e:	1ac0      	subs	r0, r0, r3
200046a0:	900f      	str	r0, [sp, #60]	; 0x3c
200046a2:	9915      	ldr	r1, [sp, #84]	; 0x54
200046a4:	2900      	cmp	r1, #0
200046a6:	dd1c      	ble.n	200046e2 <_dtoa_r+0x74a>
200046a8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200046aa:	2a00      	cmp	r2, #0
200046ac:	f000 82e9 	beq.w	20004c82 <_dtoa_r+0xcea>
200046b0:	2f00      	cmp	r7, #0
200046b2:	dd12      	ble.n	200046da <_dtoa_r+0x742>
200046b4:	990c      	ldr	r1, [sp, #48]	; 0x30
200046b6:	463a      	mov	r2, r7
200046b8:	4620      	mov	r0, r4
200046ba:	f002 f90d 	bl	200068d8 <__pow5mult>
200046be:	465a      	mov	r2, fp
200046c0:	900c      	str	r0, [sp, #48]	; 0x30
200046c2:	4620      	mov	r0, r4
200046c4:	990c      	ldr	r1, [sp, #48]	; 0x30
200046c6:	f002 f81f 	bl	20006708 <__multiply>
200046ca:	4659      	mov	r1, fp
200046cc:	4603      	mov	r3, r0
200046ce:	4620      	mov	r0, r4
200046d0:	9303      	str	r3, [sp, #12]
200046d2:	f001 fe85 	bl	200063e0 <_Bfree>
200046d6:	9b03      	ldr	r3, [sp, #12]
200046d8:	469b      	mov	fp, r3
200046da:	9b15      	ldr	r3, [sp, #84]	; 0x54
200046dc:	1bda      	subs	r2, r3, r7
200046de:	f040 8311 	bne.w	20004d04 <_dtoa_r+0xd6c>
200046e2:	2101      	movs	r1, #1
200046e4:	4620      	mov	r0, r4
200046e6:	f002 f8a9 	bl	2000683c <__i2b>
200046ea:	9006      	str	r0, [sp, #24]
200046ec:	9817      	ldr	r0, [sp, #92]	; 0x5c
200046ee:	2800      	cmp	r0, #0
200046f0:	dd05      	ble.n	200046fe <_dtoa_r+0x766>
200046f2:	9906      	ldr	r1, [sp, #24]
200046f4:	4620      	mov	r0, r4
200046f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200046f8:	f002 f8ee 	bl	200068d8 <__pow5mult>
200046fc:	9006      	str	r0, [sp, #24]
200046fe:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004700:	2901      	cmp	r1, #1
20004702:	f340 810a 	ble.w	2000491a <_dtoa_r+0x982>
20004706:	2700      	movs	r7, #0
20004708:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000470a:	2b00      	cmp	r3, #0
2000470c:	f040 8261 	bne.w	20004bd2 <_dtoa_r+0xc3a>
20004710:	2301      	movs	r3, #1
20004712:	4453      	add	r3, sl
20004714:	f013 031f 	ands.w	r3, r3, #31
20004718:	f040 812a 	bne.w	20004970 <_dtoa_r+0x9d8>
2000471c:	231c      	movs	r3, #28
2000471e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004720:	449a      	add	sl, r3
20004722:	18ed      	adds	r5, r5, r3
20004724:	18d2      	adds	r2, r2, r3
20004726:	920f      	str	r2, [sp, #60]	; 0x3c
20004728:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000472a:	2b00      	cmp	r3, #0
2000472c:	dd05      	ble.n	2000473a <_dtoa_r+0x7a2>
2000472e:	4659      	mov	r1, fp
20004730:	461a      	mov	r2, r3
20004732:	4620      	mov	r0, r4
20004734:	f001 ff8a 	bl	2000664c <__lshift>
20004738:	4683      	mov	fp, r0
2000473a:	f1ba 0f00 	cmp.w	sl, #0
2000473e:	dd05      	ble.n	2000474c <_dtoa_r+0x7b4>
20004740:	9906      	ldr	r1, [sp, #24]
20004742:	4652      	mov	r2, sl
20004744:	4620      	mov	r0, r4
20004746:	f001 ff81 	bl	2000664c <__lshift>
2000474a:	9006      	str	r0, [sp, #24]
2000474c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000474e:	2800      	cmp	r0, #0
20004750:	f040 8229 	bne.w	20004ba6 <_dtoa_r+0xc0e>
20004754:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004756:	9908      	ldr	r1, [sp, #32]
20004758:	2802      	cmp	r0, #2
2000475a:	bfd4      	ite	le
2000475c:	2300      	movle	r3, #0
2000475e:	2301      	movgt	r3, #1
20004760:	2900      	cmp	r1, #0
20004762:	bfcc      	ite	gt
20004764:	2300      	movgt	r3, #0
20004766:	f003 0301 	andle.w	r3, r3, #1
2000476a:	2b00      	cmp	r3, #0
2000476c:	f000 810c 	beq.w	20004988 <_dtoa_r+0x9f0>
20004770:	2900      	cmp	r1, #0
20004772:	f040 808c 	bne.w	2000488e <_dtoa_r+0x8f6>
20004776:	2205      	movs	r2, #5
20004778:	9906      	ldr	r1, [sp, #24]
2000477a:	9b08      	ldr	r3, [sp, #32]
2000477c:	4620      	mov	r0, r4
2000477e:	f002 f867 	bl	20006850 <__multadd>
20004782:	9006      	str	r0, [sp, #24]
20004784:	4658      	mov	r0, fp
20004786:	9906      	ldr	r1, [sp, #24]
20004788:	f001 fcf0 	bl	2000616c <__mcmp>
2000478c:	2800      	cmp	r0, #0
2000478e:	dd7e      	ble.n	2000488e <_dtoa_r+0x8f6>
20004790:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004792:	3601      	adds	r6, #1
20004794:	2700      	movs	r7, #0
20004796:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000479a:	2331      	movs	r3, #49	; 0x31
2000479c:	f805 3b01 	strb.w	r3, [r5], #1
200047a0:	9906      	ldr	r1, [sp, #24]
200047a2:	4620      	mov	r0, r4
200047a4:	f001 fe1c 	bl	200063e0 <_Bfree>
200047a8:	f1ba 0f00 	cmp.w	sl, #0
200047ac:	f000 80d5 	beq.w	2000495a <_dtoa_r+0x9c2>
200047b0:	1e3b      	subs	r3, r7, #0
200047b2:	bf18      	it	ne
200047b4:	2301      	movne	r3, #1
200047b6:	4557      	cmp	r7, sl
200047b8:	bf0c      	ite	eq
200047ba:	2300      	moveq	r3, #0
200047bc:	f003 0301 	andne.w	r3, r3, #1
200047c0:	2b00      	cmp	r3, #0
200047c2:	f040 80d0 	bne.w	20004966 <_dtoa_r+0x9ce>
200047c6:	4651      	mov	r1, sl
200047c8:	4620      	mov	r0, r4
200047ca:	f001 fe09 	bl	200063e0 <_Bfree>
200047ce:	9612      	str	r6, [sp, #72]	; 0x48
200047d0:	4620      	mov	r0, r4
200047d2:	4659      	mov	r1, fp
200047d4:	f001 fe04 	bl	200063e0 <_Bfree>
200047d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
200047da:	1c53      	adds	r3, r2, #1
200047dc:	2200      	movs	r2, #0
200047de:	702a      	strb	r2, [r5, #0]
200047e0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200047e2:	992e      	ldr	r1, [sp, #184]	; 0xb8
200047e4:	6003      	str	r3, [r0, #0]
200047e6:	2900      	cmp	r1, #0
200047e8:	f000 81d4 	beq.w	20004b94 <_dtoa_r+0xbfc>
200047ec:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200047ee:	9810      	ldr	r0, [sp, #64]	; 0x40
200047f0:	6015      	str	r5, [r2, #0]
200047f2:	e412      	b.n	2000401a <_dtoa_r+0x82>
200047f4:	2010      	movs	r0, #16
200047f6:	f001 f889 	bl	2000590c <malloc>
200047fa:	60c6      	str	r6, [r0, #12]
200047fc:	6046      	str	r6, [r0, #4]
200047fe:	6086      	str	r6, [r0, #8]
20004800:	6006      	str	r6, [r0, #0]
20004802:	4606      	mov	r6, r0
20004804:	6260      	str	r0, [r4, #36]	; 0x24
20004806:	f7ff bbd2 	b.w	20003fae <_dtoa_r+0x16>
2000480a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000480c:	4271      	negs	r1, r6
2000480e:	2200      	movs	r2, #0
20004810:	9115      	str	r1, [sp, #84]	; 0x54
20004812:	1b80      	subs	r0, r0, r6
20004814:	9217      	str	r2, [sp, #92]	; 0x5c
20004816:	900f      	str	r0, [sp, #60]	; 0x3c
20004818:	e48a      	b.n	20004130 <_dtoa_r+0x198>
2000481a:	2100      	movs	r1, #0
2000481c:	3e01      	subs	r6, #1
2000481e:	9118      	str	r1, [sp, #96]	; 0x60
20004820:	e472      	b.n	20004108 <_dtoa_r+0x170>
20004822:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004826:	f04f 0802 	mov.w	r8, #2
2000482a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000482e:	e521      	b.n	20004274 <_dtoa_r+0x2dc>
20004830:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004832:	2801      	cmp	r0, #1
20004834:	f340 826c 	ble.w	20004d10 <_dtoa_r+0xd78>
20004838:	9a08      	ldr	r2, [sp, #32]
2000483a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000483c:	1e53      	subs	r3, r2, #1
2000483e:	4298      	cmp	r0, r3
20004840:	f2c0 8258 	blt.w	20004cf4 <_dtoa_r+0xd5c>
20004844:	1ac7      	subs	r7, r0, r3
20004846:	9b08      	ldr	r3, [sp, #32]
20004848:	2b00      	cmp	r3, #0
2000484a:	bfa8      	it	ge
2000484c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000484e:	f2c0 8273 	blt.w	20004d38 <_dtoa_r+0xda0>
20004852:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004854:	4620      	mov	r0, r4
20004856:	2101      	movs	r1, #1
20004858:	449a      	add	sl, r3
2000485a:	18d2      	adds	r2, r2, r3
2000485c:	920f      	str	r2, [sp, #60]	; 0x3c
2000485e:	f001 ffed 	bl	2000683c <__i2b>
20004862:	900c      	str	r0, [sp, #48]	; 0x30
20004864:	e708      	b.n	20004678 <_dtoa_r+0x6e0>
20004866:	9b08      	ldr	r3, [sp, #32]
20004868:	b973      	cbnz	r3, 20004888 <_dtoa_r+0x8f0>
2000486a:	f240 0300 	movw	r3, #0
2000486e:	2200      	movs	r2, #0
20004870:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004878:	f003 f890 	bl	2000799c <__aeabi_dmul>
2000487c:	4642      	mov	r2, r8
2000487e:	464b      	mov	r3, r9
20004880:	f003 fb12 	bl	20007ea8 <__aeabi_dcmpge>
20004884:	2800      	cmp	r0, #0
20004886:	d06a      	beq.n	2000495e <_dtoa_r+0x9c6>
20004888:	2200      	movs	r2, #0
2000488a:	9206      	str	r2, [sp, #24]
2000488c:	920c      	str	r2, [sp, #48]	; 0x30
2000488e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20004890:	2700      	movs	r7, #0
20004892:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004896:	43de      	mvns	r6, r3
20004898:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000489a:	e781      	b.n	200047a0 <_dtoa_r+0x808>
2000489c:	2100      	movs	r1, #0
2000489e:	9116      	str	r1, [sp, #88]	; 0x58
200048a0:	982b      	ldr	r0, [sp, #172]	; 0xac
200048a2:	2800      	cmp	r0, #0
200048a4:	f340 819f 	ble.w	20004be6 <_dtoa_r+0xc4e>
200048a8:	982b      	ldr	r0, [sp, #172]	; 0xac
200048aa:	4601      	mov	r1, r0
200048ac:	9011      	str	r0, [sp, #68]	; 0x44
200048ae:	9008      	str	r0, [sp, #32]
200048b0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200048b2:	2200      	movs	r2, #0
200048b4:	2917      	cmp	r1, #23
200048b6:	606a      	str	r2, [r5, #4]
200048b8:	f240 82ab 	bls.w	20004e12 <_dtoa_r+0xe7a>
200048bc:	2304      	movs	r3, #4
200048be:	005b      	lsls	r3, r3, #1
200048c0:	3201      	adds	r2, #1
200048c2:	f103 0014 	add.w	r0, r3, #20
200048c6:	4288      	cmp	r0, r1
200048c8:	d9f9      	bls.n	200048be <_dtoa_r+0x926>
200048ca:	9b08      	ldr	r3, [sp, #32]
200048cc:	606a      	str	r2, [r5, #4]
200048ce:	2b0e      	cmp	r3, #14
200048d0:	bf8c      	ite	hi
200048d2:	2700      	movhi	r7, #0
200048d4:	f007 0701 	andls.w	r7, r7, #1
200048d8:	e49d      	b.n	20004216 <_dtoa_r+0x27e>
200048da:	2201      	movs	r2, #1
200048dc:	9216      	str	r2, [sp, #88]	; 0x58
200048de:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200048e0:	18f3      	adds	r3, r6, r3
200048e2:	9311      	str	r3, [sp, #68]	; 0x44
200048e4:	1c59      	adds	r1, r3, #1
200048e6:	2900      	cmp	r1, #0
200048e8:	bfc8      	it	gt
200048ea:	9108      	strgt	r1, [sp, #32]
200048ec:	dce0      	bgt.n	200048b0 <_dtoa_r+0x918>
200048ee:	290e      	cmp	r1, #14
200048f0:	bf8c      	ite	hi
200048f2:	2700      	movhi	r7, #0
200048f4:	f007 0701 	andls.w	r7, r7, #1
200048f8:	9108      	str	r1, [sp, #32]
200048fa:	e489      	b.n	20004210 <_dtoa_r+0x278>
200048fc:	2301      	movs	r3, #1
200048fe:	9316      	str	r3, [sp, #88]	; 0x58
20004900:	e7ce      	b.n	200048a0 <_dtoa_r+0x908>
20004902:	2200      	movs	r2, #0
20004904:	9216      	str	r2, [sp, #88]	; 0x58
20004906:	e7ea      	b.n	200048de <_dtoa_r+0x946>
20004908:	f04f 33ff 	mov.w	r3, #4294967295
2000490c:	2700      	movs	r7, #0
2000490e:	2001      	movs	r0, #1
20004910:	9311      	str	r3, [sp, #68]	; 0x44
20004912:	9016      	str	r0, [sp, #88]	; 0x58
20004914:	9308      	str	r3, [sp, #32]
20004916:	972b      	str	r7, [sp, #172]	; 0xac
20004918:	e47a      	b.n	20004210 <_dtoa_r+0x278>
2000491a:	f1b8 0f00 	cmp.w	r8, #0
2000491e:	f47f aef2 	bne.w	20004706 <_dtoa_r+0x76e>
20004922:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20004926:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000492a:	2b00      	cmp	r3, #0
2000492c:	f47f aeeb 	bne.w	20004706 <_dtoa_r+0x76e>
20004930:	f240 0300 	movw	r3, #0
20004934:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20004938:	ea09 0303 	and.w	r3, r9, r3
2000493c:	2b00      	cmp	r3, #0
2000493e:	f43f aee2 	beq.w	20004706 <_dtoa_r+0x76e>
20004942:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004944:	f10a 0a01 	add.w	sl, sl, #1
20004948:	2701      	movs	r7, #1
2000494a:	3201      	adds	r2, #1
2000494c:	920f      	str	r2, [sp, #60]	; 0x3c
2000494e:	e6db      	b.n	20004708 <_dtoa_r+0x770>
20004950:	4635      	mov	r5, r6
20004952:	465c      	mov	r4, fp
20004954:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004956:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000495a:	9612      	str	r6, [sp, #72]	; 0x48
2000495c:	e738      	b.n	200047d0 <_dtoa_r+0x838>
2000495e:	2000      	movs	r0, #0
20004960:	9006      	str	r0, [sp, #24]
20004962:	900c      	str	r0, [sp, #48]	; 0x30
20004964:	e714      	b.n	20004790 <_dtoa_r+0x7f8>
20004966:	4639      	mov	r1, r7
20004968:	4620      	mov	r0, r4
2000496a:	f001 fd39 	bl	200063e0 <_Bfree>
2000496e:	e72a      	b.n	200047c6 <_dtoa_r+0x82e>
20004970:	f1c3 0320 	rsb	r3, r3, #32
20004974:	2b04      	cmp	r3, #4
20004976:	f340 8254 	ble.w	20004e22 <_dtoa_r+0xe8a>
2000497a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000497c:	3b04      	subs	r3, #4
2000497e:	449a      	add	sl, r3
20004980:	18ed      	adds	r5, r5, r3
20004982:	18c9      	adds	r1, r1, r3
20004984:	910f      	str	r1, [sp, #60]	; 0x3c
20004986:	e6cf      	b.n	20004728 <_dtoa_r+0x790>
20004988:	9916      	ldr	r1, [sp, #88]	; 0x58
2000498a:	2900      	cmp	r1, #0
2000498c:	f000 8131 	beq.w	20004bf2 <_dtoa_r+0xc5a>
20004990:	2d00      	cmp	r5, #0
20004992:	dd05      	ble.n	200049a0 <_dtoa_r+0xa08>
20004994:	990c      	ldr	r1, [sp, #48]	; 0x30
20004996:	462a      	mov	r2, r5
20004998:	4620      	mov	r0, r4
2000499a:	f001 fe57 	bl	2000664c <__lshift>
2000499e:	900c      	str	r0, [sp, #48]	; 0x30
200049a0:	2f00      	cmp	r7, #0
200049a2:	f040 81ea 	bne.w	20004d7a <_dtoa_r+0xde2>
200049a6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200049aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
200049ac:	2301      	movs	r3, #1
200049ae:	f008 0001 	and.w	r0, r8, #1
200049b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200049b4:	9011      	str	r0, [sp, #68]	; 0x44
200049b6:	950f      	str	r5, [sp, #60]	; 0x3c
200049b8:	461d      	mov	r5, r3
200049ba:	960c      	str	r6, [sp, #48]	; 0x30
200049bc:	9906      	ldr	r1, [sp, #24]
200049be:	4658      	mov	r0, fp
200049c0:	f7ff fa5a 	bl	20003e78 <quorem>
200049c4:	4639      	mov	r1, r7
200049c6:	3030      	adds	r0, #48	; 0x30
200049c8:	900b      	str	r0, [sp, #44]	; 0x2c
200049ca:	4658      	mov	r0, fp
200049cc:	f001 fbce 	bl	2000616c <__mcmp>
200049d0:	9906      	ldr	r1, [sp, #24]
200049d2:	4652      	mov	r2, sl
200049d4:	4606      	mov	r6, r0
200049d6:	4620      	mov	r0, r4
200049d8:	f001 fdbc 	bl	20006554 <__mdiff>
200049dc:	68c3      	ldr	r3, [r0, #12]
200049de:	4680      	mov	r8, r0
200049e0:	2b00      	cmp	r3, #0
200049e2:	d03d      	beq.n	20004a60 <_dtoa_r+0xac8>
200049e4:	f04f 0901 	mov.w	r9, #1
200049e8:	4641      	mov	r1, r8
200049ea:	4620      	mov	r0, r4
200049ec:	f001 fcf8 	bl	200063e0 <_Bfree>
200049f0:	992a      	ldr	r1, [sp, #168]	; 0xa8
200049f2:	ea59 0101 	orrs.w	r1, r9, r1
200049f6:	d103      	bne.n	20004a00 <_dtoa_r+0xa68>
200049f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200049fa:	2a00      	cmp	r2, #0
200049fc:	f000 81eb 	beq.w	20004dd6 <_dtoa_r+0xe3e>
20004a00:	2e00      	cmp	r6, #0
20004a02:	f2c0 819e 	blt.w	20004d42 <_dtoa_r+0xdaa>
20004a06:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20004a08:	4332      	orrs	r2, r6
20004a0a:	d103      	bne.n	20004a14 <_dtoa_r+0xa7c>
20004a0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004a0e:	2b00      	cmp	r3, #0
20004a10:	f000 8197 	beq.w	20004d42 <_dtoa_r+0xdaa>
20004a14:	f1b9 0f00 	cmp.w	r9, #0
20004a18:	f300 81ce 	bgt.w	20004db8 <_dtoa_r+0xe20>
20004a1c:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004a1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004a20:	f801 2b01 	strb.w	r2, [r1], #1
20004a24:	9b08      	ldr	r3, [sp, #32]
20004a26:	910f      	str	r1, [sp, #60]	; 0x3c
20004a28:	429d      	cmp	r5, r3
20004a2a:	f000 81c2 	beq.w	20004db2 <_dtoa_r+0xe1a>
20004a2e:	4659      	mov	r1, fp
20004a30:	220a      	movs	r2, #10
20004a32:	2300      	movs	r3, #0
20004a34:	4620      	mov	r0, r4
20004a36:	f001 ff0b 	bl	20006850 <__multadd>
20004a3a:	4557      	cmp	r7, sl
20004a3c:	4639      	mov	r1, r7
20004a3e:	4683      	mov	fp, r0
20004a40:	d014      	beq.n	20004a6c <_dtoa_r+0xad4>
20004a42:	220a      	movs	r2, #10
20004a44:	2300      	movs	r3, #0
20004a46:	4620      	mov	r0, r4
20004a48:	3501      	adds	r5, #1
20004a4a:	f001 ff01 	bl	20006850 <__multadd>
20004a4e:	4651      	mov	r1, sl
20004a50:	220a      	movs	r2, #10
20004a52:	2300      	movs	r3, #0
20004a54:	4607      	mov	r7, r0
20004a56:	4620      	mov	r0, r4
20004a58:	f001 fefa 	bl	20006850 <__multadd>
20004a5c:	4682      	mov	sl, r0
20004a5e:	e7ad      	b.n	200049bc <_dtoa_r+0xa24>
20004a60:	4658      	mov	r0, fp
20004a62:	4641      	mov	r1, r8
20004a64:	f001 fb82 	bl	2000616c <__mcmp>
20004a68:	4681      	mov	r9, r0
20004a6a:	e7bd      	b.n	200049e8 <_dtoa_r+0xa50>
20004a6c:	4620      	mov	r0, r4
20004a6e:	220a      	movs	r2, #10
20004a70:	2300      	movs	r3, #0
20004a72:	3501      	adds	r5, #1
20004a74:	f001 feec 	bl	20006850 <__multadd>
20004a78:	4607      	mov	r7, r0
20004a7a:	4682      	mov	sl, r0
20004a7c:	e79e      	b.n	200049bc <_dtoa_r+0xa24>
20004a7e:	9612      	str	r6, [sp, #72]	; 0x48
20004a80:	f8dd c020 	ldr.w	ip, [sp, #32]
20004a84:	e459      	b.n	2000433a <_dtoa_r+0x3a2>
20004a86:	4275      	negs	r5, r6
20004a88:	2d00      	cmp	r5, #0
20004a8a:	f040 8101 	bne.w	20004c90 <_dtoa_r+0xcf8>
20004a8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004a92:	f04f 0802 	mov.w	r8, #2
20004a96:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004a9a:	e40c      	b.n	200042b6 <_dtoa_r+0x31e>
20004a9c:	f648 1120 	movw	r1, #35104	; 0x8920
20004aa0:	4642      	mov	r2, r8
20004aa2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004aa6:	464b      	mov	r3, r9
20004aa8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20004aac:	f8cd c00c 	str.w	ip, [sp, #12]
20004ab0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004ab2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20004ab6:	f002 ff71 	bl	2000799c <__aeabi_dmul>
20004aba:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20004abe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004ac2:	f003 fa05 	bl	20007ed0 <__aeabi_d2iz>
20004ac6:	4607      	mov	r7, r0
20004ac8:	f002 ff02 	bl	200078d0 <__aeabi_i2d>
20004acc:	460b      	mov	r3, r1
20004ace:	4602      	mov	r2, r0
20004ad0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004ad4:	f002 fdae 	bl	20007634 <__aeabi_dsub>
20004ad8:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004adc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004ae0:	f805 3b01 	strb.w	r3, [r5], #1
20004ae4:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004ae8:	f1bc 0f01 	cmp.w	ip, #1
20004aec:	d029      	beq.n	20004b42 <_dtoa_r+0xbaa>
20004aee:	46d1      	mov	r9, sl
20004af0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004af4:	46b2      	mov	sl, r6
20004af6:	9e10      	ldr	r6, [sp, #64]	; 0x40
20004af8:	951c      	str	r5, [sp, #112]	; 0x70
20004afa:	2701      	movs	r7, #1
20004afc:	4665      	mov	r5, ip
20004afe:	46a0      	mov	r8, r4
20004b00:	f240 0300 	movw	r3, #0
20004b04:	2200      	movs	r2, #0
20004b06:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004b0a:	f002 ff47 	bl	2000799c <__aeabi_dmul>
20004b0e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004b12:	f003 f9dd 	bl	20007ed0 <__aeabi_d2iz>
20004b16:	4604      	mov	r4, r0
20004b18:	f002 feda 	bl	200078d0 <__aeabi_i2d>
20004b1c:	3430      	adds	r4, #48	; 0x30
20004b1e:	4602      	mov	r2, r0
20004b20:	460b      	mov	r3, r1
20004b22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b26:	f002 fd85 	bl	20007634 <__aeabi_dsub>
20004b2a:	55f4      	strb	r4, [r6, r7]
20004b2c:	3701      	adds	r7, #1
20004b2e:	42af      	cmp	r7, r5
20004b30:	d1e6      	bne.n	20004b00 <_dtoa_r+0xb68>
20004b32:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20004b34:	3f01      	subs	r7, #1
20004b36:	4656      	mov	r6, sl
20004b38:	4644      	mov	r4, r8
20004b3a:	46ca      	mov	sl, r9
20004b3c:	19ed      	adds	r5, r5, r7
20004b3e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004b42:	f240 0300 	movw	r3, #0
20004b46:	2200      	movs	r2, #0
20004b48:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20004b4c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20004b50:	f002 fd72 	bl	20007638 <__adddf3>
20004b54:	4602      	mov	r2, r0
20004b56:	460b      	mov	r3, r1
20004b58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b5c:	f003 f9ae 	bl	20007ebc <__aeabi_dcmpgt>
20004b60:	b9f0      	cbnz	r0, 20004ba0 <_dtoa_r+0xc08>
20004b62:	f240 0100 	movw	r1, #0
20004b66:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20004b6a:	2000      	movs	r0, #0
20004b6c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004b70:	f002 fd60 	bl	20007634 <__aeabi_dsub>
20004b74:	4602      	mov	r2, r0
20004b76:	460b      	mov	r3, r1
20004b78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b7c:	f003 f980 	bl	20007e80 <__aeabi_dcmplt>
20004b80:	2800      	cmp	r0, #0
20004b82:	f43f acac 	beq.w	200044de <_dtoa_r+0x546>
20004b86:	462b      	mov	r3, r5
20004b88:	461d      	mov	r5, r3
20004b8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20004b8e:	2a30      	cmp	r2, #48	; 0x30
20004b90:	d0fa      	beq.n	20004b88 <_dtoa_r+0xbf0>
20004b92:	e61d      	b.n	200047d0 <_dtoa_r+0x838>
20004b94:	9810      	ldr	r0, [sp, #64]	; 0x40
20004b96:	f7ff ba40 	b.w	2000401a <_dtoa_r+0x82>
20004b9a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004b9e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004ba0:	9e12      	ldr	r6, [sp, #72]	; 0x48
20004ba2:	9910      	ldr	r1, [sp, #64]	; 0x40
20004ba4:	e550      	b.n	20004648 <_dtoa_r+0x6b0>
20004ba6:	4658      	mov	r0, fp
20004ba8:	9906      	ldr	r1, [sp, #24]
20004baa:	f001 fadf 	bl	2000616c <__mcmp>
20004bae:	2800      	cmp	r0, #0
20004bb0:	f6bf add0 	bge.w	20004754 <_dtoa_r+0x7bc>
20004bb4:	4659      	mov	r1, fp
20004bb6:	4620      	mov	r0, r4
20004bb8:	220a      	movs	r2, #10
20004bba:	2300      	movs	r3, #0
20004bbc:	f001 fe48 	bl	20006850 <__multadd>
20004bc0:	9916      	ldr	r1, [sp, #88]	; 0x58
20004bc2:	3e01      	subs	r6, #1
20004bc4:	4683      	mov	fp, r0
20004bc6:	2900      	cmp	r1, #0
20004bc8:	f040 8119 	bne.w	20004dfe <_dtoa_r+0xe66>
20004bcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
20004bce:	9208      	str	r2, [sp, #32]
20004bd0:	e5c0      	b.n	20004754 <_dtoa_r+0x7bc>
20004bd2:	9806      	ldr	r0, [sp, #24]
20004bd4:	6903      	ldr	r3, [r0, #16]
20004bd6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20004bda:	6918      	ldr	r0, [r3, #16]
20004bdc:	f001 fa74 	bl	200060c8 <__hi0bits>
20004be0:	f1c0 0320 	rsb	r3, r0, #32
20004be4:	e595      	b.n	20004712 <_dtoa_r+0x77a>
20004be6:	2101      	movs	r1, #1
20004be8:	9111      	str	r1, [sp, #68]	; 0x44
20004bea:	9108      	str	r1, [sp, #32]
20004bec:	912b      	str	r1, [sp, #172]	; 0xac
20004bee:	f7ff bb0f 	b.w	20004210 <_dtoa_r+0x278>
20004bf2:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004bf4:	46b1      	mov	r9, r6
20004bf6:	9f16      	ldr	r7, [sp, #88]	; 0x58
20004bf8:	46aa      	mov	sl, r5
20004bfa:	f8dd 8018 	ldr.w	r8, [sp, #24]
20004bfe:	9e08      	ldr	r6, [sp, #32]
20004c00:	e002      	b.n	20004c08 <_dtoa_r+0xc70>
20004c02:	f001 fe25 	bl	20006850 <__multadd>
20004c06:	4683      	mov	fp, r0
20004c08:	4641      	mov	r1, r8
20004c0a:	4658      	mov	r0, fp
20004c0c:	f7ff f934 	bl	20003e78 <quorem>
20004c10:	3501      	adds	r5, #1
20004c12:	220a      	movs	r2, #10
20004c14:	2300      	movs	r3, #0
20004c16:	4659      	mov	r1, fp
20004c18:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20004c1c:	f80a c007 	strb.w	ip, [sl, r7]
20004c20:	3701      	adds	r7, #1
20004c22:	4620      	mov	r0, r4
20004c24:	42be      	cmp	r6, r7
20004c26:	dcec      	bgt.n	20004c02 <_dtoa_r+0xc6a>
20004c28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004c2c:	464e      	mov	r6, r9
20004c2e:	2700      	movs	r7, #0
20004c30:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004c34:	4659      	mov	r1, fp
20004c36:	2201      	movs	r2, #1
20004c38:	4620      	mov	r0, r4
20004c3a:	f001 fd07 	bl	2000664c <__lshift>
20004c3e:	9906      	ldr	r1, [sp, #24]
20004c40:	4683      	mov	fp, r0
20004c42:	f001 fa93 	bl	2000616c <__mcmp>
20004c46:	2800      	cmp	r0, #0
20004c48:	dd0f      	ble.n	20004c6a <_dtoa_r+0xcd2>
20004c4a:	9910      	ldr	r1, [sp, #64]	; 0x40
20004c4c:	e000      	b.n	20004c50 <_dtoa_r+0xcb8>
20004c4e:	461d      	mov	r5, r3
20004c50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004c54:	1e6b      	subs	r3, r5, #1
20004c56:	2a39      	cmp	r2, #57	; 0x39
20004c58:	f040 808c 	bne.w	20004d74 <_dtoa_r+0xddc>
20004c5c:	428b      	cmp	r3, r1
20004c5e:	d1f6      	bne.n	20004c4e <_dtoa_r+0xcb6>
20004c60:	9910      	ldr	r1, [sp, #64]	; 0x40
20004c62:	2331      	movs	r3, #49	; 0x31
20004c64:	3601      	adds	r6, #1
20004c66:	700b      	strb	r3, [r1, #0]
20004c68:	e59a      	b.n	200047a0 <_dtoa_r+0x808>
20004c6a:	d103      	bne.n	20004c74 <_dtoa_r+0xcdc>
20004c6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004c6e:	f010 0f01 	tst.w	r0, #1
20004c72:	d1ea      	bne.n	20004c4a <_dtoa_r+0xcb2>
20004c74:	462b      	mov	r3, r5
20004c76:	461d      	mov	r5, r3
20004c78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20004c7c:	2a30      	cmp	r2, #48	; 0x30
20004c7e:	d0fa      	beq.n	20004c76 <_dtoa_r+0xcde>
20004c80:	e58e      	b.n	200047a0 <_dtoa_r+0x808>
20004c82:	4659      	mov	r1, fp
20004c84:	9a15      	ldr	r2, [sp, #84]	; 0x54
20004c86:	4620      	mov	r0, r4
20004c88:	f001 fe26 	bl	200068d8 <__pow5mult>
20004c8c:	4683      	mov	fp, r0
20004c8e:	e528      	b.n	200046e2 <_dtoa_r+0x74a>
20004c90:	f005 030f 	and.w	r3, r5, #15
20004c94:	f648 1220 	movw	r2, #35104	; 0x8920
20004c98:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004c9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004ca0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20004ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
20004ca8:	f002 fe78 	bl	2000799c <__aeabi_dmul>
20004cac:	112d      	asrs	r5, r5, #4
20004cae:	bf08      	it	eq
20004cb0:	f04f 0802 	moveq.w	r8, #2
20004cb4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004cb8:	f43f aafd 	beq.w	200042b6 <_dtoa_r+0x31e>
20004cbc:	f648 17f8 	movw	r7, #35320	; 0x89f8
20004cc0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004cc4:	f04f 0802 	mov.w	r8, #2
20004cc8:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004ccc:	f015 0f01 	tst.w	r5, #1
20004cd0:	4610      	mov	r0, r2
20004cd2:	4619      	mov	r1, r3
20004cd4:	d007      	beq.n	20004ce6 <_dtoa_r+0xd4e>
20004cd6:	e9d7 2300 	ldrd	r2, r3, [r7]
20004cda:	f108 0801 	add.w	r8, r8, #1
20004cde:	f002 fe5d 	bl	2000799c <__aeabi_dmul>
20004ce2:	4602      	mov	r2, r0
20004ce4:	460b      	mov	r3, r1
20004ce6:	3708      	adds	r7, #8
20004ce8:	106d      	asrs	r5, r5, #1
20004cea:	d1ef      	bne.n	20004ccc <_dtoa_r+0xd34>
20004cec:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20004cf0:	f7ff bae1 	b.w	200042b6 <_dtoa_r+0x31e>
20004cf4:	9915      	ldr	r1, [sp, #84]	; 0x54
20004cf6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20004cf8:	1a5b      	subs	r3, r3, r1
20004cfa:	18c9      	adds	r1, r1, r3
20004cfc:	18d2      	adds	r2, r2, r3
20004cfe:	9115      	str	r1, [sp, #84]	; 0x54
20004d00:	9217      	str	r2, [sp, #92]	; 0x5c
20004d02:	e5a0      	b.n	20004846 <_dtoa_r+0x8ae>
20004d04:	4659      	mov	r1, fp
20004d06:	4620      	mov	r0, r4
20004d08:	f001 fde6 	bl	200068d8 <__pow5mult>
20004d0c:	4683      	mov	fp, r0
20004d0e:	e4e8      	b.n	200046e2 <_dtoa_r+0x74a>
20004d10:	9919      	ldr	r1, [sp, #100]	; 0x64
20004d12:	2900      	cmp	r1, #0
20004d14:	d047      	beq.n	20004da6 <_dtoa_r+0xe0e>
20004d16:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20004d1a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004d1c:	3303      	adds	r3, #3
20004d1e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004d20:	e597      	b.n	20004852 <_dtoa_r+0x8ba>
20004d22:	3201      	adds	r2, #1
20004d24:	b2d2      	uxtb	r2, r2
20004d26:	e49d      	b.n	20004664 <_dtoa_r+0x6cc>
20004d28:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004d2c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20004d30:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20004d32:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004d34:	f7ff bbd3 	b.w	200044de <_dtoa_r+0x546>
20004d38:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004d3a:	2300      	movs	r3, #0
20004d3c:	9808      	ldr	r0, [sp, #32]
20004d3e:	1a0d      	subs	r5, r1, r0
20004d40:	e587      	b.n	20004852 <_dtoa_r+0x8ba>
20004d42:	f1b9 0f00 	cmp.w	r9, #0
20004d46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004d48:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004d4a:	dd0f      	ble.n	20004d6c <_dtoa_r+0xdd4>
20004d4c:	4659      	mov	r1, fp
20004d4e:	2201      	movs	r2, #1
20004d50:	4620      	mov	r0, r4
20004d52:	f001 fc7b 	bl	2000664c <__lshift>
20004d56:	9906      	ldr	r1, [sp, #24]
20004d58:	4683      	mov	fp, r0
20004d5a:	f001 fa07 	bl	2000616c <__mcmp>
20004d5e:	2800      	cmp	r0, #0
20004d60:	dd47      	ble.n	20004df2 <_dtoa_r+0xe5a>
20004d62:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d64:	2939      	cmp	r1, #57	; 0x39
20004d66:	d031      	beq.n	20004dcc <_dtoa_r+0xe34>
20004d68:	3101      	adds	r1, #1
20004d6a:	910b      	str	r1, [sp, #44]	; 0x2c
20004d6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004d6e:	f805 2b01 	strb.w	r2, [r5], #1
20004d72:	e515      	b.n	200047a0 <_dtoa_r+0x808>
20004d74:	3201      	adds	r2, #1
20004d76:	701a      	strb	r2, [r3, #0]
20004d78:	e512      	b.n	200047a0 <_dtoa_r+0x808>
20004d7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004d7c:	4620      	mov	r0, r4
20004d7e:	6851      	ldr	r1, [r2, #4]
20004d80:	f001 fb4a 	bl	20006418 <_Balloc>
20004d84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20004d86:	f103 010c 	add.w	r1, r3, #12
20004d8a:	691a      	ldr	r2, [r3, #16]
20004d8c:	3202      	adds	r2, #2
20004d8e:	0092      	lsls	r2, r2, #2
20004d90:	4605      	mov	r5, r0
20004d92:	300c      	adds	r0, #12
20004d94:	f7fd f9e0 	bl	20002158 <memcpy>
20004d98:	4620      	mov	r0, r4
20004d9a:	4629      	mov	r1, r5
20004d9c:	2201      	movs	r2, #1
20004d9e:	f001 fc55 	bl	2000664c <__lshift>
20004da2:	4682      	mov	sl, r0
20004da4:	e601      	b.n	200049aa <_dtoa_r+0xa12>
20004da6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20004da8:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004daa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004dac:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20004db0:	e54f      	b.n	20004852 <_dtoa_r+0x8ba>
20004db2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004db4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004db6:	e73d      	b.n	20004c34 <_dtoa_r+0xc9c>
20004db8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004dba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004dbc:	2b39      	cmp	r3, #57	; 0x39
20004dbe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004dc0:	d004      	beq.n	20004dcc <_dtoa_r+0xe34>
20004dc2:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004dc4:	1c43      	adds	r3, r0, #1
20004dc6:	f805 3b01 	strb.w	r3, [r5], #1
20004dca:	e4e9      	b.n	200047a0 <_dtoa_r+0x808>
20004dcc:	2339      	movs	r3, #57	; 0x39
20004dce:	f805 3b01 	strb.w	r3, [r5], #1
20004dd2:	9910      	ldr	r1, [sp, #64]	; 0x40
20004dd4:	e73c      	b.n	20004c50 <_dtoa_r+0xcb8>
20004dd6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004dd8:	4633      	mov	r3, r6
20004dda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004ddc:	2839      	cmp	r0, #57	; 0x39
20004dde:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004de0:	d0f4      	beq.n	20004dcc <_dtoa_r+0xe34>
20004de2:	2b00      	cmp	r3, #0
20004de4:	dd01      	ble.n	20004dea <_dtoa_r+0xe52>
20004de6:	3001      	adds	r0, #1
20004de8:	900b      	str	r0, [sp, #44]	; 0x2c
20004dea:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004dec:	f805 1b01 	strb.w	r1, [r5], #1
20004df0:	e4d6      	b.n	200047a0 <_dtoa_r+0x808>
20004df2:	d1bb      	bne.n	20004d6c <_dtoa_r+0xdd4>
20004df4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004df6:	f010 0f01 	tst.w	r0, #1
20004dfa:	d0b7      	beq.n	20004d6c <_dtoa_r+0xdd4>
20004dfc:	e7b1      	b.n	20004d62 <_dtoa_r+0xdca>
20004dfe:	2300      	movs	r3, #0
20004e00:	990c      	ldr	r1, [sp, #48]	; 0x30
20004e02:	4620      	mov	r0, r4
20004e04:	220a      	movs	r2, #10
20004e06:	f001 fd23 	bl	20006850 <__multadd>
20004e0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004e0c:	9308      	str	r3, [sp, #32]
20004e0e:	900c      	str	r0, [sp, #48]	; 0x30
20004e10:	e4a0      	b.n	20004754 <_dtoa_r+0x7bc>
20004e12:	9908      	ldr	r1, [sp, #32]
20004e14:	290e      	cmp	r1, #14
20004e16:	bf8c      	ite	hi
20004e18:	2700      	movhi	r7, #0
20004e1a:	f007 0701 	andls.w	r7, r7, #1
20004e1e:	f7ff b9fa 	b.w	20004216 <_dtoa_r+0x27e>
20004e22:	f43f ac81 	beq.w	20004728 <_dtoa_r+0x790>
20004e26:	331c      	adds	r3, #28
20004e28:	e479      	b.n	2000471e <_dtoa_r+0x786>
20004e2a:	2701      	movs	r7, #1
20004e2c:	f7ff b98a 	b.w	20004144 <_dtoa_r+0x1ac>

20004e30 <_fflush_r>:
20004e30:	690b      	ldr	r3, [r1, #16]
20004e32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20004e36:	460c      	mov	r4, r1
20004e38:	4680      	mov	r8, r0
20004e3a:	2b00      	cmp	r3, #0
20004e3c:	d071      	beq.n	20004f22 <_fflush_r+0xf2>
20004e3e:	b110      	cbz	r0, 20004e46 <_fflush_r+0x16>
20004e40:	6983      	ldr	r3, [r0, #24]
20004e42:	2b00      	cmp	r3, #0
20004e44:	d078      	beq.n	20004f38 <_fflush_r+0x108>
20004e46:	f648 0378 	movw	r3, #34936	; 0x8878
20004e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e4e:	429c      	cmp	r4, r3
20004e50:	bf08      	it	eq
20004e52:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20004e56:	d010      	beq.n	20004e7a <_fflush_r+0x4a>
20004e58:	f648 0398 	movw	r3, #34968	; 0x8898
20004e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e60:	429c      	cmp	r4, r3
20004e62:	bf08      	it	eq
20004e64:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20004e68:	d007      	beq.n	20004e7a <_fflush_r+0x4a>
20004e6a:	f648 03b8 	movw	r3, #35000	; 0x88b8
20004e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e72:	429c      	cmp	r4, r3
20004e74:	bf08      	it	eq
20004e76:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20004e7a:	89a3      	ldrh	r3, [r4, #12]
20004e7c:	b21a      	sxth	r2, r3
20004e7e:	f012 0f08 	tst.w	r2, #8
20004e82:	d135      	bne.n	20004ef0 <_fflush_r+0xc0>
20004e84:	6862      	ldr	r2, [r4, #4]
20004e86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20004e8a:	81a3      	strh	r3, [r4, #12]
20004e8c:	2a00      	cmp	r2, #0
20004e8e:	dd5e      	ble.n	20004f4e <_fflush_r+0x11e>
20004e90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20004e92:	2e00      	cmp	r6, #0
20004e94:	d045      	beq.n	20004f22 <_fflush_r+0xf2>
20004e96:	b29b      	uxth	r3, r3
20004e98:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20004e9c:	bf18      	it	ne
20004e9e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20004ea0:	d059      	beq.n	20004f56 <_fflush_r+0x126>
20004ea2:	f013 0f04 	tst.w	r3, #4
20004ea6:	d14a      	bne.n	20004f3e <_fflush_r+0x10e>
20004ea8:	2300      	movs	r3, #0
20004eaa:	4640      	mov	r0, r8
20004eac:	6a21      	ldr	r1, [r4, #32]
20004eae:	462a      	mov	r2, r5
20004eb0:	47b0      	blx	r6
20004eb2:	4285      	cmp	r5, r0
20004eb4:	d138      	bne.n	20004f28 <_fflush_r+0xf8>
20004eb6:	89a1      	ldrh	r1, [r4, #12]
20004eb8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20004ebc:	6922      	ldr	r2, [r4, #16]
20004ebe:	f2c0 0300 	movt	r3, #0
20004ec2:	ea01 0303 	and.w	r3, r1, r3
20004ec6:	2100      	movs	r1, #0
20004ec8:	6061      	str	r1, [r4, #4]
20004eca:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20004ece:	6b61      	ldr	r1, [r4, #52]	; 0x34
20004ed0:	81a3      	strh	r3, [r4, #12]
20004ed2:	6022      	str	r2, [r4, #0]
20004ed4:	bf18      	it	ne
20004ed6:	6565      	strne	r5, [r4, #84]	; 0x54
20004ed8:	b319      	cbz	r1, 20004f22 <_fflush_r+0xf2>
20004eda:	f104 0344 	add.w	r3, r4, #68	; 0x44
20004ede:	4299      	cmp	r1, r3
20004ee0:	d002      	beq.n	20004ee8 <_fflush_r+0xb8>
20004ee2:	4640      	mov	r0, r8
20004ee4:	f000 f998 	bl	20005218 <_free_r>
20004ee8:	2000      	movs	r0, #0
20004eea:	6360      	str	r0, [r4, #52]	; 0x34
20004eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20004ef0:	6926      	ldr	r6, [r4, #16]
20004ef2:	b1b6      	cbz	r6, 20004f22 <_fflush_r+0xf2>
20004ef4:	6825      	ldr	r5, [r4, #0]
20004ef6:	6026      	str	r6, [r4, #0]
20004ef8:	1bad      	subs	r5, r5, r6
20004efa:	f012 0f03 	tst.w	r2, #3
20004efe:	bf0c      	ite	eq
20004f00:	6963      	ldreq	r3, [r4, #20]
20004f02:	2300      	movne	r3, #0
20004f04:	60a3      	str	r3, [r4, #8]
20004f06:	e00a      	b.n	20004f1e <_fflush_r+0xee>
20004f08:	4632      	mov	r2, r6
20004f0a:	462b      	mov	r3, r5
20004f0c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20004f0e:	4640      	mov	r0, r8
20004f10:	6a21      	ldr	r1, [r4, #32]
20004f12:	47b8      	blx	r7
20004f14:	2800      	cmp	r0, #0
20004f16:	ebc0 0505 	rsb	r5, r0, r5
20004f1a:	4406      	add	r6, r0
20004f1c:	dd04      	ble.n	20004f28 <_fflush_r+0xf8>
20004f1e:	2d00      	cmp	r5, #0
20004f20:	dcf2      	bgt.n	20004f08 <_fflush_r+0xd8>
20004f22:	2000      	movs	r0, #0
20004f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20004f28:	89a3      	ldrh	r3, [r4, #12]
20004f2a:	f04f 30ff 	mov.w	r0, #4294967295
20004f2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004f32:	81a3      	strh	r3, [r4, #12]
20004f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20004f38:	f000 f8ea 	bl	20005110 <__sinit>
20004f3c:	e783      	b.n	20004e46 <_fflush_r+0x16>
20004f3e:	6862      	ldr	r2, [r4, #4]
20004f40:	6b63      	ldr	r3, [r4, #52]	; 0x34
20004f42:	1aad      	subs	r5, r5, r2
20004f44:	2b00      	cmp	r3, #0
20004f46:	d0af      	beq.n	20004ea8 <_fflush_r+0x78>
20004f48:	6c23      	ldr	r3, [r4, #64]	; 0x40
20004f4a:	1aed      	subs	r5, r5, r3
20004f4c:	e7ac      	b.n	20004ea8 <_fflush_r+0x78>
20004f4e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20004f50:	2a00      	cmp	r2, #0
20004f52:	dc9d      	bgt.n	20004e90 <_fflush_r+0x60>
20004f54:	e7e5      	b.n	20004f22 <_fflush_r+0xf2>
20004f56:	2301      	movs	r3, #1
20004f58:	4640      	mov	r0, r8
20004f5a:	6a21      	ldr	r1, [r4, #32]
20004f5c:	47b0      	blx	r6
20004f5e:	f1b0 3fff 	cmp.w	r0, #4294967295
20004f62:	4605      	mov	r5, r0
20004f64:	d002      	beq.n	20004f6c <_fflush_r+0x13c>
20004f66:	89a3      	ldrh	r3, [r4, #12]
20004f68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20004f6a:	e79a      	b.n	20004ea2 <_fflush_r+0x72>
20004f6c:	f8d8 3000 	ldr.w	r3, [r8]
20004f70:	2b1d      	cmp	r3, #29
20004f72:	d0d6      	beq.n	20004f22 <_fflush_r+0xf2>
20004f74:	89a3      	ldrh	r3, [r4, #12]
20004f76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004f7a:	81a3      	strh	r3, [r4, #12]
20004f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20004f80 <fflush>:
20004f80:	4601      	mov	r1, r0
20004f82:	b128      	cbz	r0, 20004f90 <fflush+0x10>
20004f84:	f648 2394 	movw	r3, #35476	; 0x8a94
20004f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f8c:	6818      	ldr	r0, [r3, #0]
20004f8e:	e74f      	b.n	20004e30 <_fflush_r>
20004f90:	f248 73fc 	movw	r3, #34812	; 0x87fc
20004f94:	f644 6131 	movw	r1, #20017	; 0x4e31
20004f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f9c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004fa0:	6818      	ldr	r0, [r3, #0]
20004fa2:	f000 bbb3 	b.w	2000570c <_fwalk_reent>
20004fa6:	bf00      	nop

20004fa8 <__sfp_lock_acquire>:
20004fa8:	4770      	bx	lr
20004faa:	bf00      	nop

20004fac <__sfp_lock_release>:
20004fac:	4770      	bx	lr
20004fae:	bf00      	nop

20004fb0 <__sinit_lock_acquire>:
20004fb0:	4770      	bx	lr
20004fb2:	bf00      	nop

20004fb4 <__sinit_lock_release>:
20004fb4:	4770      	bx	lr
20004fb6:	bf00      	nop

20004fb8 <__fp_lock>:
20004fb8:	2000      	movs	r0, #0
20004fba:	4770      	bx	lr

20004fbc <__fp_unlock>:
20004fbc:	2000      	movs	r0, #0
20004fbe:	4770      	bx	lr

20004fc0 <__fp_unlock_all>:
20004fc0:	f648 2394 	movw	r3, #35476	; 0x8a94
20004fc4:	f644 71bd 	movw	r1, #20413	; 0x4fbd
20004fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fcc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004fd0:	6818      	ldr	r0, [r3, #0]
20004fd2:	f000 bbc5 	b.w	20005760 <_fwalk>
20004fd6:	bf00      	nop

20004fd8 <__fp_lock_all>:
20004fd8:	f648 2394 	movw	r3, #35476	; 0x8a94
20004fdc:	f644 71b9 	movw	r1, #20409	; 0x4fb9
20004fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fe4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004fe8:	6818      	ldr	r0, [r3, #0]
20004fea:	f000 bbb9 	b.w	20005760 <_fwalk>
20004fee:	bf00      	nop

20004ff0 <_cleanup_r>:
20004ff0:	f247 11e9 	movw	r1, #29161	; 0x71e9
20004ff4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004ff8:	f000 bbb2 	b.w	20005760 <_fwalk>

20004ffc <_cleanup>:
20004ffc:	f248 73fc 	movw	r3, #34812	; 0x87fc
20005000:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005004:	6818      	ldr	r0, [r3, #0]
20005006:	e7f3      	b.n	20004ff0 <_cleanup_r>

20005008 <std>:
20005008:	b510      	push	{r4, lr}
2000500a:	4604      	mov	r4, r0
2000500c:	2300      	movs	r3, #0
2000500e:	305c      	adds	r0, #92	; 0x5c
20005010:	81a1      	strh	r1, [r4, #12]
20005012:	4619      	mov	r1, r3
20005014:	81e2      	strh	r2, [r4, #14]
20005016:	2208      	movs	r2, #8
20005018:	6023      	str	r3, [r4, #0]
2000501a:	6063      	str	r3, [r4, #4]
2000501c:	60a3      	str	r3, [r4, #8]
2000501e:	6663      	str	r3, [r4, #100]	; 0x64
20005020:	6123      	str	r3, [r4, #16]
20005022:	6163      	str	r3, [r4, #20]
20005024:	61a3      	str	r3, [r4, #24]
20005026:	f000 ffe1 	bl	20005fec <memset>
2000502a:	f646 60a9 	movw	r0, #28329	; 0x6ea9
2000502e:	f646 616d 	movw	r1, #28269	; 0x6e6d
20005032:	f646 6245 	movw	r2, #28229	; 0x6e45
20005036:	f646 633d 	movw	r3, #28221	; 0x6e3d
2000503a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000503e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005042:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005046:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000504a:	6260      	str	r0, [r4, #36]	; 0x24
2000504c:	62a1      	str	r1, [r4, #40]	; 0x28
2000504e:	62e2      	str	r2, [r4, #44]	; 0x2c
20005050:	6323      	str	r3, [r4, #48]	; 0x30
20005052:	6224      	str	r4, [r4, #32]
20005054:	bd10      	pop	{r4, pc}
20005056:	bf00      	nop

20005058 <__sfmoreglue>:
20005058:	b570      	push	{r4, r5, r6, lr}
2000505a:	2568      	movs	r5, #104	; 0x68
2000505c:	460e      	mov	r6, r1
2000505e:	fb05 f501 	mul.w	r5, r5, r1
20005062:	f105 010c 	add.w	r1, r5, #12
20005066:	f000 fc59 	bl	2000591c <_malloc_r>
2000506a:	4604      	mov	r4, r0
2000506c:	b148      	cbz	r0, 20005082 <__sfmoreglue+0x2a>
2000506e:	f100 030c 	add.w	r3, r0, #12
20005072:	2100      	movs	r1, #0
20005074:	6046      	str	r6, [r0, #4]
20005076:	462a      	mov	r2, r5
20005078:	4618      	mov	r0, r3
2000507a:	6021      	str	r1, [r4, #0]
2000507c:	60a3      	str	r3, [r4, #8]
2000507e:	f000 ffb5 	bl	20005fec <memset>
20005082:	4620      	mov	r0, r4
20005084:	bd70      	pop	{r4, r5, r6, pc}
20005086:	bf00      	nop

20005088 <__sfp>:
20005088:	f248 73fc 	movw	r3, #34812	; 0x87fc
2000508c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005090:	b570      	push	{r4, r5, r6, lr}
20005092:	681d      	ldr	r5, [r3, #0]
20005094:	4606      	mov	r6, r0
20005096:	69ab      	ldr	r3, [r5, #24]
20005098:	2b00      	cmp	r3, #0
2000509a:	d02a      	beq.n	200050f2 <__sfp+0x6a>
2000509c:	35d8      	adds	r5, #216	; 0xd8
2000509e:	686b      	ldr	r3, [r5, #4]
200050a0:	68ac      	ldr	r4, [r5, #8]
200050a2:	3b01      	subs	r3, #1
200050a4:	d503      	bpl.n	200050ae <__sfp+0x26>
200050a6:	e020      	b.n	200050ea <__sfp+0x62>
200050a8:	3468      	adds	r4, #104	; 0x68
200050aa:	3b01      	subs	r3, #1
200050ac:	d41d      	bmi.n	200050ea <__sfp+0x62>
200050ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200050b2:	2a00      	cmp	r2, #0
200050b4:	d1f8      	bne.n	200050a8 <__sfp+0x20>
200050b6:	2500      	movs	r5, #0
200050b8:	f04f 33ff 	mov.w	r3, #4294967295
200050bc:	6665      	str	r5, [r4, #100]	; 0x64
200050be:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200050c2:	81e3      	strh	r3, [r4, #14]
200050c4:	4629      	mov	r1, r5
200050c6:	f04f 0301 	mov.w	r3, #1
200050ca:	6025      	str	r5, [r4, #0]
200050cc:	81a3      	strh	r3, [r4, #12]
200050ce:	2208      	movs	r2, #8
200050d0:	60a5      	str	r5, [r4, #8]
200050d2:	6065      	str	r5, [r4, #4]
200050d4:	6125      	str	r5, [r4, #16]
200050d6:	6165      	str	r5, [r4, #20]
200050d8:	61a5      	str	r5, [r4, #24]
200050da:	f000 ff87 	bl	20005fec <memset>
200050de:	64e5      	str	r5, [r4, #76]	; 0x4c
200050e0:	6365      	str	r5, [r4, #52]	; 0x34
200050e2:	63a5      	str	r5, [r4, #56]	; 0x38
200050e4:	64a5      	str	r5, [r4, #72]	; 0x48
200050e6:	4620      	mov	r0, r4
200050e8:	bd70      	pop	{r4, r5, r6, pc}
200050ea:	6828      	ldr	r0, [r5, #0]
200050ec:	b128      	cbz	r0, 200050fa <__sfp+0x72>
200050ee:	4605      	mov	r5, r0
200050f0:	e7d5      	b.n	2000509e <__sfp+0x16>
200050f2:	4628      	mov	r0, r5
200050f4:	f000 f80c 	bl	20005110 <__sinit>
200050f8:	e7d0      	b.n	2000509c <__sfp+0x14>
200050fa:	4630      	mov	r0, r6
200050fc:	2104      	movs	r1, #4
200050fe:	f7ff ffab 	bl	20005058 <__sfmoreglue>
20005102:	6028      	str	r0, [r5, #0]
20005104:	2800      	cmp	r0, #0
20005106:	d1f2      	bne.n	200050ee <__sfp+0x66>
20005108:	230c      	movs	r3, #12
2000510a:	4604      	mov	r4, r0
2000510c:	6033      	str	r3, [r6, #0]
2000510e:	e7ea      	b.n	200050e6 <__sfp+0x5e>

20005110 <__sinit>:
20005110:	b570      	push	{r4, r5, r6, lr}
20005112:	6986      	ldr	r6, [r0, #24]
20005114:	4604      	mov	r4, r0
20005116:	b106      	cbz	r6, 2000511a <__sinit+0xa>
20005118:	bd70      	pop	{r4, r5, r6, pc}
2000511a:	f644 73f1 	movw	r3, #20465	; 0x4ff1
2000511e:	2501      	movs	r5, #1
20005120:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005124:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20005128:	6283      	str	r3, [r0, #40]	; 0x28
2000512a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000512e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20005132:	6185      	str	r5, [r0, #24]
20005134:	f7ff ffa8 	bl	20005088 <__sfp>
20005138:	6060      	str	r0, [r4, #4]
2000513a:	4620      	mov	r0, r4
2000513c:	f7ff ffa4 	bl	20005088 <__sfp>
20005140:	60a0      	str	r0, [r4, #8]
20005142:	4620      	mov	r0, r4
20005144:	f7ff ffa0 	bl	20005088 <__sfp>
20005148:	4632      	mov	r2, r6
2000514a:	2104      	movs	r1, #4
2000514c:	4623      	mov	r3, r4
2000514e:	60e0      	str	r0, [r4, #12]
20005150:	6860      	ldr	r0, [r4, #4]
20005152:	f7ff ff59 	bl	20005008 <std>
20005156:	462a      	mov	r2, r5
20005158:	68a0      	ldr	r0, [r4, #8]
2000515a:	2109      	movs	r1, #9
2000515c:	4623      	mov	r3, r4
2000515e:	f7ff ff53 	bl	20005008 <std>
20005162:	4623      	mov	r3, r4
20005164:	68e0      	ldr	r0, [r4, #12]
20005166:	2112      	movs	r1, #18
20005168:	2202      	movs	r2, #2
2000516a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000516e:	e74b      	b.n	20005008 <std>

20005170 <_malloc_trim_r>:
20005170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20005172:	f648 3498 	movw	r4, #35736	; 0x8b98
20005176:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000517a:	460f      	mov	r7, r1
2000517c:	4605      	mov	r5, r0
2000517e:	f000 ff9f 	bl	200060c0 <__malloc_lock>
20005182:	68a3      	ldr	r3, [r4, #8]
20005184:	685e      	ldr	r6, [r3, #4]
20005186:	f026 0603 	bic.w	r6, r6, #3
2000518a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000518e:	330f      	adds	r3, #15
20005190:	1bdf      	subs	r7, r3, r7
20005192:	0b3f      	lsrs	r7, r7, #12
20005194:	3f01      	subs	r7, #1
20005196:	033f      	lsls	r7, r7, #12
20005198:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
2000519c:	db07      	blt.n	200051ae <_malloc_trim_r+0x3e>
2000519e:	2100      	movs	r1, #0
200051a0:	4628      	mov	r0, r5
200051a2:	f001 fe37 	bl	20006e14 <_sbrk_r>
200051a6:	68a3      	ldr	r3, [r4, #8]
200051a8:	18f3      	adds	r3, r6, r3
200051aa:	4283      	cmp	r3, r0
200051ac:	d004      	beq.n	200051b8 <_malloc_trim_r+0x48>
200051ae:	4628      	mov	r0, r5
200051b0:	f000 ff88 	bl	200060c4 <__malloc_unlock>
200051b4:	2000      	movs	r0, #0
200051b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200051b8:	4279      	negs	r1, r7
200051ba:	4628      	mov	r0, r5
200051bc:	f001 fe2a 	bl	20006e14 <_sbrk_r>
200051c0:	f1b0 3fff 	cmp.w	r0, #4294967295
200051c4:	d010      	beq.n	200051e8 <_malloc_trim_r+0x78>
200051c6:	68a2      	ldr	r2, [r4, #8]
200051c8:	f648 73c8 	movw	r3, #36808	; 0x8fc8
200051cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051d0:	1bf6      	subs	r6, r6, r7
200051d2:	f046 0601 	orr.w	r6, r6, #1
200051d6:	4628      	mov	r0, r5
200051d8:	6056      	str	r6, [r2, #4]
200051da:	681a      	ldr	r2, [r3, #0]
200051dc:	1bd7      	subs	r7, r2, r7
200051de:	601f      	str	r7, [r3, #0]
200051e0:	f000 ff70 	bl	200060c4 <__malloc_unlock>
200051e4:	2001      	movs	r0, #1
200051e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200051e8:	2100      	movs	r1, #0
200051ea:	4628      	mov	r0, r5
200051ec:	f001 fe12 	bl	20006e14 <_sbrk_r>
200051f0:	68a3      	ldr	r3, [r4, #8]
200051f2:	1ac2      	subs	r2, r0, r3
200051f4:	2a0f      	cmp	r2, #15
200051f6:	ddda      	ble.n	200051ae <_malloc_trim_r+0x3e>
200051f8:	f648 74a0 	movw	r4, #36768	; 0x8fa0
200051fc:	f648 71c8 	movw	r1, #36808	; 0x8fc8
20005200:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005204:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005208:	f042 0201 	orr.w	r2, r2, #1
2000520c:	6824      	ldr	r4, [r4, #0]
2000520e:	1b00      	subs	r0, r0, r4
20005210:	6008      	str	r0, [r1, #0]
20005212:	605a      	str	r2, [r3, #4]
20005214:	e7cb      	b.n	200051ae <_malloc_trim_r+0x3e>
20005216:	bf00      	nop

20005218 <_free_r>:
20005218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000521c:	4605      	mov	r5, r0
2000521e:	460c      	mov	r4, r1
20005220:	2900      	cmp	r1, #0
20005222:	f000 8088 	beq.w	20005336 <_free_r+0x11e>
20005226:	f000 ff4b 	bl	200060c0 <__malloc_lock>
2000522a:	f1a4 0208 	sub.w	r2, r4, #8
2000522e:	f648 3098 	movw	r0, #35736	; 0x8b98
20005232:	6856      	ldr	r6, [r2, #4]
20005234:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005238:	f026 0301 	bic.w	r3, r6, #1
2000523c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20005240:	18d1      	adds	r1, r2, r3
20005242:	458c      	cmp	ip, r1
20005244:	684f      	ldr	r7, [r1, #4]
20005246:	f027 0703 	bic.w	r7, r7, #3
2000524a:	f000 8095 	beq.w	20005378 <_free_r+0x160>
2000524e:	f016 0601 	ands.w	r6, r6, #1
20005252:	604f      	str	r7, [r1, #4]
20005254:	d05f      	beq.n	20005316 <_free_r+0xfe>
20005256:	2600      	movs	r6, #0
20005258:	19cc      	adds	r4, r1, r7
2000525a:	6864      	ldr	r4, [r4, #4]
2000525c:	f014 0f01 	tst.w	r4, #1
20005260:	d106      	bne.n	20005270 <_free_r+0x58>
20005262:	19db      	adds	r3, r3, r7
20005264:	2e00      	cmp	r6, #0
20005266:	d07a      	beq.n	2000535e <_free_r+0x146>
20005268:	688c      	ldr	r4, [r1, #8]
2000526a:	68c9      	ldr	r1, [r1, #12]
2000526c:	608c      	str	r4, [r1, #8]
2000526e:	60e1      	str	r1, [r4, #12]
20005270:	f043 0101 	orr.w	r1, r3, #1
20005274:	50d3      	str	r3, [r2, r3]
20005276:	6051      	str	r1, [r2, #4]
20005278:	2e00      	cmp	r6, #0
2000527a:	d147      	bne.n	2000530c <_free_r+0xf4>
2000527c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20005280:	d35b      	bcc.n	2000533a <_free_r+0x122>
20005282:	0a59      	lsrs	r1, r3, #9
20005284:	2904      	cmp	r1, #4
20005286:	bf9e      	ittt	ls
20005288:	ea4f 1c93 	movls.w	ip, r3, lsr #6
2000528c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20005290:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005294:	d928      	bls.n	200052e8 <_free_r+0xd0>
20005296:	2914      	cmp	r1, #20
20005298:	bf9c      	itt	ls
2000529a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
2000529e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200052a2:	d921      	bls.n	200052e8 <_free_r+0xd0>
200052a4:	2954      	cmp	r1, #84	; 0x54
200052a6:	bf9e      	ittt	ls
200052a8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200052ac:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200052b0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200052b4:	d918      	bls.n	200052e8 <_free_r+0xd0>
200052b6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200052ba:	bf9e      	ittt	ls
200052bc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200052c0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
200052c4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200052c8:	d90e      	bls.n	200052e8 <_free_r+0xd0>
200052ca:	f240 5c54 	movw	ip, #1364	; 0x554
200052ce:	4561      	cmp	r1, ip
200052d0:	bf95      	itete	ls
200052d2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200052d6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200052da:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200052de:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200052e2:	bf98      	it	ls
200052e4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200052e8:	1904      	adds	r4, r0, r4
200052ea:	68a1      	ldr	r1, [r4, #8]
200052ec:	42a1      	cmp	r1, r4
200052ee:	d103      	bne.n	200052f8 <_free_r+0xe0>
200052f0:	e064      	b.n	200053bc <_free_r+0x1a4>
200052f2:	6889      	ldr	r1, [r1, #8]
200052f4:	428c      	cmp	r4, r1
200052f6:	d004      	beq.n	20005302 <_free_r+0xea>
200052f8:	6848      	ldr	r0, [r1, #4]
200052fa:	f020 0003 	bic.w	r0, r0, #3
200052fe:	4283      	cmp	r3, r0
20005300:	d3f7      	bcc.n	200052f2 <_free_r+0xda>
20005302:	68cb      	ldr	r3, [r1, #12]
20005304:	60d3      	str	r3, [r2, #12]
20005306:	6091      	str	r1, [r2, #8]
20005308:	60ca      	str	r2, [r1, #12]
2000530a:	609a      	str	r2, [r3, #8]
2000530c:	4628      	mov	r0, r5
2000530e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20005312:	f000 bed7 	b.w	200060c4 <__malloc_unlock>
20005316:	f854 4c08 	ldr.w	r4, [r4, #-8]
2000531a:	f100 0c08 	add.w	ip, r0, #8
2000531e:	1b12      	subs	r2, r2, r4
20005320:	191b      	adds	r3, r3, r4
20005322:	6894      	ldr	r4, [r2, #8]
20005324:	4564      	cmp	r4, ip
20005326:	d047      	beq.n	200053b8 <_free_r+0x1a0>
20005328:	f8d2 c00c 	ldr.w	ip, [r2, #12]
2000532c:	f8cc 4008 	str.w	r4, [ip, #8]
20005330:	f8c4 c00c 	str.w	ip, [r4, #12]
20005334:	e790      	b.n	20005258 <_free_r+0x40>
20005336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000533a:	08db      	lsrs	r3, r3, #3
2000533c:	f04f 0c01 	mov.w	ip, #1
20005340:	6846      	ldr	r6, [r0, #4]
20005342:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20005346:	109b      	asrs	r3, r3, #2
20005348:	fa0c f303 	lsl.w	r3, ip, r3
2000534c:	60d1      	str	r1, [r2, #12]
2000534e:	688c      	ldr	r4, [r1, #8]
20005350:	ea46 0303 	orr.w	r3, r6, r3
20005354:	6043      	str	r3, [r0, #4]
20005356:	6094      	str	r4, [r2, #8]
20005358:	60e2      	str	r2, [r4, #12]
2000535a:	608a      	str	r2, [r1, #8]
2000535c:	e7d6      	b.n	2000530c <_free_r+0xf4>
2000535e:	688c      	ldr	r4, [r1, #8]
20005360:	4f1c      	ldr	r7, [pc, #112]	; (200053d4 <_free_r+0x1bc>)
20005362:	42bc      	cmp	r4, r7
20005364:	d181      	bne.n	2000526a <_free_r+0x52>
20005366:	50d3      	str	r3, [r2, r3]
20005368:	f043 0301 	orr.w	r3, r3, #1
2000536c:	60e2      	str	r2, [r4, #12]
2000536e:	60a2      	str	r2, [r4, #8]
20005370:	6053      	str	r3, [r2, #4]
20005372:	6094      	str	r4, [r2, #8]
20005374:	60d4      	str	r4, [r2, #12]
20005376:	e7c9      	b.n	2000530c <_free_r+0xf4>
20005378:	18fb      	adds	r3, r7, r3
2000537a:	f016 0f01 	tst.w	r6, #1
2000537e:	d107      	bne.n	20005390 <_free_r+0x178>
20005380:	f854 1c08 	ldr.w	r1, [r4, #-8]
20005384:	1a52      	subs	r2, r2, r1
20005386:	185b      	adds	r3, r3, r1
20005388:	68d4      	ldr	r4, [r2, #12]
2000538a:	6891      	ldr	r1, [r2, #8]
2000538c:	60a1      	str	r1, [r4, #8]
2000538e:	60cc      	str	r4, [r1, #12]
20005390:	f648 71a4 	movw	r1, #36772	; 0x8fa4
20005394:	6082      	str	r2, [r0, #8]
20005396:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000539a:	f043 0001 	orr.w	r0, r3, #1
2000539e:	6050      	str	r0, [r2, #4]
200053a0:	680a      	ldr	r2, [r1, #0]
200053a2:	4293      	cmp	r3, r2
200053a4:	d3b2      	bcc.n	2000530c <_free_r+0xf4>
200053a6:	f648 73c4 	movw	r3, #36804	; 0x8fc4
200053aa:	4628      	mov	r0, r5
200053ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053b0:	6819      	ldr	r1, [r3, #0]
200053b2:	f7ff fedd 	bl	20005170 <_malloc_trim_r>
200053b6:	e7a9      	b.n	2000530c <_free_r+0xf4>
200053b8:	2601      	movs	r6, #1
200053ba:	e74d      	b.n	20005258 <_free_r+0x40>
200053bc:	2601      	movs	r6, #1
200053be:	6844      	ldr	r4, [r0, #4]
200053c0:	ea4f 0cac 	mov.w	ip, ip, asr #2
200053c4:	460b      	mov	r3, r1
200053c6:	fa06 fc0c 	lsl.w	ip, r6, ip
200053ca:	ea44 040c 	orr.w	r4, r4, ip
200053ce:	6044      	str	r4, [r0, #4]
200053d0:	e798      	b.n	20005304 <_free_r+0xec>
200053d2:	bf00      	nop
200053d4:	20008ba0 	.word	0x20008ba0

200053d8 <__sfvwrite_r>:
200053d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200053dc:	6893      	ldr	r3, [r2, #8]
200053de:	b085      	sub	sp, #20
200053e0:	4690      	mov	r8, r2
200053e2:	460c      	mov	r4, r1
200053e4:	9003      	str	r0, [sp, #12]
200053e6:	2b00      	cmp	r3, #0
200053e8:	d064      	beq.n	200054b4 <__sfvwrite_r+0xdc>
200053ea:	8988      	ldrh	r0, [r1, #12]
200053ec:	fa1f fa80 	uxth.w	sl, r0
200053f0:	f01a 0f08 	tst.w	sl, #8
200053f4:	f000 80a0 	beq.w	20005538 <__sfvwrite_r+0x160>
200053f8:	690b      	ldr	r3, [r1, #16]
200053fa:	2b00      	cmp	r3, #0
200053fc:	f000 809c 	beq.w	20005538 <__sfvwrite_r+0x160>
20005400:	f01a 0b02 	ands.w	fp, sl, #2
20005404:	f8d8 5000 	ldr.w	r5, [r8]
20005408:	bf1c      	itt	ne
2000540a:	f04f 0a00 	movne.w	sl, #0
2000540e:	4657      	movne	r7, sl
20005410:	d136      	bne.n	20005480 <__sfvwrite_r+0xa8>
20005412:	f01a 0a01 	ands.w	sl, sl, #1
20005416:	bf1d      	ittte	ne
20005418:	46dc      	movne	ip, fp
2000541a:	46d9      	movne	r9, fp
2000541c:	465f      	movne	r7, fp
2000541e:	4656      	moveq	r6, sl
20005420:	d152      	bne.n	200054c8 <__sfvwrite_r+0xf0>
20005422:	b326      	cbz	r6, 2000546e <__sfvwrite_r+0x96>
20005424:	b280      	uxth	r0, r0
20005426:	68a7      	ldr	r7, [r4, #8]
20005428:	f410 7f00 	tst.w	r0, #512	; 0x200
2000542c:	f000 808f 	beq.w	2000554e <__sfvwrite_r+0x176>
20005430:	42be      	cmp	r6, r7
20005432:	46bb      	mov	fp, r7
20005434:	f080 80a7 	bcs.w	20005586 <__sfvwrite_r+0x1ae>
20005438:	6820      	ldr	r0, [r4, #0]
2000543a:	4637      	mov	r7, r6
2000543c:	46b3      	mov	fp, r6
2000543e:	465a      	mov	r2, fp
20005440:	4651      	mov	r1, sl
20005442:	f000 fd77 	bl	20005f34 <memmove>
20005446:	68a2      	ldr	r2, [r4, #8]
20005448:	6823      	ldr	r3, [r4, #0]
2000544a:	46b1      	mov	r9, r6
2000544c:	1bd7      	subs	r7, r2, r7
2000544e:	60a7      	str	r7, [r4, #8]
20005450:	4637      	mov	r7, r6
20005452:	445b      	add	r3, fp
20005454:	6023      	str	r3, [r4, #0]
20005456:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000545a:	ebc9 0606 	rsb	r6, r9, r6
2000545e:	44ca      	add	sl, r9
20005460:	1bdf      	subs	r7, r3, r7
20005462:	f8c8 7008 	str.w	r7, [r8, #8]
20005466:	b32f      	cbz	r7, 200054b4 <__sfvwrite_r+0xdc>
20005468:	89a0      	ldrh	r0, [r4, #12]
2000546a:	2e00      	cmp	r6, #0
2000546c:	d1da      	bne.n	20005424 <__sfvwrite_r+0x4c>
2000546e:	f8d5 a000 	ldr.w	sl, [r5]
20005472:	686e      	ldr	r6, [r5, #4]
20005474:	3508      	adds	r5, #8
20005476:	e7d4      	b.n	20005422 <__sfvwrite_r+0x4a>
20005478:	f8d5 a000 	ldr.w	sl, [r5]
2000547c:	686f      	ldr	r7, [r5, #4]
2000547e:	3508      	adds	r5, #8
20005480:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20005484:	bf34      	ite	cc
20005486:	463b      	movcc	r3, r7
20005488:	f44f 6380 	movcs.w	r3, #1024	; 0x400
2000548c:	4652      	mov	r2, sl
2000548e:	9803      	ldr	r0, [sp, #12]
20005490:	2f00      	cmp	r7, #0
20005492:	d0f1      	beq.n	20005478 <__sfvwrite_r+0xa0>
20005494:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005496:	6a21      	ldr	r1, [r4, #32]
20005498:	47b0      	blx	r6
2000549a:	2800      	cmp	r0, #0
2000549c:	4482      	add	sl, r0
2000549e:	ebc0 0707 	rsb	r7, r0, r7
200054a2:	f340 80ec 	ble.w	2000567e <__sfvwrite_r+0x2a6>
200054a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
200054aa:	1a18      	subs	r0, r3, r0
200054ac:	f8c8 0008 	str.w	r0, [r8, #8]
200054b0:	2800      	cmp	r0, #0
200054b2:	d1e5      	bne.n	20005480 <__sfvwrite_r+0xa8>
200054b4:	2000      	movs	r0, #0
200054b6:	b005      	add	sp, #20
200054b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200054bc:	f8d5 9000 	ldr.w	r9, [r5]
200054c0:	f04f 0c00 	mov.w	ip, #0
200054c4:	686f      	ldr	r7, [r5, #4]
200054c6:	3508      	adds	r5, #8
200054c8:	2f00      	cmp	r7, #0
200054ca:	d0f7      	beq.n	200054bc <__sfvwrite_r+0xe4>
200054cc:	f1bc 0f00 	cmp.w	ip, #0
200054d0:	f000 80b5 	beq.w	2000563e <__sfvwrite_r+0x266>
200054d4:	6963      	ldr	r3, [r4, #20]
200054d6:	45bb      	cmp	fp, r7
200054d8:	bf34      	ite	cc
200054da:	46da      	movcc	sl, fp
200054dc:	46ba      	movcs	sl, r7
200054de:	68a6      	ldr	r6, [r4, #8]
200054e0:	6820      	ldr	r0, [r4, #0]
200054e2:	6922      	ldr	r2, [r4, #16]
200054e4:	199e      	adds	r6, r3, r6
200054e6:	4290      	cmp	r0, r2
200054e8:	bf94      	ite	ls
200054ea:	2200      	movls	r2, #0
200054ec:	2201      	movhi	r2, #1
200054ee:	45b2      	cmp	sl, r6
200054f0:	bfd4      	ite	le
200054f2:	2200      	movle	r2, #0
200054f4:	f002 0201 	andgt.w	r2, r2, #1
200054f8:	2a00      	cmp	r2, #0
200054fa:	f040 80ae 	bne.w	2000565a <__sfvwrite_r+0x282>
200054fe:	459a      	cmp	sl, r3
20005500:	f2c0 8082 	blt.w	20005608 <__sfvwrite_r+0x230>
20005504:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005506:	464a      	mov	r2, r9
20005508:	f8cd c004 	str.w	ip, [sp, #4]
2000550c:	9803      	ldr	r0, [sp, #12]
2000550e:	6a21      	ldr	r1, [r4, #32]
20005510:	47b0      	blx	r6
20005512:	f8dd c004 	ldr.w	ip, [sp, #4]
20005516:	1e06      	subs	r6, r0, #0
20005518:	f340 80b1 	ble.w	2000567e <__sfvwrite_r+0x2a6>
2000551c:	ebbb 0b06 	subs.w	fp, fp, r6
20005520:	f000 8086 	beq.w	20005630 <__sfvwrite_r+0x258>
20005524:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005528:	44b1      	add	r9, r6
2000552a:	1bbf      	subs	r7, r7, r6
2000552c:	1b9e      	subs	r6, r3, r6
2000552e:	f8c8 6008 	str.w	r6, [r8, #8]
20005532:	2e00      	cmp	r6, #0
20005534:	d1c8      	bne.n	200054c8 <__sfvwrite_r+0xf0>
20005536:	e7bd      	b.n	200054b4 <__sfvwrite_r+0xdc>
20005538:	9803      	ldr	r0, [sp, #12]
2000553a:	4621      	mov	r1, r4
2000553c:	f7fe fc1a 	bl	20003d74 <__swsetup_r>
20005540:	2800      	cmp	r0, #0
20005542:	f040 80d4 	bne.w	200056ee <__sfvwrite_r+0x316>
20005546:	89a0      	ldrh	r0, [r4, #12]
20005548:	fa1f fa80 	uxth.w	sl, r0
2000554c:	e758      	b.n	20005400 <__sfvwrite_r+0x28>
2000554e:	6820      	ldr	r0, [r4, #0]
20005550:	46b9      	mov	r9, r7
20005552:	6923      	ldr	r3, [r4, #16]
20005554:	4298      	cmp	r0, r3
20005556:	bf94      	ite	ls
20005558:	2300      	movls	r3, #0
2000555a:	2301      	movhi	r3, #1
2000555c:	42b7      	cmp	r7, r6
2000555e:	bf2c      	ite	cs
20005560:	2300      	movcs	r3, #0
20005562:	f003 0301 	andcc.w	r3, r3, #1
20005566:	2b00      	cmp	r3, #0
20005568:	f040 809d 	bne.w	200056a6 <__sfvwrite_r+0x2ce>
2000556c:	6963      	ldr	r3, [r4, #20]
2000556e:	429e      	cmp	r6, r3
20005570:	f0c0 808c 	bcc.w	2000568c <__sfvwrite_r+0x2b4>
20005574:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005576:	4652      	mov	r2, sl
20005578:	9803      	ldr	r0, [sp, #12]
2000557a:	6a21      	ldr	r1, [r4, #32]
2000557c:	47b8      	blx	r7
2000557e:	1e07      	subs	r7, r0, #0
20005580:	dd7d      	ble.n	2000567e <__sfvwrite_r+0x2a6>
20005582:	46b9      	mov	r9, r7
20005584:	e767      	b.n	20005456 <__sfvwrite_r+0x7e>
20005586:	f410 6f90 	tst.w	r0, #1152	; 0x480
2000558a:	bf08      	it	eq
2000558c:	6820      	ldreq	r0, [r4, #0]
2000558e:	f43f af56 	beq.w	2000543e <__sfvwrite_r+0x66>
20005592:	6962      	ldr	r2, [r4, #20]
20005594:	6921      	ldr	r1, [r4, #16]
20005596:	6823      	ldr	r3, [r4, #0]
20005598:	eb02 0942 	add.w	r9, r2, r2, lsl #1
2000559c:	1a5b      	subs	r3, r3, r1
2000559e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
200055a2:	f103 0c01 	add.w	ip, r3, #1
200055a6:	44b4      	add	ip, r6
200055a8:	ea4f 0969 	mov.w	r9, r9, asr #1
200055ac:	45e1      	cmp	r9, ip
200055ae:	464a      	mov	r2, r9
200055b0:	bf3c      	itt	cc
200055b2:	46e1      	movcc	r9, ip
200055b4:	464a      	movcc	r2, r9
200055b6:	f410 6f80 	tst.w	r0, #1024	; 0x400
200055ba:	f000 8083 	beq.w	200056c4 <__sfvwrite_r+0x2ec>
200055be:	4611      	mov	r1, r2
200055c0:	9803      	ldr	r0, [sp, #12]
200055c2:	9302      	str	r3, [sp, #8]
200055c4:	f000 f9aa 	bl	2000591c <_malloc_r>
200055c8:	9b02      	ldr	r3, [sp, #8]
200055ca:	2800      	cmp	r0, #0
200055cc:	f000 8099 	beq.w	20005702 <__sfvwrite_r+0x32a>
200055d0:	461a      	mov	r2, r3
200055d2:	6921      	ldr	r1, [r4, #16]
200055d4:	9302      	str	r3, [sp, #8]
200055d6:	9001      	str	r0, [sp, #4]
200055d8:	f7fc fdbe 	bl	20002158 <memcpy>
200055dc:	89a2      	ldrh	r2, [r4, #12]
200055de:	9b02      	ldr	r3, [sp, #8]
200055e0:	f8dd c004 	ldr.w	ip, [sp, #4]
200055e4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200055e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200055ec:	81a2      	strh	r2, [r4, #12]
200055ee:	ebc3 0209 	rsb	r2, r3, r9
200055f2:	eb0c 0003 	add.w	r0, ip, r3
200055f6:	4637      	mov	r7, r6
200055f8:	46b3      	mov	fp, r6
200055fa:	60a2      	str	r2, [r4, #8]
200055fc:	f8c4 c010 	str.w	ip, [r4, #16]
20005600:	6020      	str	r0, [r4, #0]
20005602:	f8c4 9014 	str.w	r9, [r4, #20]
20005606:	e71a      	b.n	2000543e <__sfvwrite_r+0x66>
20005608:	4652      	mov	r2, sl
2000560a:	4649      	mov	r1, r9
2000560c:	4656      	mov	r6, sl
2000560e:	f8cd c004 	str.w	ip, [sp, #4]
20005612:	f000 fc8f 	bl	20005f34 <memmove>
20005616:	68a2      	ldr	r2, [r4, #8]
20005618:	6823      	ldr	r3, [r4, #0]
2000561a:	ebbb 0b06 	subs.w	fp, fp, r6
2000561e:	ebca 0202 	rsb	r2, sl, r2
20005622:	f8dd c004 	ldr.w	ip, [sp, #4]
20005626:	4453      	add	r3, sl
20005628:	60a2      	str	r2, [r4, #8]
2000562a:	6023      	str	r3, [r4, #0]
2000562c:	f47f af7a 	bne.w	20005524 <__sfvwrite_r+0x14c>
20005630:	9803      	ldr	r0, [sp, #12]
20005632:	4621      	mov	r1, r4
20005634:	f7ff fbfc 	bl	20004e30 <_fflush_r>
20005638:	bb08      	cbnz	r0, 2000567e <__sfvwrite_r+0x2a6>
2000563a:	46dc      	mov	ip, fp
2000563c:	e772      	b.n	20005524 <__sfvwrite_r+0x14c>
2000563e:	4648      	mov	r0, r9
20005640:	210a      	movs	r1, #10
20005642:	463a      	mov	r2, r7
20005644:	f000 fc3c 	bl	20005ec0 <memchr>
20005648:	2800      	cmp	r0, #0
2000564a:	d04b      	beq.n	200056e4 <__sfvwrite_r+0x30c>
2000564c:	f100 0b01 	add.w	fp, r0, #1
20005650:	f04f 0c01 	mov.w	ip, #1
20005654:	ebc9 0b0b 	rsb	fp, r9, fp
20005658:	e73c      	b.n	200054d4 <__sfvwrite_r+0xfc>
2000565a:	4649      	mov	r1, r9
2000565c:	4632      	mov	r2, r6
2000565e:	f8cd c004 	str.w	ip, [sp, #4]
20005662:	f000 fc67 	bl	20005f34 <memmove>
20005666:	6823      	ldr	r3, [r4, #0]
20005668:	4621      	mov	r1, r4
2000566a:	9803      	ldr	r0, [sp, #12]
2000566c:	199b      	adds	r3, r3, r6
2000566e:	6023      	str	r3, [r4, #0]
20005670:	f7ff fbde 	bl	20004e30 <_fflush_r>
20005674:	f8dd c004 	ldr.w	ip, [sp, #4]
20005678:	2800      	cmp	r0, #0
2000567a:	f43f af4f 	beq.w	2000551c <__sfvwrite_r+0x144>
2000567e:	89a3      	ldrh	r3, [r4, #12]
20005680:	f04f 30ff 	mov.w	r0, #4294967295
20005684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005688:	81a3      	strh	r3, [r4, #12]
2000568a:	e714      	b.n	200054b6 <__sfvwrite_r+0xde>
2000568c:	4632      	mov	r2, r6
2000568e:	4651      	mov	r1, sl
20005690:	f000 fc50 	bl	20005f34 <memmove>
20005694:	68a2      	ldr	r2, [r4, #8]
20005696:	6823      	ldr	r3, [r4, #0]
20005698:	4637      	mov	r7, r6
2000569a:	1b92      	subs	r2, r2, r6
2000569c:	46b1      	mov	r9, r6
2000569e:	199b      	adds	r3, r3, r6
200056a0:	60a2      	str	r2, [r4, #8]
200056a2:	6023      	str	r3, [r4, #0]
200056a4:	e6d7      	b.n	20005456 <__sfvwrite_r+0x7e>
200056a6:	4651      	mov	r1, sl
200056a8:	463a      	mov	r2, r7
200056aa:	f000 fc43 	bl	20005f34 <memmove>
200056ae:	6823      	ldr	r3, [r4, #0]
200056b0:	9803      	ldr	r0, [sp, #12]
200056b2:	4621      	mov	r1, r4
200056b4:	19db      	adds	r3, r3, r7
200056b6:	6023      	str	r3, [r4, #0]
200056b8:	f7ff fbba 	bl	20004e30 <_fflush_r>
200056bc:	2800      	cmp	r0, #0
200056be:	f43f aeca 	beq.w	20005456 <__sfvwrite_r+0x7e>
200056c2:	e7dc      	b.n	2000567e <__sfvwrite_r+0x2a6>
200056c4:	9803      	ldr	r0, [sp, #12]
200056c6:	9302      	str	r3, [sp, #8]
200056c8:	f001 f9aa 	bl	20006a20 <_realloc_r>
200056cc:	9b02      	ldr	r3, [sp, #8]
200056ce:	4684      	mov	ip, r0
200056d0:	2800      	cmp	r0, #0
200056d2:	d18c      	bne.n	200055ee <__sfvwrite_r+0x216>
200056d4:	6921      	ldr	r1, [r4, #16]
200056d6:	9803      	ldr	r0, [sp, #12]
200056d8:	f7ff fd9e 	bl	20005218 <_free_r>
200056dc:	9903      	ldr	r1, [sp, #12]
200056de:	230c      	movs	r3, #12
200056e0:	600b      	str	r3, [r1, #0]
200056e2:	e7cc      	b.n	2000567e <__sfvwrite_r+0x2a6>
200056e4:	f107 0b01 	add.w	fp, r7, #1
200056e8:	f04f 0c01 	mov.w	ip, #1
200056ec:	e6f2      	b.n	200054d4 <__sfvwrite_r+0xfc>
200056ee:	9903      	ldr	r1, [sp, #12]
200056f0:	2209      	movs	r2, #9
200056f2:	89a3      	ldrh	r3, [r4, #12]
200056f4:	f04f 30ff 	mov.w	r0, #4294967295
200056f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200056fc:	600a      	str	r2, [r1, #0]
200056fe:	81a3      	strh	r3, [r4, #12]
20005700:	e6d9      	b.n	200054b6 <__sfvwrite_r+0xde>
20005702:	9a03      	ldr	r2, [sp, #12]
20005704:	230c      	movs	r3, #12
20005706:	6013      	str	r3, [r2, #0]
20005708:	e7b9      	b.n	2000567e <__sfvwrite_r+0x2a6>
2000570a:	bf00      	nop

2000570c <_fwalk_reent>:
2000570c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20005710:	4607      	mov	r7, r0
20005712:	468a      	mov	sl, r1
20005714:	f7ff fc48 	bl	20004fa8 <__sfp_lock_acquire>
20005718:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
2000571c:	bf08      	it	eq
2000571e:	46b0      	moveq	r8, r6
20005720:	d018      	beq.n	20005754 <_fwalk_reent+0x48>
20005722:	f04f 0800 	mov.w	r8, #0
20005726:	6875      	ldr	r5, [r6, #4]
20005728:	68b4      	ldr	r4, [r6, #8]
2000572a:	3d01      	subs	r5, #1
2000572c:	d40f      	bmi.n	2000574e <_fwalk_reent+0x42>
2000572e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005732:	b14b      	cbz	r3, 20005748 <_fwalk_reent+0x3c>
20005734:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005738:	4621      	mov	r1, r4
2000573a:	4638      	mov	r0, r7
2000573c:	f1b3 3fff 	cmp.w	r3, #4294967295
20005740:	d002      	beq.n	20005748 <_fwalk_reent+0x3c>
20005742:	47d0      	blx	sl
20005744:	ea48 0800 	orr.w	r8, r8, r0
20005748:	3468      	adds	r4, #104	; 0x68
2000574a:	3d01      	subs	r5, #1
2000574c:	d5ef      	bpl.n	2000572e <_fwalk_reent+0x22>
2000574e:	6836      	ldr	r6, [r6, #0]
20005750:	2e00      	cmp	r6, #0
20005752:	d1e8      	bne.n	20005726 <_fwalk_reent+0x1a>
20005754:	f7ff fc2a 	bl	20004fac <__sfp_lock_release>
20005758:	4640      	mov	r0, r8
2000575a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000575e:	bf00      	nop

20005760 <_fwalk>:
20005760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005764:	4606      	mov	r6, r0
20005766:	4688      	mov	r8, r1
20005768:	f7ff fc1e 	bl	20004fa8 <__sfp_lock_acquire>
2000576c:	36d8      	adds	r6, #216	; 0xd8
2000576e:	bf08      	it	eq
20005770:	4637      	moveq	r7, r6
20005772:	d015      	beq.n	200057a0 <_fwalk+0x40>
20005774:	2700      	movs	r7, #0
20005776:	6875      	ldr	r5, [r6, #4]
20005778:	68b4      	ldr	r4, [r6, #8]
2000577a:	3d01      	subs	r5, #1
2000577c:	d40d      	bmi.n	2000579a <_fwalk+0x3a>
2000577e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005782:	b13b      	cbz	r3, 20005794 <_fwalk+0x34>
20005784:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005788:	4620      	mov	r0, r4
2000578a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000578e:	d001      	beq.n	20005794 <_fwalk+0x34>
20005790:	47c0      	blx	r8
20005792:	4307      	orrs	r7, r0
20005794:	3468      	adds	r4, #104	; 0x68
20005796:	3d01      	subs	r5, #1
20005798:	d5f1      	bpl.n	2000577e <_fwalk+0x1e>
2000579a:	6836      	ldr	r6, [r6, #0]
2000579c:	2e00      	cmp	r6, #0
2000579e:	d1ea      	bne.n	20005776 <_fwalk+0x16>
200057a0:	f7ff fc04 	bl	20004fac <__sfp_lock_release>
200057a4:	4638      	mov	r0, r7
200057a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200057aa:	bf00      	nop

200057ac <__locale_charset>:
200057ac:	f648 03d8 	movw	r3, #35032	; 0x88d8
200057b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057b4:	6818      	ldr	r0, [r3, #0]
200057b6:	4770      	bx	lr

200057b8 <_localeconv_r>:
200057b8:	4800      	ldr	r0, [pc, #0]	; (200057bc <_localeconv_r+0x4>)
200057ba:	4770      	bx	lr
200057bc:	200088dc 	.word	0x200088dc

200057c0 <localeconv>:
200057c0:	4800      	ldr	r0, [pc, #0]	; (200057c4 <localeconv+0x4>)
200057c2:	4770      	bx	lr
200057c4:	200088dc 	.word	0x200088dc

200057c8 <_setlocale_r>:
200057c8:	b570      	push	{r4, r5, r6, lr}
200057ca:	4605      	mov	r5, r0
200057cc:	460e      	mov	r6, r1
200057ce:	4614      	mov	r4, r2
200057d0:	b172      	cbz	r2, 200057f0 <_setlocale_r+0x28>
200057d2:	f648 0100 	movw	r1, #34816	; 0x8800
200057d6:	4610      	mov	r0, r2
200057d8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200057dc:	f001 fb76 	bl	20006ecc <strcmp>
200057e0:	b958      	cbnz	r0, 200057fa <_setlocale_r+0x32>
200057e2:	f648 0000 	movw	r0, #34816	; 0x8800
200057e6:	622c      	str	r4, [r5, #32]
200057e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200057ec:	61ee      	str	r6, [r5, #28]
200057ee:	bd70      	pop	{r4, r5, r6, pc}
200057f0:	f648 0000 	movw	r0, #34816	; 0x8800
200057f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200057f8:	bd70      	pop	{r4, r5, r6, pc}
200057fa:	f648 0134 	movw	r1, #34868	; 0x8834
200057fe:	4620      	mov	r0, r4
20005800:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005804:	f001 fb62 	bl	20006ecc <strcmp>
20005808:	2800      	cmp	r0, #0
2000580a:	d0ea      	beq.n	200057e2 <_setlocale_r+0x1a>
2000580c:	2000      	movs	r0, #0
2000580e:	bd70      	pop	{r4, r5, r6, pc}

20005810 <setlocale>:
20005810:	f648 2394 	movw	r3, #35476	; 0x8a94
20005814:	460a      	mov	r2, r1
20005816:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000581a:	4601      	mov	r1, r0
2000581c:	6818      	ldr	r0, [r3, #0]
2000581e:	e7d3      	b.n	200057c8 <_setlocale_r>

20005820 <__smakebuf_r>:
20005820:	898b      	ldrh	r3, [r1, #12]
20005822:	b5f0      	push	{r4, r5, r6, r7, lr}
20005824:	460c      	mov	r4, r1
20005826:	b29a      	uxth	r2, r3
20005828:	b091      	sub	sp, #68	; 0x44
2000582a:	f012 0f02 	tst.w	r2, #2
2000582e:	4605      	mov	r5, r0
20005830:	d141      	bne.n	200058b6 <__smakebuf_r+0x96>
20005832:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20005836:	2900      	cmp	r1, #0
20005838:	db18      	blt.n	2000586c <__smakebuf_r+0x4c>
2000583a:	aa01      	add	r2, sp, #4
2000583c:	f001 fcdc 	bl	200071f8 <_fstat_r>
20005840:	2800      	cmp	r0, #0
20005842:	db11      	blt.n	20005868 <__smakebuf_r+0x48>
20005844:	9b02      	ldr	r3, [sp, #8]
20005846:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000584a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000584e:	bf14      	ite	ne
20005850:	2700      	movne	r7, #0
20005852:	2701      	moveq	r7, #1
20005854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20005858:	d040      	beq.n	200058dc <__smakebuf_r+0xbc>
2000585a:	89a3      	ldrh	r3, [r4, #12]
2000585c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20005860:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005864:	81a3      	strh	r3, [r4, #12]
20005866:	e00b      	b.n	20005880 <__smakebuf_r+0x60>
20005868:	89a3      	ldrh	r3, [r4, #12]
2000586a:	b29a      	uxth	r2, r3
2000586c:	f012 0f80 	tst.w	r2, #128	; 0x80
20005870:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005874:	bf0c      	ite	eq
20005876:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000587a:	2640      	movne	r6, #64	; 0x40
2000587c:	2700      	movs	r7, #0
2000587e:	81a3      	strh	r3, [r4, #12]
20005880:	4628      	mov	r0, r5
20005882:	4631      	mov	r1, r6
20005884:	f000 f84a 	bl	2000591c <_malloc_r>
20005888:	b170      	cbz	r0, 200058a8 <__smakebuf_r+0x88>
2000588a:	89a1      	ldrh	r1, [r4, #12]
2000588c:	f644 72f1 	movw	r2, #20465	; 0x4ff1
20005890:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005894:	6120      	str	r0, [r4, #16]
20005896:	f041 0180 	orr.w	r1, r1, #128	; 0x80
2000589a:	6166      	str	r6, [r4, #20]
2000589c:	62aa      	str	r2, [r5, #40]	; 0x28
2000589e:	81a1      	strh	r1, [r4, #12]
200058a0:	6020      	str	r0, [r4, #0]
200058a2:	b97f      	cbnz	r7, 200058c4 <__smakebuf_r+0xa4>
200058a4:	b011      	add	sp, #68	; 0x44
200058a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
200058a8:	89a3      	ldrh	r3, [r4, #12]
200058aa:	f413 7f00 	tst.w	r3, #512	; 0x200
200058ae:	d1f9      	bne.n	200058a4 <__smakebuf_r+0x84>
200058b0:	f043 0302 	orr.w	r3, r3, #2
200058b4:	81a3      	strh	r3, [r4, #12]
200058b6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200058ba:	6123      	str	r3, [r4, #16]
200058bc:	6023      	str	r3, [r4, #0]
200058be:	2301      	movs	r3, #1
200058c0:	6163      	str	r3, [r4, #20]
200058c2:	e7ef      	b.n	200058a4 <__smakebuf_r+0x84>
200058c4:	4628      	mov	r0, r5
200058c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200058ca:	f001 fcab 	bl	20007224 <_isatty_r>
200058ce:	2800      	cmp	r0, #0
200058d0:	d0e8      	beq.n	200058a4 <__smakebuf_r+0x84>
200058d2:	89a3      	ldrh	r3, [r4, #12]
200058d4:	f043 0301 	orr.w	r3, r3, #1
200058d8:	81a3      	strh	r3, [r4, #12]
200058da:	e7e3      	b.n	200058a4 <__smakebuf_r+0x84>
200058dc:	f646 6345 	movw	r3, #28229	; 0x6e45
200058e0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200058e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200058e6:	429a      	cmp	r2, r3
200058e8:	d1b7      	bne.n	2000585a <__smakebuf_r+0x3a>
200058ea:	89a2      	ldrh	r2, [r4, #12]
200058ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
200058f0:	461e      	mov	r6, r3
200058f2:	6523      	str	r3, [r4, #80]	; 0x50
200058f4:	ea42 0303 	orr.w	r3, r2, r3
200058f8:	81a3      	strh	r3, [r4, #12]
200058fa:	e7c1      	b.n	20005880 <__smakebuf_r+0x60>

200058fc <free>:
200058fc:	f648 2394 	movw	r3, #35476	; 0x8a94
20005900:	4601      	mov	r1, r0
20005902:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005906:	6818      	ldr	r0, [r3, #0]
20005908:	f7ff bc86 	b.w	20005218 <_free_r>

2000590c <malloc>:
2000590c:	f648 2394 	movw	r3, #35476	; 0x8a94
20005910:	4601      	mov	r1, r0
20005912:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005916:	6818      	ldr	r0, [r3, #0]
20005918:	f000 b800 	b.w	2000591c <_malloc_r>

2000591c <_malloc_r>:
2000591c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005920:	f101 040b 	add.w	r4, r1, #11
20005924:	2c16      	cmp	r4, #22
20005926:	b083      	sub	sp, #12
20005928:	4606      	mov	r6, r0
2000592a:	d82f      	bhi.n	2000598c <_malloc_r+0x70>
2000592c:	2300      	movs	r3, #0
2000592e:	2410      	movs	r4, #16
20005930:	428c      	cmp	r4, r1
20005932:	bf2c      	ite	cs
20005934:	4619      	movcs	r1, r3
20005936:	f043 0101 	orrcc.w	r1, r3, #1
2000593a:	2900      	cmp	r1, #0
2000593c:	d130      	bne.n	200059a0 <_malloc_r+0x84>
2000593e:	4630      	mov	r0, r6
20005940:	f000 fbbe 	bl	200060c0 <__malloc_lock>
20005944:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20005948:	d22e      	bcs.n	200059a8 <_malloc_r+0x8c>
2000594a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000594e:	f648 3598 	movw	r5, #35736	; 0x8b98
20005952:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005956:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000595a:	68d3      	ldr	r3, [r2, #12]
2000595c:	4293      	cmp	r3, r2
2000595e:	f000 8206 	beq.w	20005d6e <_malloc_r+0x452>
20005962:	685a      	ldr	r2, [r3, #4]
20005964:	f103 0508 	add.w	r5, r3, #8
20005968:	68d9      	ldr	r1, [r3, #12]
2000596a:	4630      	mov	r0, r6
2000596c:	f022 0c03 	bic.w	ip, r2, #3
20005970:	689a      	ldr	r2, [r3, #8]
20005972:	4463      	add	r3, ip
20005974:	685c      	ldr	r4, [r3, #4]
20005976:	608a      	str	r2, [r1, #8]
20005978:	f044 0401 	orr.w	r4, r4, #1
2000597c:	60d1      	str	r1, [r2, #12]
2000597e:	605c      	str	r4, [r3, #4]
20005980:	f000 fba0 	bl	200060c4 <__malloc_unlock>
20005984:	4628      	mov	r0, r5
20005986:	b003      	add	sp, #12
20005988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000598c:	f024 0407 	bic.w	r4, r4, #7
20005990:	0fe3      	lsrs	r3, r4, #31
20005992:	428c      	cmp	r4, r1
20005994:	bf2c      	ite	cs
20005996:	4619      	movcs	r1, r3
20005998:	f043 0101 	orrcc.w	r1, r3, #1
2000599c:	2900      	cmp	r1, #0
2000599e:	d0ce      	beq.n	2000593e <_malloc_r+0x22>
200059a0:	230c      	movs	r3, #12
200059a2:	2500      	movs	r5, #0
200059a4:	6033      	str	r3, [r6, #0]
200059a6:	e7ed      	b.n	20005984 <_malloc_r+0x68>
200059a8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200059ac:	bf04      	itt	eq
200059ae:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200059b2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200059b6:	f040 8090 	bne.w	20005ada <_malloc_r+0x1be>
200059ba:	f648 3598 	movw	r5, #35736	; 0x8b98
200059be:	f2c2 0500 	movt	r5, #8192	; 0x2000
200059c2:	1828      	adds	r0, r5, r0
200059c4:	68c3      	ldr	r3, [r0, #12]
200059c6:	4298      	cmp	r0, r3
200059c8:	d106      	bne.n	200059d8 <_malloc_r+0xbc>
200059ca:	e00d      	b.n	200059e8 <_malloc_r+0xcc>
200059cc:	2a00      	cmp	r2, #0
200059ce:	f280 816f 	bge.w	20005cb0 <_malloc_r+0x394>
200059d2:	68db      	ldr	r3, [r3, #12]
200059d4:	4298      	cmp	r0, r3
200059d6:	d007      	beq.n	200059e8 <_malloc_r+0xcc>
200059d8:	6859      	ldr	r1, [r3, #4]
200059da:	f021 0103 	bic.w	r1, r1, #3
200059de:	1b0a      	subs	r2, r1, r4
200059e0:	2a0f      	cmp	r2, #15
200059e2:	ddf3      	ble.n	200059cc <_malloc_r+0xb0>
200059e4:	f10e 3eff 	add.w	lr, lr, #4294967295
200059e8:	f10e 0e01 	add.w	lr, lr, #1
200059ec:	f648 3798 	movw	r7, #35736	; 0x8b98
200059f0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200059f4:	f107 0108 	add.w	r1, r7, #8
200059f8:	688b      	ldr	r3, [r1, #8]
200059fa:	4299      	cmp	r1, r3
200059fc:	bf08      	it	eq
200059fe:	687a      	ldreq	r2, [r7, #4]
20005a00:	d026      	beq.n	20005a50 <_malloc_r+0x134>
20005a02:	685a      	ldr	r2, [r3, #4]
20005a04:	f022 0c03 	bic.w	ip, r2, #3
20005a08:	ebc4 020c 	rsb	r2, r4, ip
20005a0c:	2a0f      	cmp	r2, #15
20005a0e:	f300 8194 	bgt.w	20005d3a <_malloc_r+0x41e>
20005a12:	2a00      	cmp	r2, #0
20005a14:	60c9      	str	r1, [r1, #12]
20005a16:	6089      	str	r1, [r1, #8]
20005a18:	f280 8099 	bge.w	20005b4e <_malloc_r+0x232>
20005a1c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20005a20:	f080 8165 	bcs.w	20005cee <_malloc_r+0x3d2>
20005a24:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20005a28:	f04f 0a01 	mov.w	sl, #1
20005a2c:	687a      	ldr	r2, [r7, #4]
20005a2e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20005a32:	ea4f 0cac 	mov.w	ip, ip, asr #2
20005a36:	fa0a fc0c 	lsl.w	ip, sl, ip
20005a3a:	60d8      	str	r0, [r3, #12]
20005a3c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20005a40:	ea4c 0202 	orr.w	r2, ip, r2
20005a44:	607a      	str	r2, [r7, #4]
20005a46:	f8c3 8008 	str.w	r8, [r3, #8]
20005a4a:	f8c8 300c 	str.w	r3, [r8, #12]
20005a4e:	6083      	str	r3, [r0, #8]
20005a50:	f04f 0c01 	mov.w	ip, #1
20005a54:	ea4f 03ae 	mov.w	r3, lr, asr #2
20005a58:	fa0c fc03 	lsl.w	ip, ip, r3
20005a5c:	4594      	cmp	ip, r2
20005a5e:	f200 8082 	bhi.w	20005b66 <_malloc_r+0x24a>
20005a62:	ea12 0f0c 	tst.w	r2, ip
20005a66:	d108      	bne.n	20005a7a <_malloc_r+0x15e>
20005a68:	f02e 0e03 	bic.w	lr, lr, #3
20005a6c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20005a70:	f10e 0e04 	add.w	lr, lr, #4
20005a74:	ea12 0f0c 	tst.w	r2, ip
20005a78:	d0f8      	beq.n	20005a6c <_malloc_r+0x150>
20005a7a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20005a7e:	46f2      	mov	sl, lr
20005a80:	46c8      	mov	r8, r9
20005a82:	f8d8 300c 	ldr.w	r3, [r8, #12]
20005a86:	4598      	cmp	r8, r3
20005a88:	d107      	bne.n	20005a9a <_malloc_r+0x17e>
20005a8a:	e168      	b.n	20005d5e <_malloc_r+0x442>
20005a8c:	2a00      	cmp	r2, #0
20005a8e:	f280 8178 	bge.w	20005d82 <_malloc_r+0x466>
20005a92:	68db      	ldr	r3, [r3, #12]
20005a94:	4598      	cmp	r8, r3
20005a96:	f000 8162 	beq.w	20005d5e <_malloc_r+0x442>
20005a9a:	6858      	ldr	r0, [r3, #4]
20005a9c:	f020 0003 	bic.w	r0, r0, #3
20005aa0:	1b02      	subs	r2, r0, r4
20005aa2:	2a0f      	cmp	r2, #15
20005aa4:	ddf2      	ble.n	20005a8c <_malloc_r+0x170>
20005aa6:	461d      	mov	r5, r3
20005aa8:	191f      	adds	r7, r3, r4
20005aaa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20005aae:	f044 0e01 	orr.w	lr, r4, #1
20005ab2:	f855 4f08 	ldr.w	r4, [r5, #8]!
20005ab6:	4630      	mov	r0, r6
20005ab8:	50ba      	str	r2, [r7, r2]
20005aba:	f042 0201 	orr.w	r2, r2, #1
20005abe:	f8c3 e004 	str.w	lr, [r3, #4]
20005ac2:	f8cc 4008 	str.w	r4, [ip, #8]
20005ac6:	f8c4 c00c 	str.w	ip, [r4, #12]
20005aca:	608f      	str	r7, [r1, #8]
20005acc:	60cf      	str	r7, [r1, #12]
20005ace:	607a      	str	r2, [r7, #4]
20005ad0:	60b9      	str	r1, [r7, #8]
20005ad2:	60f9      	str	r1, [r7, #12]
20005ad4:	f000 faf6 	bl	200060c4 <__malloc_unlock>
20005ad8:	e754      	b.n	20005984 <_malloc_r+0x68>
20005ada:	f1be 0f04 	cmp.w	lr, #4
20005ade:	bf9e      	ittt	ls
20005ae0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20005ae4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20005ae8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005aec:	f67f af65 	bls.w	200059ba <_malloc_r+0x9e>
20005af0:	f1be 0f14 	cmp.w	lr, #20
20005af4:	bf9c      	itt	ls
20005af6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20005afa:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005afe:	f67f af5c 	bls.w	200059ba <_malloc_r+0x9e>
20005b02:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20005b06:	bf9e      	ittt	ls
20005b08:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20005b0c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20005b10:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005b14:	f67f af51 	bls.w	200059ba <_malloc_r+0x9e>
20005b18:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20005b1c:	bf9e      	ittt	ls
20005b1e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20005b22:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20005b26:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005b2a:	f67f af46 	bls.w	200059ba <_malloc_r+0x9e>
20005b2e:	f240 5354 	movw	r3, #1364	; 0x554
20005b32:	459e      	cmp	lr, r3
20005b34:	bf95      	itete	ls
20005b36:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20005b3a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20005b3e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20005b42:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20005b46:	bf98      	it	ls
20005b48:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005b4c:	e735      	b.n	200059ba <_malloc_r+0x9e>
20005b4e:	eb03 020c 	add.w	r2, r3, ip
20005b52:	f103 0508 	add.w	r5, r3, #8
20005b56:	4630      	mov	r0, r6
20005b58:	6853      	ldr	r3, [r2, #4]
20005b5a:	f043 0301 	orr.w	r3, r3, #1
20005b5e:	6053      	str	r3, [r2, #4]
20005b60:	f000 fab0 	bl	200060c4 <__malloc_unlock>
20005b64:	e70e      	b.n	20005984 <_malloc_r+0x68>
20005b66:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005b6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
20005b6e:	f023 0903 	bic.w	r9, r3, #3
20005b72:	ebc4 0209 	rsb	r2, r4, r9
20005b76:	454c      	cmp	r4, r9
20005b78:	bf94      	ite	ls
20005b7a:	2300      	movls	r3, #0
20005b7c:	2301      	movhi	r3, #1
20005b7e:	2a0f      	cmp	r2, #15
20005b80:	bfd8      	it	le
20005b82:	f043 0301 	orrle.w	r3, r3, #1
20005b86:	2b00      	cmp	r3, #0
20005b88:	f000 80a1 	beq.w	20005cce <_malloc_r+0x3b2>
20005b8c:	f648 7bc4 	movw	fp, #36804	; 0x8fc4
20005b90:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20005b94:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20005b98:	f8db 3000 	ldr.w	r3, [fp]
20005b9c:	3310      	adds	r3, #16
20005b9e:	191b      	adds	r3, r3, r4
20005ba0:	f1b2 3fff 	cmp.w	r2, #4294967295
20005ba4:	d006      	beq.n	20005bb4 <_malloc_r+0x298>
20005ba6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20005baa:	331f      	adds	r3, #31
20005bac:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20005bb0:	f023 031f 	bic.w	r3, r3, #31
20005bb4:	4619      	mov	r1, r3
20005bb6:	4630      	mov	r0, r6
20005bb8:	9301      	str	r3, [sp, #4]
20005bba:	f001 f92b 	bl	20006e14 <_sbrk_r>
20005bbe:	9b01      	ldr	r3, [sp, #4]
20005bc0:	f1b0 3fff 	cmp.w	r0, #4294967295
20005bc4:	4682      	mov	sl, r0
20005bc6:	f000 80f4 	beq.w	20005db2 <_malloc_r+0x496>
20005bca:	eb08 0109 	add.w	r1, r8, r9
20005bce:	4281      	cmp	r1, r0
20005bd0:	f200 80ec 	bhi.w	20005dac <_malloc_r+0x490>
20005bd4:	f8db 2004 	ldr.w	r2, [fp, #4]
20005bd8:	189a      	adds	r2, r3, r2
20005bda:	4551      	cmp	r1, sl
20005bdc:	f8cb 2004 	str.w	r2, [fp, #4]
20005be0:	f000 8145 	beq.w	20005e6e <_malloc_r+0x552>
20005be4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20005be8:	f648 3098 	movw	r0, #35736	; 0x8b98
20005bec:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005bf0:	f1b5 3fff 	cmp.w	r5, #4294967295
20005bf4:	bf08      	it	eq
20005bf6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20005bfa:	d003      	beq.n	20005c04 <_malloc_r+0x2e8>
20005bfc:	4452      	add	r2, sl
20005bfe:	1a51      	subs	r1, r2, r1
20005c00:	f8cb 1004 	str.w	r1, [fp, #4]
20005c04:	f01a 0507 	ands.w	r5, sl, #7
20005c08:	4630      	mov	r0, r6
20005c0a:	bf17      	itett	ne
20005c0c:	f1c5 0508 	rsbne	r5, r5, #8
20005c10:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20005c14:	44aa      	addne	sl, r5
20005c16:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20005c1a:	4453      	add	r3, sl
20005c1c:	051b      	lsls	r3, r3, #20
20005c1e:	0d1b      	lsrs	r3, r3, #20
20005c20:	1aed      	subs	r5, r5, r3
20005c22:	4629      	mov	r1, r5
20005c24:	f001 f8f6 	bl	20006e14 <_sbrk_r>
20005c28:	f1b0 3fff 	cmp.w	r0, #4294967295
20005c2c:	f000 812c 	beq.w	20005e88 <_malloc_r+0x56c>
20005c30:	ebca 0100 	rsb	r1, sl, r0
20005c34:	1949      	adds	r1, r1, r5
20005c36:	f041 0101 	orr.w	r1, r1, #1
20005c3a:	f8db 2004 	ldr.w	r2, [fp, #4]
20005c3e:	f648 73c4 	movw	r3, #36804	; 0x8fc4
20005c42:	f8c7 a008 	str.w	sl, [r7, #8]
20005c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c4a:	18aa      	adds	r2, r5, r2
20005c4c:	45b8      	cmp	r8, r7
20005c4e:	f8cb 2004 	str.w	r2, [fp, #4]
20005c52:	f8ca 1004 	str.w	r1, [sl, #4]
20005c56:	d017      	beq.n	20005c88 <_malloc_r+0x36c>
20005c58:	f1b9 0f0f 	cmp.w	r9, #15
20005c5c:	f240 80df 	bls.w	20005e1e <_malloc_r+0x502>
20005c60:	f1a9 010c 	sub.w	r1, r9, #12
20005c64:	2505      	movs	r5, #5
20005c66:	f021 0107 	bic.w	r1, r1, #7
20005c6a:	eb08 0001 	add.w	r0, r8, r1
20005c6e:	290f      	cmp	r1, #15
20005c70:	6085      	str	r5, [r0, #8]
20005c72:	6045      	str	r5, [r0, #4]
20005c74:	f8d8 0004 	ldr.w	r0, [r8, #4]
20005c78:	f000 0001 	and.w	r0, r0, #1
20005c7c:	ea41 0000 	orr.w	r0, r1, r0
20005c80:	f8c8 0004 	str.w	r0, [r8, #4]
20005c84:	f200 80ac 	bhi.w	20005de0 <_malloc_r+0x4c4>
20005c88:	46d0      	mov	r8, sl
20005c8a:	f648 73c4 	movw	r3, #36804	; 0x8fc4
20005c8e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20005c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c96:	428a      	cmp	r2, r1
20005c98:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20005c9c:	bf88      	it	hi
20005c9e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20005ca0:	f648 73c4 	movw	r3, #36804	; 0x8fc4
20005ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ca8:	428a      	cmp	r2, r1
20005caa:	bf88      	it	hi
20005cac:	631a      	strhi	r2, [r3, #48]	; 0x30
20005cae:	e082      	b.n	20005db6 <_malloc_r+0x49a>
20005cb0:	185c      	adds	r4, r3, r1
20005cb2:	689a      	ldr	r2, [r3, #8]
20005cb4:	68d9      	ldr	r1, [r3, #12]
20005cb6:	4630      	mov	r0, r6
20005cb8:	6866      	ldr	r6, [r4, #4]
20005cba:	f103 0508 	add.w	r5, r3, #8
20005cbe:	608a      	str	r2, [r1, #8]
20005cc0:	f046 0301 	orr.w	r3, r6, #1
20005cc4:	60d1      	str	r1, [r2, #12]
20005cc6:	6063      	str	r3, [r4, #4]
20005cc8:	f000 f9fc 	bl	200060c4 <__malloc_unlock>
20005ccc:	e65a      	b.n	20005984 <_malloc_r+0x68>
20005cce:	eb08 0304 	add.w	r3, r8, r4
20005cd2:	f042 0201 	orr.w	r2, r2, #1
20005cd6:	f044 0401 	orr.w	r4, r4, #1
20005cda:	4630      	mov	r0, r6
20005cdc:	f8c8 4004 	str.w	r4, [r8, #4]
20005ce0:	f108 0508 	add.w	r5, r8, #8
20005ce4:	605a      	str	r2, [r3, #4]
20005ce6:	60bb      	str	r3, [r7, #8]
20005ce8:	f000 f9ec 	bl	200060c4 <__malloc_unlock>
20005cec:	e64a      	b.n	20005984 <_malloc_r+0x68>
20005cee:	ea4f 225c 	mov.w	r2, ip, lsr #9
20005cf2:	2a04      	cmp	r2, #4
20005cf4:	d954      	bls.n	20005da0 <_malloc_r+0x484>
20005cf6:	2a14      	cmp	r2, #20
20005cf8:	f200 8089 	bhi.w	20005e0e <_malloc_r+0x4f2>
20005cfc:	325b      	adds	r2, #91	; 0x5b
20005cfe:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005d02:	44a8      	add	r8, r5
20005d04:	f648 3798 	movw	r7, #35736	; 0x8b98
20005d08:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005d0c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20005d10:	4540      	cmp	r0, r8
20005d12:	d103      	bne.n	20005d1c <_malloc_r+0x400>
20005d14:	e06f      	b.n	20005df6 <_malloc_r+0x4da>
20005d16:	6880      	ldr	r0, [r0, #8]
20005d18:	4580      	cmp	r8, r0
20005d1a:	d004      	beq.n	20005d26 <_malloc_r+0x40a>
20005d1c:	6842      	ldr	r2, [r0, #4]
20005d1e:	f022 0203 	bic.w	r2, r2, #3
20005d22:	4594      	cmp	ip, r2
20005d24:	d3f7      	bcc.n	20005d16 <_malloc_r+0x3fa>
20005d26:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20005d2a:	f8c3 c00c 	str.w	ip, [r3, #12]
20005d2e:	6098      	str	r0, [r3, #8]
20005d30:	687a      	ldr	r2, [r7, #4]
20005d32:	60c3      	str	r3, [r0, #12]
20005d34:	f8cc 3008 	str.w	r3, [ip, #8]
20005d38:	e68a      	b.n	20005a50 <_malloc_r+0x134>
20005d3a:	191f      	adds	r7, r3, r4
20005d3c:	4630      	mov	r0, r6
20005d3e:	f044 0401 	orr.w	r4, r4, #1
20005d42:	60cf      	str	r7, [r1, #12]
20005d44:	605c      	str	r4, [r3, #4]
20005d46:	f103 0508 	add.w	r5, r3, #8
20005d4a:	50ba      	str	r2, [r7, r2]
20005d4c:	f042 0201 	orr.w	r2, r2, #1
20005d50:	608f      	str	r7, [r1, #8]
20005d52:	607a      	str	r2, [r7, #4]
20005d54:	60b9      	str	r1, [r7, #8]
20005d56:	60f9      	str	r1, [r7, #12]
20005d58:	f000 f9b4 	bl	200060c4 <__malloc_unlock>
20005d5c:	e612      	b.n	20005984 <_malloc_r+0x68>
20005d5e:	f10a 0a01 	add.w	sl, sl, #1
20005d62:	f01a 0f03 	tst.w	sl, #3
20005d66:	d05f      	beq.n	20005e28 <_malloc_r+0x50c>
20005d68:	f103 0808 	add.w	r8, r3, #8
20005d6c:	e689      	b.n	20005a82 <_malloc_r+0x166>
20005d6e:	f103 0208 	add.w	r2, r3, #8
20005d72:	68d3      	ldr	r3, [r2, #12]
20005d74:	429a      	cmp	r2, r3
20005d76:	bf08      	it	eq
20005d78:	f10e 0e02 	addeq.w	lr, lr, #2
20005d7c:	f43f ae36 	beq.w	200059ec <_malloc_r+0xd0>
20005d80:	e5ef      	b.n	20005962 <_malloc_r+0x46>
20005d82:	461d      	mov	r5, r3
20005d84:	1819      	adds	r1, r3, r0
20005d86:	68da      	ldr	r2, [r3, #12]
20005d88:	4630      	mov	r0, r6
20005d8a:	f855 3f08 	ldr.w	r3, [r5, #8]!
20005d8e:	684c      	ldr	r4, [r1, #4]
20005d90:	6093      	str	r3, [r2, #8]
20005d92:	f044 0401 	orr.w	r4, r4, #1
20005d96:	60da      	str	r2, [r3, #12]
20005d98:	604c      	str	r4, [r1, #4]
20005d9a:	f000 f993 	bl	200060c4 <__malloc_unlock>
20005d9e:	e5f1      	b.n	20005984 <_malloc_r+0x68>
20005da0:	ea4f 129c 	mov.w	r2, ip, lsr #6
20005da4:	3238      	adds	r2, #56	; 0x38
20005da6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005daa:	e7aa      	b.n	20005d02 <_malloc_r+0x3e6>
20005dac:	45b8      	cmp	r8, r7
20005dae:	f43f af11 	beq.w	20005bd4 <_malloc_r+0x2b8>
20005db2:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005db6:	f8d8 2004 	ldr.w	r2, [r8, #4]
20005dba:	f022 0203 	bic.w	r2, r2, #3
20005dbe:	4294      	cmp	r4, r2
20005dc0:	bf94      	ite	ls
20005dc2:	2300      	movls	r3, #0
20005dc4:	2301      	movhi	r3, #1
20005dc6:	1b12      	subs	r2, r2, r4
20005dc8:	2a0f      	cmp	r2, #15
20005dca:	bfd8      	it	le
20005dcc:	f043 0301 	orrle.w	r3, r3, #1
20005dd0:	2b00      	cmp	r3, #0
20005dd2:	f43f af7c 	beq.w	20005cce <_malloc_r+0x3b2>
20005dd6:	4630      	mov	r0, r6
20005dd8:	2500      	movs	r5, #0
20005dda:	f000 f973 	bl	200060c4 <__malloc_unlock>
20005dde:	e5d1      	b.n	20005984 <_malloc_r+0x68>
20005de0:	f108 0108 	add.w	r1, r8, #8
20005de4:	4630      	mov	r0, r6
20005de6:	9301      	str	r3, [sp, #4]
20005de8:	f7ff fa16 	bl	20005218 <_free_r>
20005dec:	9b01      	ldr	r3, [sp, #4]
20005dee:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005df2:	685a      	ldr	r2, [r3, #4]
20005df4:	e749      	b.n	20005c8a <_malloc_r+0x36e>
20005df6:	f04f 0a01 	mov.w	sl, #1
20005dfa:	f8d7 8004 	ldr.w	r8, [r7, #4]
20005dfe:	1092      	asrs	r2, r2, #2
20005e00:	4684      	mov	ip, r0
20005e02:	fa0a f202 	lsl.w	r2, sl, r2
20005e06:	ea48 0202 	orr.w	r2, r8, r2
20005e0a:	607a      	str	r2, [r7, #4]
20005e0c:	e78d      	b.n	20005d2a <_malloc_r+0x40e>
20005e0e:	2a54      	cmp	r2, #84	; 0x54
20005e10:	d824      	bhi.n	20005e5c <_malloc_r+0x540>
20005e12:	ea4f 321c 	mov.w	r2, ip, lsr #12
20005e16:	326e      	adds	r2, #110	; 0x6e
20005e18:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005e1c:	e771      	b.n	20005d02 <_malloc_r+0x3e6>
20005e1e:	2301      	movs	r3, #1
20005e20:	46d0      	mov	r8, sl
20005e22:	f8ca 3004 	str.w	r3, [sl, #4]
20005e26:	e7c6      	b.n	20005db6 <_malloc_r+0x49a>
20005e28:	464a      	mov	r2, r9
20005e2a:	f01e 0f03 	tst.w	lr, #3
20005e2e:	4613      	mov	r3, r2
20005e30:	f10e 3eff 	add.w	lr, lr, #4294967295
20005e34:	d033      	beq.n	20005e9e <_malloc_r+0x582>
20005e36:	f853 2908 	ldr.w	r2, [r3], #-8
20005e3a:	429a      	cmp	r2, r3
20005e3c:	d0f5      	beq.n	20005e2a <_malloc_r+0x50e>
20005e3e:	687b      	ldr	r3, [r7, #4]
20005e40:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20005e44:	459c      	cmp	ip, r3
20005e46:	f63f ae8e 	bhi.w	20005b66 <_malloc_r+0x24a>
20005e4a:	f1bc 0f00 	cmp.w	ip, #0
20005e4e:	f43f ae8a 	beq.w	20005b66 <_malloc_r+0x24a>
20005e52:	ea1c 0f03 	tst.w	ip, r3
20005e56:	d027      	beq.n	20005ea8 <_malloc_r+0x58c>
20005e58:	46d6      	mov	lr, sl
20005e5a:	e60e      	b.n	20005a7a <_malloc_r+0x15e>
20005e5c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20005e60:	d815      	bhi.n	20005e8e <_malloc_r+0x572>
20005e62:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20005e66:	3277      	adds	r2, #119	; 0x77
20005e68:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005e6c:	e749      	b.n	20005d02 <_malloc_r+0x3e6>
20005e6e:	0508      	lsls	r0, r1, #20
20005e70:	0d00      	lsrs	r0, r0, #20
20005e72:	2800      	cmp	r0, #0
20005e74:	f47f aeb6 	bne.w	20005be4 <_malloc_r+0x2c8>
20005e78:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005e7c:	444b      	add	r3, r9
20005e7e:	f043 0301 	orr.w	r3, r3, #1
20005e82:	f8c8 3004 	str.w	r3, [r8, #4]
20005e86:	e700      	b.n	20005c8a <_malloc_r+0x36e>
20005e88:	2101      	movs	r1, #1
20005e8a:	2500      	movs	r5, #0
20005e8c:	e6d5      	b.n	20005c3a <_malloc_r+0x31e>
20005e8e:	f240 5054 	movw	r0, #1364	; 0x554
20005e92:	4282      	cmp	r2, r0
20005e94:	d90d      	bls.n	20005eb2 <_malloc_r+0x596>
20005e96:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20005e9a:	227e      	movs	r2, #126	; 0x7e
20005e9c:	e731      	b.n	20005d02 <_malloc_r+0x3e6>
20005e9e:	687b      	ldr	r3, [r7, #4]
20005ea0:	ea23 030c 	bic.w	r3, r3, ip
20005ea4:	607b      	str	r3, [r7, #4]
20005ea6:	e7cb      	b.n	20005e40 <_malloc_r+0x524>
20005ea8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20005eac:	f10a 0a04 	add.w	sl, sl, #4
20005eb0:	e7cf      	b.n	20005e52 <_malloc_r+0x536>
20005eb2:	ea4f 429c 	mov.w	r2, ip, lsr #18
20005eb6:	327c      	adds	r2, #124	; 0x7c
20005eb8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005ebc:	e721      	b.n	20005d02 <_malloc_r+0x3e6>
20005ebe:	bf00      	nop

20005ec0 <memchr>:
20005ec0:	f010 0f03 	tst.w	r0, #3
20005ec4:	b2c9      	uxtb	r1, r1
20005ec6:	b410      	push	{r4}
20005ec8:	d010      	beq.n	20005eec <memchr+0x2c>
20005eca:	2a00      	cmp	r2, #0
20005ecc:	d02f      	beq.n	20005f2e <memchr+0x6e>
20005ece:	7803      	ldrb	r3, [r0, #0]
20005ed0:	428b      	cmp	r3, r1
20005ed2:	d02a      	beq.n	20005f2a <memchr+0x6a>
20005ed4:	3a01      	subs	r2, #1
20005ed6:	e005      	b.n	20005ee4 <memchr+0x24>
20005ed8:	2a00      	cmp	r2, #0
20005eda:	d028      	beq.n	20005f2e <memchr+0x6e>
20005edc:	7803      	ldrb	r3, [r0, #0]
20005ede:	3a01      	subs	r2, #1
20005ee0:	428b      	cmp	r3, r1
20005ee2:	d022      	beq.n	20005f2a <memchr+0x6a>
20005ee4:	3001      	adds	r0, #1
20005ee6:	f010 0f03 	tst.w	r0, #3
20005eea:	d1f5      	bne.n	20005ed8 <memchr+0x18>
20005eec:	2a03      	cmp	r2, #3
20005eee:	d911      	bls.n	20005f14 <memchr+0x54>
20005ef0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20005ef4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20005ef8:	6803      	ldr	r3, [r0, #0]
20005efa:	ea84 0303 	eor.w	r3, r4, r3
20005efe:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20005f02:	ea2c 0303 	bic.w	r3, ip, r3
20005f06:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20005f0a:	d103      	bne.n	20005f14 <memchr+0x54>
20005f0c:	3a04      	subs	r2, #4
20005f0e:	3004      	adds	r0, #4
20005f10:	2a03      	cmp	r2, #3
20005f12:	d8f1      	bhi.n	20005ef8 <memchr+0x38>
20005f14:	b15a      	cbz	r2, 20005f2e <memchr+0x6e>
20005f16:	7803      	ldrb	r3, [r0, #0]
20005f18:	428b      	cmp	r3, r1
20005f1a:	d006      	beq.n	20005f2a <memchr+0x6a>
20005f1c:	3a01      	subs	r2, #1
20005f1e:	b132      	cbz	r2, 20005f2e <memchr+0x6e>
20005f20:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20005f24:	3a01      	subs	r2, #1
20005f26:	428b      	cmp	r3, r1
20005f28:	d1f9      	bne.n	20005f1e <memchr+0x5e>
20005f2a:	bc10      	pop	{r4}
20005f2c:	4770      	bx	lr
20005f2e:	2000      	movs	r0, #0
20005f30:	e7fb      	b.n	20005f2a <memchr+0x6a>
20005f32:	bf00      	nop

20005f34 <memmove>:
20005f34:	4288      	cmp	r0, r1
20005f36:	468c      	mov	ip, r1
20005f38:	b470      	push	{r4, r5, r6}
20005f3a:	4605      	mov	r5, r0
20005f3c:	4614      	mov	r4, r2
20005f3e:	d90e      	bls.n	20005f5e <memmove+0x2a>
20005f40:	188b      	adds	r3, r1, r2
20005f42:	4298      	cmp	r0, r3
20005f44:	d20b      	bcs.n	20005f5e <memmove+0x2a>
20005f46:	b142      	cbz	r2, 20005f5a <memmove+0x26>
20005f48:	ebc2 0c03 	rsb	ip, r2, r3
20005f4c:	4601      	mov	r1, r0
20005f4e:	1e53      	subs	r3, r2, #1
20005f50:	f81c 2003 	ldrb.w	r2, [ip, r3]
20005f54:	54ca      	strb	r2, [r1, r3]
20005f56:	3b01      	subs	r3, #1
20005f58:	d2fa      	bcs.n	20005f50 <memmove+0x1c>
20005f5a:	bc70      	pop	{r4, r5, r6}
20005f5c:	4770      	bx	lr
20005f5e:	2a0f      	cmp	r2, #15
20005f60:	d809      	bhi.n	20005f76 <memmove+0x42>
20005f62:	2c00      	cmp	r4, #0
20005f64:	d0f9      	beq.n	20005f5a <memmove+0x26>
20005f66:	2300      	movs	r3, #0
20005f68:	f81c 2003 	ldrb.w	r2, [ip, r3]
20005f6c:	54ea      	strb	r2, [r5, r3]
20005f6e:	3301      	adds	r3, #1
20005f70:	42a3      	cmp	r3, r4
20005f72:	d1f9      	bne.n	20005f68 <memmove+0x34>
20005f74:	e7f1      	b.n	20005f5a <memmove+0x26>
20005f76:	ea41 0300 	orr.w	r3, r1, r0
20005f7a:	f013 0f03 	tst.w	r3, #3
20005f7e:	d1f0      	bne.n	20005f62 <memmove+0x2e>
20005f80:	4694      	mov	ip, r2
20005f82:	460c      	mov	r4, r1
20005f84:	4603      	mov	r3, r0
20005f86:	6825      	ldr	r5, [r4, #0]
20005f88:	f1ac 0c10 	sub.w	ip, ip, #16
20005f8c:	601d      	str	r5, [r3, #0]
20005f8e:	6865      	ldr	r5, [r4, #4]
20005f90:	605d      	str	r5, [r3, #4]
20005f92:	68a5      	ldr	r5, [r4, #8]
20005f94:	609d      	str	r5, [r3, #8]
20005f96:	68e5      	ldr	r5, [r4, #12]
20005f98:	3410      	adds	r4, #16
20005f9a:	60dd      	str	r5, [r3, #12]
20005f9c:	3310      	adds	r3, #16
20005f9e:	f1bc 0f0f 	cmp.w	ip, #15
20005fa2:	d8f0      	bhi.n	20005f86 <memmove+0x52>
20005fa4:	3a10      	subs	r2, #16
20005fa6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20005faa:	f10c 0501 	add.w	r5, ip, #1
20005fae:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20005fb2:	012d      	lsls	r5, r5, #4
20005fb4:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20005fb8:	eb01 0c05 	add.w	ip, r1, r5
20005fbc:	1945      	adds	r5, r0, r5
20005fbe:	2e03      	cmp	r6, #3
20005fc0:	4634      	mov	r4, r6
20005fc2:	d9ce      	bls.n	20005f62 <memmove+0x2e>
20005fc4:	2300      	movs	r3, #0
20005fc6:	f85c 2003 	ldr.w	r2, [ip, r3]
20005fca:	50ea      	str	r2, [r5, r3]
20005fcc:	3304      	adds	r3, #4
20005fce:	1af2      	subs	r2, r6, r3
20005fd0:	2a03      	cmp	r2, #3
20005fd2:	d8f8      	bhi.n	20005fc6 <memmove+0x92>
20005fd4:	3e04      	subs	r6, #4
20005fd6:	08b3      	lsrs	r3, r6, #2
20005fd8:	1c5a      	adds	r2, r3, #1
20005fda:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20005fde:	0092      	lsls	r2, r2, #2
20005fe0:	4494      	add	ip, r2
20005fe2:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20005fe6:	18ad      	adds	r5, r5, r2
20005fe8:	e7bb      	b.n	20005f62 <memmove+0x2e>
20005fea:	bf00      	nop

20005fec <memset>:
20005fec:	2a03      	cmp	r2, #3
20005fee:	b2c9      	uxtb	r1, r1
20005ff0:	b430      	push	{r4, r5}
20005ff2:	d807      	bhi.n	20006004 <memset+0x18>
20005ff4:	b122      	cbz	r2, 20006000 <memset+0x14>
20005ff6:	2300      	movs	r3, #0
20005ff8:	54c1      	strb	r1, [r0, r3]
20005ffa:	3301      	adds	r3, #1
20005ffc:	4293      	cmp	r3, r2
20005ffe:	d1fb      	bne.n	20005ff8 <memset+0xc>
20006000:	bc30      	pop	{r4, r5}
20006002:	4770      	bx	lr
20006004:	eb00 0c02 	add.w	ip, r0, r2
20006008:	4603      	mov	r3, r0
2000600a:	e001      	b.n	20006010 <memset+0x24>
2000600c:	f803 1c01 	strb.w	r1, [r3, #-1]
20006010:	f003 0403 	and.w	r4, r3, #3
20006014:	461a      	mov	r2, r3
20006016:	3301      	adds	r3, #1
20006018:	2c00      	cmp	r4, #0
2000601a:	d1f7      	bne.n	2000600c <memset+0x20>
2000601c:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20006020:	ebc2 040c 	rsb	r4, r2, ip
20006024:	fb03 f301 	mul.w	r3, r3, r1
20006028:	e01f      	b.n	2000606a <memset+0x7e>
2000602a:	f842 3c40 	str.w	r3, [r2, #-64]
2000602e:	f842 3c3c 	str.w	r3, [r2, #-60]
20006032:	f842 3c38 	str.w	r3, [r2, #-56]
20006036:	f842 3c34 	str.w	r3, [r2, #-52]
2000603a:	f842 3c30 	str.w	r3, [r2, #-48]
2000603e:	f842 3c2c 	str.w	r3, [r2, #-44]
20006042:	f842 3c28 	str.w	r3, [r2, #-40]
20006046:	f842 3c24 	str.w	r3, [r2, #-36]
2000604a:	f842 3c20 	str.w	r3, [r2, #-32]
2000604e:	f842 3c1c 	str.w	r3, [r2, #-28]
20006052:	f842 3c18 	str.w	r3, [r2, #-24]
20006056:	f842 3c14 	str.w	r3, [r2, #-20]
2000605a:	f842 3c10 	str.w	r3, [r2, #-16]
2000605e:	f842 3c0c 	str.w	r3, [r2, #-12]
20006062:	f842 3c08 	str.w	r3, [r2, #-8]
20006066:	f842 3c04 	str.w	r3, [r2, #-4]
2000606a:	4615      	mov	r5, r2
2000606c:	3240      	adds	r2, #64	; 0x40
2000606e:	2c3f      	cmp	r4, #63	; 0x3f
20006070:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20006074:	dcd9      	bgt.n	2000602a <memset+0x3e>
20006076:	462a      	mov	r2, r5
20006078:	ebc5 040c 	rsb	r4, r5, ip
2000607c:	e007      	b.n	2000608e <memset+0xa2>
2000607e:	f842 3c10 	str.w	r3, [r2, #-16]
20006082:	f842 3c0c 	str.w	r3, [r2, #-12]
20006086:	f842 3c08 	str.w	r3, [r2, #-8]
2000608a:	f842 3c04 	str.w	r3, [r2, #-4]
2000608e:	4615      	mov	r5, r2
20006090:	3210      	adds	r2, #16
20006092:	2c0f      	cmp	r4, #15
20006094:	f1a4 0410 	sub.w	r4, r4, #16
20006098:	dcf1      	bgt.n	2000607e <memset+0x92>
2000609a:	462a      	mov	r2, r5
2000609c:	ebc5 050c 	rsb	r5, r5, ip
200060a0:	e001      	b.n	200060a6 <memset+0xba>
200060a2:	f842 3c04 	str.w	r3, [r2, #-4]
200060a6:	4614      	mov	r4, r2
200060a8:	3204      	adds	r2, #4
200060aa:	2d03      	cmp	r5, #3
200060ac:	f1a5 0504 	sub.w	r5, r5, #4
200060b0:	dcf7      	bgt.n	200060a2 <memset+0xb6>
200060b2:	e001      	b.n	200060b8 <memset+0xcc>
200060b4:	f804 1b01 	strb.w	r1, [r4], #1
200060b8:	4564      	cmp	r4, ip
200060ba:	d3fb      	bcc.n	200060b4 <memset+0xc8>
200060bc:	e7a0      	b.n	20006000 <memset+0x14>
200060be:	bf00      	nop

200060c0 <__malloc_lock>:
200060c0:	4770      	bx	lr
200060c2:	bf00      	nop

200060c4 <__malloc_unlock>:
200060c4:	4770      	bx	lr
200060c6:	bf00      	nop

200060c8 <__hi0bits>:
200060c8:	0c02      	lsrs	r2, r0, #16
200060ca:	4603      	mov	r3, r0
200060cc:	0412      	lsls	r2, r2, #16
200060ce:	b1b2      	cbz	r2, 200060fe <__hi0bits+0x36>
200060d0:	2000      	movs	r0, #0
200060d2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
200060d6:	d101      	bne.n	200060dc <__hi0bits+0x14>
200060d8:	3008      	adds	r0, #8
200060da:	021b      	lsls	r3, r3, #8
200060dc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
200060e0:	d101      	bne.n	200060e6 <__hi0bits+0x1e>
200060e2:	3004      	adds	r0, #4
200060e4:	011b      	lsls	r3, r3, #4
200060e6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
200060ea:	d101      	bne.n	200060f0 <__hi0bits+0x28>
200060ec:	3002      	adds	r0, #2
200060ee:	009b      	lsls	r3, r3, #2
200060f0:	2b00      	cmp	r3, #0
200060f2:	db03      	blt.n	200060fc <__hi0bits+0x34>
200060f4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
200060f8:	d004      	beq.n	20006104 <__hi0bits+0x3c>
200060fa:	3001      	adds	r0, #1
200060fc:	4770      	bx	lr
200060fe:	0403      	lsls	r3, r0, #16
20006100:	2010      	movs	r0, #16
20006102:	e7e6      	b.n	200060d2 <__hi0bits+0xa>
20006104:	2020      	movs	r0, #32
20006106:	4770      	bx	lr

20006108 <__lo0bits>:
20006108:	6803      	ldr	r3, [r0, #0]
2000610a:	4602      	mov	r2, r0
2000610c:	f013 0007 	ands.w	r0, r3, #7
20006110:	d009      	beq.n	20006126 <__lo0bits+0x1e>
20006112:	f013 0f01 	tst.w	r3, #1
20006116:	d121      	bne.n	2000615c <__lo0bits+0x54>
20006118:	f013 0f02 	tst.w	r3, #2
2000611c:	d122      	bne.n	20006164 <__lo0bits+0x5c>
2000611e:	089b      	lsrs	r3, r3, #2
20006120:	2002      	movs	r0, #2
20006122:	6013      	str	r3, [r2, #0]
20006124:	4770      	bx	lr
20006126:	b299      	uxth	r1, r3
20006128:	b909      	cbnz	r1, 2000612e <__lo0bits+0x26>
2000612a:	0c1b      	lsrs	r3, r3, #16
2000612c:	2010      	movs	r0, #16
2000612e:	f013 0fff 	tst.w	r3, #255	; 0xff
20006132:	d101      	bne.n	20006138 <__lo0bits+0x30>
20006134:	3008      	adds	r0, #8
20006136:	0a1b      	lsrs	r3, r3, #8
20006138:	f013 0f0f 	tst.w	r3, #15
2000613c:	d101      	bne.n	20006142 <__lo0bits+0x3a>
2000613e:	3004      	adds	r0, #4
20006140:	091b      	lsrs	r3, r3, #4
20006142:	f013 0f03 	tst.w	r3, #3
20006146:	d101      	bne.n	2000614c <__lo0bits+0x44>
20006148:	3002      	adds	r0, #2
2000614a:	089b      	lsrs	r3, r3, #2
2000614c:	f013 0f01 	tst.w	r3, #1
20006150:	d102      	bne.n	20006158 <__lo0bits+0x50>
20006152:	085b      	lsrs	r3, r3, #1
20006154:	d004      	beq.n	20006160 <__lo0bits+0x58>
20006156:	3001      	adds	r0, #1
20006158:	6013      	str	r3, [r2, #0]
2000615a:	4770      	bx	lr
2000615c:	2000      	movs	r0, #0
2000615e:	4770      	bx	lr
20006160:	2020      	movs	r0, #32
20006162:	4770      	bx	lr
20006164:	085b      	lsrs	r3, r3, #1
20006166:	2001      	movs	r0, #1
20006168:	6013      	str	r3, [r2, #0]
2000616a:	4770      	bx	lr

2000616c <__mcmp>:
2000616c:	4603      	mov	r3, r0
2000616e:	690a      	ldr	r2, [r1, #16]
20006170:	6900      	ldr	r0, [r0, #16]
20006172:	b410      	push	{r4}
20006174:	1a80      	subs	r0, r0, r2
20006176:	d111      	bne.n	2000619c <__mcmp+0x30>
20006178:	3204      	adds	r2, #4
2000617a:	f103 0c14 	add.w	ip, r3, #20
2000617e:	0092      	lsls	r2, r2, #2
20006180:	189b      	adds	r3, r3, r2
20006182:	1889      	adds	r1, r1, r2
20006184:	3104      	adds	r1, #4
20006186:	3304      	adds	r3, #4
20006188:	f853 4c04 	ldr.w	r4, [r3, #-4]
2000618c:	3b04      	subs	r3, #4
2000618e:	f851 2c04 	ldr.w	r2, [r1, #-4]
20006192:	3904      	subs	r1, #4
20006194:	4294      	cmp	r4, r2
20006196:	d103      	bne.n	200061a0 <__mcmp+0x34>
20006198:	459c      	cmp	ip, r3
2000619a:	d3f5      	bcc.n	20006188 <__mcmp+0x1c>
2000619c:	bc10      	pop	{r4}
2000619e:	4770      	bx	lr
200061a0:	bf38      	it	cc
200061a2:	f04f 30ff 	movcc.w	r0, #4294967295
200061a6:	d3f9      	bcc.n	2000619c <__mcmp+0x30>
200061a8:	2001      	movs	r0, #1
200061aa:	e7f7      	b.n	2000619c <__mcmp+0x30>

200061ac <__ulp>:
200061ac:	f240 0300 	movw	r3, #0
200061b0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200061b4:	ea01 0303 	and.w	r3, r1, r3
200061b8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
200061bc:	2b00      	cmp	r3, #0
200061be:	dd02      	ble.n	200061c6 <__ulp+0x1a>
200061c0:	4619      	mov	r1, r3
200061c2:	2000      	movs	r0, #0
200061c4:	4770      	bx	lr
200061c6:	425b      	negs	r3, r3
200061c8:	151b      	asrs	r3, r3, #20
200061ca:	2b13      	cmp	r3, #19
200061cc:	dd0e      	ble.n	200061ec <__ulp+0x40>
200061ce:	3b14      	subs	r3, #20
200061d0:	2b1e      	cmp	r3, #30
200061d2:	dd03      	ble.n	200061dc <__ulp+0x30>
200061d4:	2301      	movs	r3, #1
200061d6:	2100      	movs	r1, #0
200061d8:	4618      	mov	r0, r3
200061da:	4770      	bx	lr
200061dc:	2201      	movs	r2, #1
200061de:	f1c3 031f 	rsb	r3, r3, #31
200061e2:	2100      	movs	r1, #0
200061e4:	fa12 f303 	lsls.w	r3, r2, r3
200061e8:	4618      	mov	r0, r3
200061ea:	4770      	bx	lr
200061ec:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200061f0:	2000      	movs	r0, #0
200061f2:	fa52 f103 	asrs.w	r1, r2, r3
200061f6:	4770      	bx	lr

200061f8 <__b2d>:
200061f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200061fc:	6904      	ldr	r4, [r0, #16]
200061fe:	f100 0614 	add.w	r6, r0, #20
20006202:	460f      	mov	r7, r1
20006204:	3404      	adds	r4, #4
20006206:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000620a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000620e:	46a0      	mov	r8, r4
20006210:	4628      	mov	r0, r5
20006212:	f7ff ff59 	bl	200060c8 <__hi0bits>
20006216:	280a      	cmp	r0, #10
20006218:	f1c0 0320 	rsb	r3, r0, #32
2000621c:	603b      	str	r3, [r7, #0]
2000621e:	dc14      	bgt.n	2000624a <__b2d+0x52>
20006220:	42a6      	cmp	r6, r4
20006222:	f1c0 030b 	rsb	r3, r0, #11
20006226:	d237      	bcs.n	20006298 <__b2d+0xa0>
20006228:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000622c:	40d9      	lsrs	r1, r3
2000622e:	fa25 fc03 	lsr.w	ip, r5, r3
20006232:	3015      	adds	r0, #21
20006234:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20006238:	4085      	lsls	r5, r0
2000623a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000623e:	ea41 0205 	orr.w	r2, r1, r5
20006242:	4610      	mov	r0, r2
20006244:	4619      	mov	r1, r3
20006246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000624a:	42a6      	cmp	r6, r4
2000624c:	d320      	bcc.n	20006290 <__b2d+0x98>
2000624e:	2100      	movs	r1, #0
20006250:	380b      	subs	r0, #11
20006252:	bf02      	ittt	eq
20006254:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20006258:	460a      	moveq	r2, r1
2000625a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
2000625e:	d0f0      	beq.n	20006242 <__b2d+0x4a>
20006260:	42b4      	cmp	r4, r6
20006262:	f1c0 0320 	rsb	r3, r0, #32
20006266:	d919      	bls.n	2000629c <__b2d+0xa4>
20006268:	f854 4c04 	ldr.w	r4, [r4, #-4]
2000626c:	40dc      	lsrs	r4, r3
2000626e:	4085      	lsls	r5, r0
20006270:	fa21 fc03 	lsr.w	ip, r1, r3
20006274:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20006278:	fa11 f000 	lsls.w	r0, r1, r0
2000627c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20006280:	ea44 0200 	orr.w	r2, r4, r0
20006284:	ea45 030c 	orr.w	r3, r5, ip
20006288:	4610      	mov	r0, r2
2000628a:	4619      	mov	r1, r3
2000628c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006290:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006294:	3c04      	subs	r4, #4
20006296:	e7db      	b.n	20006250 <__b2d+0x58>
20006298:	2100      	movs	r1, #0
2000629a:	e7c8      	b.n	2000622e <__b2d+0x36>
2000629c:	2400      	movs	r4, #0
2000629e:	e7e6      	b.n	2000626e <__b2d+0x76>

200062a0 <__ratio>:
200062a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
200062a4:	b083      	sub	sp, #12
200062a6:	460e      	mov	r6, r1
200062a8:	a901      	add	r1, sp, #4
200062aa:	4607      	mov	r7, r0
200062ac:	f7ff ffa4 	bl	200061f8 <__b2d>
200062b0:	460d      	mov	r5, r1
200062b2:	4604      	mov	r4, r0
200062b4:	4669      	mov	r1, sp
200062b6:	4630      	mov	r0, r6
200062b8:	f7ff ff9e 	bl	200061f8 <__b2d>
200062bc:	f8dd c004 	ldr.w	ip, [sp, #4]
200062c0:	46a9      	mov	r9, r5
200062c2:	46a0      	mov	r8, r4
200062c4:	460b      	mov	r3, r1
200062c6:	4602      	mov	r2, r0
200062c8:	6931      	ldr	r1, [r6, #16]
200062ca:	4616      	mov	r6, r2
200062cc:	6938      	ldr	r0, [r7, #16]
200062ce:	461f      	mov	r7, r3
200062d0:	1a40      	subs	r0, r0, r1
200062d2:	9900      	ldr	r1, [sp, #0]
200062d4:	ebc1 010c 	rsb	r1, r1, ip
200062d8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
200062dc:	2900      	cmp	r1, #0
200062de:	bfc9      	itett	gt
200062e0:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
200062e4:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
200062e8:	4624      	movgt	r4, r4
200062ea:	464d      	movgt	r5, r9
200062ec:	bfdc      	itt	le
200062ee:	4612      	movle	r2, r2
200062f0:	463b      	movle	r3, r7
200062f2:	4620      	mov	r0, r4
200062f4:	4629      	mov	r1, r5
200062f6:	f001 fc7b 	bl	20007bf0 <__aeabi_ddiv>
200062fa:	b003      	add	sp, #12
200062fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20006300 <_mprec_log10>:
20006300:	2817      	cmp	r0, #23
20006302:	b510      	push	{r4, lr}
20006304:	4604      	mov	r4, r0
20006306:	dd0e      	ble.n	20006326 <_mprec_log10+0x26>
20006308:	f240 0100 	movw	r1, #0
2000630c:	2000      	movs	r0, #0
2000630e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006312:	f240 0300 	movw	r3, #0
20006316:	2200      	movs	r2, #0
20006318:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000631c:	f001 fb3e 	bl	2000799c <__aeabi_dmul>
20006320:	3c01      	subs	r4, #1
20006322:	d1f6      	bne.n	20006312 <_mprec_log10+0x12>
20006324:	bd10      	pop	{r4, pc}
20006326:	f648 1320 	movw	r3, #35104	; 0x8920
2000632a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000632e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20006332:	e9d3 0100 	ldrd	r0, r1, [r3]
20006336:	bd10      	pop	{r4, pc}

20006338 <__copybits>:
20006338:	6913      	ldr	r3, [r2, #16]
2000633a:	3901      	subs	r1, #1
2000633c:	f102 0c14 	add.w	ip, r2, #20
20006340:	b410      	push	{r4}
20006342:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20006346:	114c      	asrs	r4, r1, #5
20006348:	3214      	adds	r2, #20
2000634a:	3401      	adds	r4, #1
2000634c:	4594      	cmp	ip, r2
2000634e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20006352:	d20f      	bcs.n	20006374 <__copybits+0x3c>
20006354:	2300      	movs	r3, #0
20006356:	f85c 1003 	ldr.w	r1, [ip, r3]
2000635a:	50c1      	str	r1, [r0, r3]
2000635c:	3304      	adds	r3, #4
2000635e:	eb03 010c 	add.w	r1, r3, ip
20006362:	428a      	cmp	r2, r1
20006364:	d8f7      	bhi.n	20006356 <__copybits+0x1e>
20006366:	ea6f 0c0c 	mvn.w	ip, ip
2000636a:	4462      	add	r2, ip
2000636c:	f022 0203 	bic.w	r2, r2, #3
20006370:	3204      	adds	r2, #4
20006372:	1880      	adds	r0, r0, r2
20006374:	4284      	cmp	r4, r0
20006376:	d904      	bls.n	20006382 <__copybits+0x4a>
20006378:	2300      	movs	r3, #0
2000637a:	f840 3b04 	str.w	r3, [r0], #4
2000637e:	4284      	cmp	r4, r0
20006380:	d8fb      	bhi.n	2000637a <__copybits+0x42>
20006382:	bc10      	pop	{r4}
20006384:	4770      	bx	lr
20006386:	bf00      	nop

20006388 <__any_on>:
20006388:	6902      	ldr	r2, [r0, #16]
2000638a:	114b      	asrs	r3, r1, #5
2000638c:	429a      	cmp	r2, r3
2000638e:	db10      	blt.n	200063b2 <__any_on+0x2a>
20006390:	dd0e      	ble.n	200063b0 <__any_on+0x28>
20006392:	f011 011f 	ands.w	r1, r1, #31
20006396:	d00b      	beq.n	200063b0 <__any_on+0x28>
20006398:	461a      	mov	r2, r3
2000639a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000639e:	695b      	ldr	r3, [r3, #20]
200063a0:	fa23 fc01 	lsr.w	ip, r3, r1
200063a4:	fa0c f101 	lsl.w	r1, ip, r1
200063a8:	4299      	cmp	r1, r3
200063aa:	d002      	beq.n	200063b2 <__any_on+0x2a>
200063ac:	2001      	movs	r0, #1
200063ae:	4770      	bx	lr
200063b0:	461a      	mov	r2, r3
200063b2:	3204      	adds	r2, #4
200063b4:	f100 0114 	add.w	r1, r0, #20
200063b8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200063bc:	f103 0c04 	add.w	ip, r3, #4
200063c0:	4561      	cmp	r1, ip
200063c2:	d20b      	bcs.n	200063dc <__any_on+0x54>
200063c4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
200063c8:	2a00      	cmp	r2, #0
200063ca:	d1ef      	bne.n	200063ac <__any_on+0x24>
200063cc:	4299      	cmp	r1, r3
200063ce:	d205      	bcs.n	200063dc <__any_on+0x54>
200063d0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
200063d4:	2a00      	cmp	r2, #0
200063d6:	d1e9      	bne.n	200063ac <__any_on+0x24>
200063d8:	4299      	cmp	r1, r3
200063da:	d3f9      	bcc.n	200063d0 <__any_on+0x48>
200063dc:	2000      	movs	r0, #0
200063de:	4770      	bx	lr

200063e0 <_Bfree>:
200063e0:	b530      	push	{r4, r5, lr}
200063e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
200063e4:	b083      	sub	sp, #12
200063e6:	4604      	mov	r4, r0
200063e8:	b155      	cbz	r5, 20006400 <_Bfree+0x20>
200063ea:	b139      	cbz	r1, 200063fc <_Bfree+0x1c>
200063ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
200063ee:	684a      	ldr	r2, [r1, #4]
200063f0:	68db      	ldr	r3, [r3, #12]
200063f2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
200063f6:	6008      	str	r0, [r1, #0]
200063f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200063fc:	b003      	add	sp, #12
200063fe:	bd30      	pop	{r4, r5, pc}
20006400:	2010      	movs	r0, #16
20006402:	9101      	str	r1, [sp, #4]
20006404:	f7ff fa82 	bl	2000590c <malloc>
20006408:	9901      	ldr	r1, [sp, #4]
2000640a:	6260      	str	r0, [r4, #36]	; 0x24
2000640c:	60c5      	str	r5, [r0, #12]
2000640e:	6045      	str	r5, [r0, #4]
20006410:	6085      	str	r5, [r0, #8]
20006412:	6005      	str	r5, [r0, #0]
20006414:	e7e9      	b.n	200063ea <_Bfree+0xa>
20006416:	bf00      	nop

20006418 <_Balloc>:
20006418:	b570      	push	{r4, r5, r6, lr}
2000641a:	6a44      	ldr	r4, [r0, #36]	; 0x24
2000641c:	4606      	mov	r6, r0
2000641e:	460d      	mov	r5, r1
20006420:	b164      	cbz	r4, 2000643c <_Balloc+0x24>
20006422:	68e2      	ldr	r2, [r4, #12]
20006424:	b1a2      	cbz	r2, 20006450 <_Balloc+0x38>
20006426:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000642a:	b1eb      	cbz	r3, 20006468 <_Balloc+0x50>
2000642c:	6819      	ldr	r1, [r3, #0]
2000642e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20006432:	2200      	movs	r2, #0
20006434:	60da      	str	r2, [r3, #12]
20006436:	611a      	str	r2, [r3, #16]
20006438:	4618      	mov	r0, r3
2000643a:	bd70      	pop	{r4, r5, r6, pc}
2000643c:	2010      	movs	r0, #16
2000643e:	f7ff fa65 	bl	2000590c <malloc>
20006442:	2300      	movs	r3, #0
20006444:	4604      	mov	r4, r0
20006446:	6270      	str	r0, [r6, #36]	; 0x24
20006448:	60c3      	str	r3, [r0, #12]
2000644a:	6043      	str	r3, [r0, #4]
2000644c:	6083      	str	r3, [r0, #8]
2000644e:	6003      	str	r3, [r0, #0]
20006450:	2210      	movs	r2, #16
20006452:	4630      	mov	r0, r6
20006454:	2104      	movs	r1, #4
20006456:	f000 fe27 	bl	200070a8 <_calloc_r>
2000645a:	6a73      	ldr	r3, [r6, #36]	; 0x24
2000645c:	60e0      	str	r0, [r4, #12]
2000645e:	68da      	ldr	r2, [r3, #12]
20006460:	2a00      	cmp	r2, #0
20006462:	d1e0      	bne.n	20006426 <_Balloc+0xe>
20006464:	4613      	mov	r3, r2
20006466:	e7e7      	b.n	20006438 <_Balloc+0x20>
20006468:	2401      	movs	r4, #1
2000646a:	4630      	mov	r0, r6
2000646c:	4621      	mov	r1, r4
2000646e:	40ac      	lsls	r4, r5
20006470:	1d62      	adds	r2, r4, #5
20006472:	0092      	lsls	r2, r2, #2
20006474:	f000 fe18 	bl	200070a8 <_calloc_r>
20006478:	4603      	mov	r3, r0
2000647a:	2800      	cmp	r0, #0
2000647c:	d0dc      	beq.n	20006438 <_Balloc+0x20>
2000647e:	6045      	str	r5, [r0, #4]
20006480:	6084      	str	r4, [r0, #8]
20006482:	e7d6      	b.n	20006432 <_Balloc+0x1a>

20006484 <__d2b>:
20006484:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006488:	b083      	sub	sp, #12
2000648a:	2101      	movs	r1, #1
2000648c:	461d      	mov	r5, r3
2000648e:	4614      	mov	r4, r2
20006490:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20006492:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20006494:	f7ff ffc0 	bl	20006418 <_Balloc>
20006498:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
2000649c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
200064a0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200064a4:	4615      	mov	r5, r2
200064a6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200064aa:	9300      	str	r3, [sp, #0]
200064ac:	bf1c      	itt	ne
200064ae:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200064b2:	9300      	strne	r3, [sp, #0]
200064b4:	4680      	mov	r8, r0
200064b6:	2c00      	cmp	r4, #0
200064b8:	d023      	beq.n	20006502 <__d2b+0x7e>
200064ba:	a802      	add	r0, sp, #8
200064bc:	f840 4d04 	str.w	r4, [r0, #-4]!
200064c0:	f7ff fe22 	bl	20006108 <__lo0bits>
200064c4:	4603      	mov	r3, r0
200064c6:	2800      	cmp	r0, #0
200064c8:	d137      	bne.n	2000653a <__d2b+0xb6>
200064ca:	9901      	ldr	r1, [sp, #4]
200064cc:	9a00      	ldr	r2, [sp, #0]
200064ce:	f8c8 1014 	str.w	r1, [r8, #20]
200064d2:	2a00      	cmp	r2, #0
200064d4:	bf14      	ite	ne
200064d6:	2402      	movne	r4, #2
200064d8:	2401      	moveq	r4, #1
200064da:	f8c8 2018 	str.w	r2, [r8, #24]
200064de:	f8c8 4010 	str.w	r4, [r8, #16]
200064e2:	f1ba 0f00 	cmp.w	sl, #0
200064e6:	d01b      	beq.n	20006520 <__d2b+0x9c>
200064e8:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
200064ec:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
200064f0:	f1aa 0a03 	sub.w	sl, sl, #3
200064f4:	4453      	add	r3, sl
200064f6:	603b      	str	r3, [r7, #0]
200064f8:	6032      	str	r2, [r6, #0]
200064fa:	4640      	mov	r0, r8
200064fc:	b003      	add	sp, #12
200064fe:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20006502:	4668      	mov	r0, sp
20006504:	f7ff fe00 	bl	20006108 <__lo0bits>
20006508:	2301      	movs	r3, #1
2000650a:	461c      	mov	r4, r3
2000650c:	f8c8 3010 	str.w	r3, [r8, #16]
20006510:	9b00      	ldr	r3, [sp, #0]
20006512:	f8c8 3014 	str.w	r3, [r8, #20]
20006516:	f100 0320 	add.w	r3, r0, #32
2000651a:	f1ba 0f00 	cmp.w	sl, #0
2000651e:	d1e3      	bne.n	200064e8 <__d2b+0x64>
20006520:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20006524:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20006528:	3b02      	subs	r3, #2
2000652a:	603b      	str	r3, [r7, #0]
2000652c:	6910      	ldr	r0, [r2, #16]
2000652e:	f7ff fdcb 	bl	200060c8 <__hi0bits>
20006532:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20006536:	6030      	str	r0, [r6, #0]
20006538:	e7df      	b.n	200064fa <__d2b+0x76>
2000653a:	9a00      	ldr	r2, [sp, #0]
2000653c:	f1c0 0120 	rsb	r1, r0, #32
20006540:	fa12 f101 	lsls.w	r1, r2, r1
20006544:	40c2      	lsrs	r2, r0
20006546:	9801      	ldr	r0, [sp, #4]
20006548:	4301      	orrs	r1, r0
2000654a:	f8c8 1014 	str.w	r1, [r8, #20]
2000654e:	9200      	str	r2, [sp, #0]
20006550:	e7bf      	b.n	200064d2 <__d2b+0x4e>
20006552:	bf00      	nop

20006554 <__mdiff>:
20006554:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006558:	6913      	ldr	r3, [r2, #16]
2000655a:	690f      	ldr	r7, [r1, #16]
2000655c:	460c      	mov	r4, r1
2000655e:	4615      	mov	r5, r2
20006560:	1aff      	subs	r7, r7, r3
20006562:	2f00      	cmp	r7, #0
20006564:	d04f      	beq.n	20006606 <__mdiff+0xb2>
20006566:	db6a      	blt.n	2000663e <__mdiff+0xea>
20006568:	2700      	movs	r7, #0
2000656a:	f101 0614 	add.w	r6, r1, #20
2000656e:	6861      	ldr	r1, [r4, #4]
20006570:	f7ff ff52 	bl	20006418 <_Balloc>
20006574:	f8d5 8010 	ldr.w	r8, [r5, #16]
20006578:	f8d4 c010 	ldr.w	ip, [r4, #16]
2000657c:	f105 0114 	add.w	r1, r5, #20
20006580:	2200      	movs	r2, #0
20006582:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20006586:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000658a:	f105 0814 	add.w	r8, r5, #20
2000658e:	3414      	adds	r4, #20
20006590:	f100 0314 	add.w	r3, r0, #20
20006594:	60c7      	str	r7, [r0, #12]
20006596:	f851 7b04 	ldr.w	r7, [r1], #4
2000659a:	f856 5b04 	ldr.w	r5, [r6], #4
2000659e:	46bb      	mov	fp, r7
200065a0:	fa1f fa87 	uxth.w	sl, r7
200065a4:	0c3f      	lsrs	r7, r7, #16
200065a6:	fa1f f985 	uxth.w	r9, r5
200065aa:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200065ae:	ebca 0a09 	rsb	sl, sl, r9
200065b2:	4452      	add	r2, sl
200065b4:	eb07 4722 	add.w	r7, r7, r2, asr #16
200065b8:	b292      	uxth	r2, r2
200065ba:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200065be:	f843 2b04 	str.w	r2, [r3], #4
200065c2:	143a      	asrs	r2, r7, #16
200065c4:	4588      	cmp	r8, r1
200065c6:	d8e6      	bhi.n	20006596 <__mdiff+0x42>
200065c8:	42a6      	cmp	r6, r4
200065ca:	d20e      	bcs.n	200065ea <__mdiff+0x96>
200065cc:	f856 1b04 	ldr.w	r1, [r6], #4
200065d0:	b28d      	uxth	r5, r1
200065d2:	0c09      	lsrs	r1, r1, #16
200065d4:	1952      	adds	r2, r2, r5
200065d6:	eb01 4122 	add.w	r1, r1, r2, asr #16
200065da:	b292      	uxth	r2, r2
200065dc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
200065e0:	f843 2b04 	str.w	r2, [r3], #4
200065e4:	140a      	asrs	r2, r1, #16
200065e6:	42b4      	cmp	r4, r6
200065e8:	d8f0      	bhi.n	200065cc <__mdiff+0x78>
200065ea:	f853 2c04 	ldr.w	r2, [r3, #-4]
200065ee:	b932      	cbnz	r2, 200065fe <__mdiff+0xaa>
200065f0:	f853 2c08 	ldr.w	r2, [r3, #-8]
200065f4:	f10c 3cff 	add.w	ip, ip, #4294967295
200065f8:	3b04      	subs	r3, #4
200065fa:	2a00      	cmp	r2, #0
200065fc:	d0f8      	beq.n	200065f0 <__mdiff+0x9c>
200065fe:	f8c0 c010 	str.w	ip, [r0, #16]
20006602:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006606:	3304      	adds	r3, #4
20006608:	f101 0614 	add.w	r6, r1, #20
2000660c:	009b      	lsls	r3, r3, #2
2000660e:	18d2      	adds	r2, r2, r3
20006610:	18cb      	adds	r3, r1, r3
20006612:	3304      	adds	r3, #4
20006614:	3204      	adds	r2, #4
20006616:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000661a:	3b04      	subs	r3, #4
2000661c:	f852 1c04 	ldr.w	r1, [r2, #-4]
20006620:	3a04      	subs	r2, #4
20006622:	458c      	cmp	ip, r1
20006624:	d10a      	bne.n	2000663c <__mdiff+0xe8>
20006626:	429e      	cmp	r6, r3
20006628:	d3f5      	bcc.n	20006616 <__mdiff+0xc2>
2000662a:	2100      	movs	r1, #0
2000662c:	f7ff fef4 	bl	20006418 <_Balloc>
20006630:	2301      	movs	r3, #1
20006632:	6103      	str	r3, [r0, #16]
20006634:	2300      	movs	r3, #0
20006636:	6143      	str	r3, [r0, #20]
20006638:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000663c:	d297      	bcs.n	2000656e <__mdiff+0x1a>
2000663e:	4623      	mov	r3, r4
20006640:	462c      	mov	r4, r5
20006642:	2701      	movs	r7, #1
20006644:	461d      	mov	r5, r3
20006646:	f104 0614 	add.w	r6, r4, #20
2000664a:	e790      	b.n	2000656e <__mdiff+0x1a>

2000664c <__lshift>:
2000664c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006650:	690d      	ldr	r5, [r1, #16]
20006652:	688b      	ldr	r3, [r1, #8]
20006654:	1156      	asrs	r6, r2, #5
20006656:	3501      	adds	r5, #1
20006658:	460c      	mov	r4, r1
2000665a:	19ad      	adds	r5, r5, r6
2000665c:	4690      	mov	r8, r2
2000665e:	429d      	cmp	r5, r3
20006660:	4682      	mov	sl, r0
20006662:	6849      	ldr	r1, [r1, #4]
20006664:	dd03      	ble.n	2000666e <__lshift+0x22>
20006666:	005b      	lsls	r3, r3, #1
20006668:	3101      	adds	r1, #1
2000666a:	429d      	cmp	r5, r3
2000666c:	dcfb      	bgt.n	20006666 <__lshift+0x1a>
2000666e:	4650      	mov	r0, sl
20006670:	f7ff fed2 	bl	20006418 <_Balloc>
20006674:	2e00      	cmp	r6, #0
20006676:	4607      	mov	r7, r0
20006678:	f100 0214 	add.w	r2, r0, #20
2000667c:	dd0a      	ble.n	20006694 <__lshift+0x48>
2000667e:	2300      	movs	r3, #0
20006680:	4619      	mov	r1, r3
20006682:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20006686:	3301      	adds	r3, #1
20006688:	42b3      	cmp	r3, r6
2000668a:	d1fa      	bne.n	20006682 <__lshift+0x36>
2000668c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20006690:	f103 0214 	add.w	r2, r3, #20
20006694:	6920      	ldr	r0, [r4, #16]
20006696:	f104 0314 	add.w	r3, r4, #20
2000669a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000669e:	3014      	adds	r0, #20
200066a0:	f018 081f 	ands.w	r8, r8, #31
200066a4:	d01b      	beq.n	200066de <__lshift+0x92>
200066a6:	f1c8 0e20 	rsb	lr, r8, #32
200066aa:	2100      	movs	r1, #0
200066ac:	681e      	ldr	r6, [r3, #0]
200066ae:	fa06 fc08 	lsl.w	ip, r6, r8
200066b2:	ea41 010c 	orr.w	r1, r1, ip
200066b6:	f842 1b04 	str.w	r1, [r2], #4
200066ba:	f853 1b04 	ldr.w	r1, [r3], #4
200066be:	4298      	cmp	r0, r3
200066c0:	fa21 f10e 	lsr.w	r1, r1, lr
200066c4:	d8f2      	bhi.n	200066ac <__lshift+0x60>
200066c6:	6011      	str	r1, [r2, #0]
200066c8:	b101      	cbz	r1, 200066cc <__lshift+0x80>
200066ca:	3501      	adds	r5, #1
200066cc:	4650      	mov	r0, sl
200066ce:	3d01      	subs	r5, #1
200066d0:	4621      	mov	r1, r4
200066d2:	613d      	str	r5, [r7, #16]
200066d4:	f7ff fe84 	bl	200063e0 <_Bfree>
200066d8:	4638      	mov	r0, r7
200066da:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200066de:	f853 1008 	ldr.w	r1, [r3, r8]
200066e2:	f842 1008 	str.w	r1, [r2, r8]
200066e6:	f108 0804 	add.w	r8, r8, #4
200066ea:	eb08 0103 	add.w	r1, r8, r3
200066ee:	4288      	cmp	r0, r1
200066f0:	d9ec      	bls.n	200066cc <__lshift+0x80>
200066f2:	f853 1008 	ldr.w	r1, [r3, r8]
200066f6:	f842 1008 	str.w	r1, [r2, r8]
200066fa:	f108 0804 	add.w	r8, r8, #4
200066fe:	eb08 0103 	add.w	r1, r8, r3
20006702:	4288      	cmp	r0, r1
20006704:	d8eb      	bhi.n	200066de <__lshift+0x92>
20006706:	e7e1      	b.n	200066cc <__lshift+0x80>

20006708 <__multiply>:
20006708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000670c:	f8d1 8010 	ldr.w	r8, [r1, #16]
20006710:	6917      	ldr	r7, [r2, #16]
20006712:	460d      	mov	r5, r1
20006714:	4616      	mov	r6, r2
20006716:	b087      	sub	sp, #28
20006718:	45b8      	cmp	r8, r7
2000671a:	bfb5      	itete	lt
2000671c:	4615      	movlt	r5, r2
2000671e:	463b      	movge	r3, r7
20006720:	460b      	movlt	r3, r1
20006722:	4647      	movge	r7, r8
20006724:	bfb4      	ite	lt
20006726:	461e      	movlt	r6, r3
20006728:	4698      	movge	r8, r3
2000672a:	68ab      	ldr	r3, [r5, #8]
2000672c:	eb08 0407 	add.w	r4, r8, r7
20006730:	6869      	ldr	r1, [r5, #4]
20006732:	429c      	cmp	r4, r3
20006734:	bfc8      	it	gt
20006736:	3101      	addgt	r1, #1
20006738:	f7ff fe6e 	bl	20006418 <_Balloc>
2000673c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20006740:	f100 0b14 	add.w	fp, r0, #20
20006744:	3314      	adds	r3, #20
20006746:	9003      	str	r0, [sp, #12]
20006748:	459b      	cmp	fp, r3
2000674a:	9304      	str	r3, [sp, #16]
2000674c:	d206      	bcs.n	2000675c <__multiply+0x54>
2000674e:	9904      	ldr	r1, [sp, #16]
20006750:	465b      	mov	r3, fp
20006752:	2200      	movs	r2, #0
20006754:	f843 2b04 	str.w	r2, [r3], #4
20006758:	4299      	cmp	r1, r3
2000675a:	d8fb      	bhi.n	20006754 <__multiply+0x4c>
2000675c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20006760:	f106 0914 	add.w	r9, r6, #20
20006764:	f108 0814 	add.w	r8, r8, #20
20006768:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000676c:	3514      	adds	r5, #20
2000676e:	45c1      	cmp	r9, r8
20006770:	f8cd 8004 	str.w	r8, [sp, #4]
20006774:	f10c 0c14 	add.w	ip, ip, #20
20006778:	9502      	str	r5, [sp, #8]
2000677a:	d24b      	bcs.n	20006814 <__multiply+0x10c>
2000677c:	f04f 0a00 	mov.w	sl, #0
20006780:	9405      	str	r4, [sp, #20]
20006782:	f859 400a 	ldr.w	r4, [r9, sl]
20006786:	eb0a 080b 	add.w	r8, sl, fp
2000678a:	b2a0      	uxth	r0, r4
2000678c:	b1d8      	cbz	r0, 200067c6 <__multiply+0xbe>
2000678e:	9a02      	ldr	r2, [sp, #8]
20006790:	4643      	mov	r3, r8
20006792:	2400      	movs	r4, #0
20006794:	f852 5b04 	ldr.w	r5, [r2], #4
20006798:	6819      	ldr	r1, [r3, #0]
2000679a:	b2af      	uxth	r7, r5
2000679c:	0c2d      	lsrs	r5, r5, #16
2000679e:	b28e      	uxth	r6, r1
200067a0:	0c09      	lsrs	r1, r1, #16
200067a2:	fb00 6607 	mla	r6, r0, r7, r6
200067a6:	fb00 1105 	mla	r1, r0, r5, r1
200067aa:	1936      	adds	r6, r6, r4
200067ac:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200067b0:	b2b6      	uxth	r6, r6
200067b2:	0c0c      	lsrs	r4, r1, #16
200067b4:	4594      	cmp	ip, r2
200067b6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200067ba:	f843 6b04 	str.w	r6, [r3], #4
200067be:	d8e9      	bhi.n	20006794 <__multiply+0x8c>
200067c0:	601c      	str	r4, [r3, #0]
200067c2:	f859 400a 	ldr.w	r4, [r9, sl]
200067c6:	0c24      	lsrs	r4, r4, #16
200067c8:	d01c      	beq.n	20006804 <__multiply+0xfc>
200067ca:	f85b 200a 	ldr.w	r2, [fp, sl]
200067ce:	4641      	mov	r1, r8
200067d0:	9b02      	ldr	r3, [sp, #8]
200067d2:	2500      	movs	r5, #0
200067d4:	4610      	mov	r0, r2
200067d6:	881e      	ldrh	r6, [r3, #0]
200067d8:	b297      	uxth	r7, r2
200067da:	fb06 5504 	mla	r5, r6, r4, r5
200067de:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200067e2:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200067e6:	600f      	str	r7, [r1, #0]
200067e8:	f851 0f04 	ldr.w	r0, [r1, #4]!
200067ec:	f853 2b04 	ldr.w	r2, [r3], #4
200067f0:	b286      	uxth	r6, r0
200067f2:	0c12      	lsrs	r2, r2, #16
200067f4:	fb02 6204 	mla	r2, r2, r4, r6
200067f8:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200067fc:	0c15      	lsrs	r5, r2, #16
200067fe:	459c      	cmp	ip, r3
20006800:	d8e9      	bhi.n	200067d6 <__multiply+0xce>
20006802:	600a      	str	r2, [r1, #0]
20006804:	f10a 0a04 	add.w	sl, sl, #4
20006808:	9a01      	ldr	r2, [sp, #4]
2000680a:	eb0a 0309 	add.w	r3, sl, r9
2000680e:	429a      	cmp	r2, r3
20006810:	d8b7      	bhi.n	20006782 <__multiply+0x7a>
20006812:	9c05      	ldr	r4, [sp, #20]
20006814:	2c00      	cmp	r4, #0
20006816:	dd0b      	ble.n	20006830 <__multiply+0x128>
20006818:	9a04      	ldr	r2, [sp, #16]
2000681a:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000681e:	b93b      	cbnz	r3, 20006830 <__multiply+0x128>
20006820:	4613      	mov	r3, r2
20006822:	e003      	b.n	2000682c <__multiply+0x124>
20006824:	f853 2c08 	ldr.w	r2, [r3, #-8]
20006828:	3b04      	subs	r3, #4
2000682a:	b90a      	cbnz	r2, 20006830 <__multiply+0x128>
2000682c:	3c01      	subs	r4, #1
2000682e:	d1f9      	bne.n	20006824 <__multiply+0x11c>
20006830:	9b03      	ldr	r3, [sp, #12]
20006832:	4618      	mov	r0, r3
20006834:	611c      	str	r4, [r3, #16]
20006836:	b007      	add	sp, #28
20006838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000683c <__i2b>:
2000683c:	b510      	push	{r4, lr}
2000683e:	460c      	mov	r4, r1
20006840:	2101      	movs	r1, #1
20006842:	f7ff fde9 	bl	20006418 <_Balloc>
20006846:	2201      	movs	r2, #1
20006848:	6144      	str	r4, [r0, #20]
2000684a:	6102      	str	r2, [r0, #16]
2000684c:	bd10      	pop	{r4, pc}
2000684e:	bf00      	nop

20006850 <__multadd>:
20006850:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006854:	460d      	mov	r5, r1
20006856:	2100      	movs	r1, #0
20006858:	4606      	mov	r6, r0
2000685a:	692c      	ldr	r4, [r5, #16]
2000685c:	b083      	sub	sp, #12
2000685e:	f105 0814 	add.w	r8, r5, #20
20006862:	4608      	mov	r0, r1
20006864:	f858 7001 	ldr.w	r7, [r8, r1]
20006868:	3001      	adds	r0, #1
2000686a:	fa1f fa87 	uxth.w	sl, r7
2000686e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20006872:	fb0a 3302 	mla	r3, sl, r2, r3
20006876:	fb0c fc02 	mul.w	ip, ip, r2
2000687a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000687e:	b29b      	uxth	r3, r3
20006880:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20006884:	f848 3001 	str.w	r3, [r8, r1]
20006888:	3104      	adds	r1, #4
2000688a:	4284      	cmp	r4, r0
2000688c:	ea4f 431c 	mov.w	r3, ip, lsr #16
20006890:	dce8      	bgt.n	20006864 <__multadd+0x14>
20006892:	b13b      	cbz	r3, 200068a4 <__multadd+0x54>
20006894:	68aa      	ldr	r2, [r5, #8]
20006896:	4294      	cmp	r4, r2
20006898:	da08      	bge.n	200068ac <__multadd+0x5c>
2000689a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000689e:	3401      	adds	r4, #1
200068a0:	612c      	str	r4, [r5, #16]
200068a2:	6153      	str	r3, [r2, #20]
200068a4:	4628      	mov	r0, r5
200068a6:	b003      	add	sp, #12
200068a8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200068ac:	6869      	ldr	r1, [r5, #4]
200068ae:	4630      	mov	r0, r6
200068b0:	9301      	str	r3, [sp, #4]
200068b2:	3101      	adds	r1, #1
200068b4:	f7ff fdb0 	bl	20006418 <_Balloc>
200068b8:	692a      	ldr	r2, [r5, #16]
200068ba:	f105 010c 	add.w	r1, r5, #12
200068be:	3202      	adds	r2, #2
200068c0:	0092      	lsls	r2, r2, #2
200068c2:	4607      	mov	r7, r0
200068c4:	300c      	adds	r0, #12
200068c6:	f7fb fc47 	bl	20002158 <memcpy>
200068ca:	4629      	mov	r1, r5
200068cc:	4630      	mov	r0, r6
200068ce:	463d      	mov	r5, r7
200068d0:	f7ff fd86 	bl	200063e0 <_Bfree>
200068d4:	9b01      	ldr	r3, [sp, #4]
200068d6:	e7e0      	b.n	2000689a <__multadd+0x4a>

200068d8 <__pow5mult>:
200068d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200068dc:	4615      	mov	r5, r2
200068de:	f012 0203 	ands.w	r2, r2, #3
200068e2:	4604      	mov	r4, r0
200068e4:	4688      	mov	r8, r1
200068e6:	d12c      	bne.n	20006942 <__pow5mult+0x6a>
200068e8:	10ad      	asrs	r5, r5, #2
200068ea:	d01e      	beq.n	2000692a <__pow5mult+0x52>
200068ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
200068ee:	2e00      	cmp	r6, #0
200068f0:	d034      	beq.n	2000695c <__pow5mult+0x84>
200068f2:	68b7      	ldr	r7, [r6, #8]
200068f4:	2f00      	cmp	r7, #0
200068f6:	d03b      	beq.n	20006970 <__pow5mult+0x98>
200068f8:	f015 0f01 	tst.w	r5, #1
200068fc:	d108      	bne.n	20006910 <__pow5mult+0x38>
200068fe:	106d      	asrs	r5, r5, #1
20006900:	d013      	beq.n	2000692a <__pow5mult+0x52>
20006902:	683e      	ldr	r6, [r7, #0]
20006904:	b1a6      	cbz	r6, 20006930 <__pow5mult+0x58>
20006906:	4630      	mov	r0, r6
20006908:	4607      	mov	r7, r0
2000690a:	f015 0f01 	tst.w	r5, #1
2000690e:	d0f6      	beq.n	200068fe <__pow5mult+0x26>
20006910:	4641      	mov	r1, r8
20006912:	463a      	mov	r2, r7
20006914:	4620      	mov	r0, r4
20006916:	f7ff fef7 	bl	20006708 <__multiply>
2000691a:	4641      	mov	r1, r8
2000691c:	4606      	mov	r6, r0
2000691e:	4620      	mov	r0, r4
20006920:	f7ff fd5e 	bl	200063e0 <_Bfree>
20006924:	106d      	asrs	r5, r5, #1
20006926:	46b0      	mov	r8, r6
20006928:	d1eb      	bne.n	20006902 <__pow5mult+0x2a>
2000692a:	4640      	mov	r0, r8
2000692c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006930:	4639      	mov	r1, r7
20006932:	463a      	mov	r2, r7
20006934:	4620      	mov	r0, r4
20006936:	f7ff fee7 	bl	20006708 <__multiply>
2000693a:	6038      	str	r0, [r7, #0]
2000693c:	4607      	mov	r7, r0
2000693e:	6006      	str	r6, [r0, #0]
20006940:	e7e3      	b.n	2000690a <__pow5mult+0x32>
20006942:	f648 1c20 	movw	ip, #35104	; 0x8920
20006946:	2300      	movs	r3, #0
20006948:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000694c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20006950:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20006954:	f7ff ff7c 	bl	20006850 <__multadd>
20006958:	4680      	mov	r8, r0
2000695a:	e7c5      	b.n	200068e8 <__pow5mult+0x10>
2000695c:	2010      	movs	r0, #16
2000695e:	f7fe ffd5 	bl	2000590c <malloc>
20006962:	2300      	movs	r3, #0
20006964:	4606      	mov	r6, r0
20006966:	6260      	str	r0, [r4, #36]	; 0x24
20006968:	60c3      	str	r3, [r0, #12]
2000696a:	6043      	str	r3, [r0, #4]
2000696c:	6083      	str	r3, [r0, #8]
2000696e:	6003      	str	r3, [r0, #0]
20006970:	4620      	mov	r0, r4
20006972:	f240 2171 	movw	r1, #625	; 0x271
20006976:	f7ff ff61 	bl	2000683c <__i2b>
2000697a:	2300      	movs	r3, #0
2000697c:	60b0      	str	r0, [r6, #8]
2000697e:	4607      	mov	r7, r0
20006980:	6003      	str	r3, [r0, #0]
20006982:	e7b9      	b.n	200068f8 <__pow5mult+0x20>

20006984 <__s2b>:
20006984:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006988:	461e      	mov	r6, r3
2000698a:	f648 6339 	movw	r3, #36409	; 0x8e39
2000698e:	f106 0c08 	add.w	ip, r6, #8
20006992:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20006996:	4688      	mov	r8, r1
20006998:	4605      	mov	r5, r0
2000699a:	4617      	mov	r7, r2
2000699c:	fb83 130c 	smull	r1, r3, r3, ip
200069a0:	ea4f 7cec 	mov.w	ip, ip, asr #31
200069a4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200069a8:	f1bc 0f01 	cmp.w	ip, #1
200069ac:	dd35      	ble.n	20006a1a <__s2b+0x96>
200069ae:	2100      	movs	r1, #0
200069b0:	2201      	movs	r2, #1
200069b2:	0052      	lsls	r2, r2, #1
200069b4:	3101      	adds	r1, #1
200069b6:	4594      	cmp	ip, r2
200069b8:	dcfb      	bgt.n	200069b2 <__s2b+0x2e>
200069ba:	4628      	mov	r0, r5
200069bc:	f7ff fd2c 	bl	20006418 <_Balloc>
200069c0:	9b08      	ldr	r3, [sp, #32]
200069c2:	6143      	str	r3, [r0, #20]
200069c4:	2301      	movs	r3, #1
200069c6:	2f09      	cmp	r7, #9
200069c8:	6103      	str	r3, [r0, #16]
200069ca:	dd22      	ble.n	20006a12 <__s2b+0x8e>
200069cc:	f108 0a09 	add.w	sl, r8, #9
200069d0:	2409      	movs	r4, #9
200069d2:	f818 3004 	ldrb.w	r3, [r8, r4]
200069d6:	4601      	mov	r1, r0
200069d8:	220a      	movs	r2, #10
200069da:	3401      	adds	r4, #1
200069dc:	3b30      	subs	r3, #48	; 0x30
200069de:	4628      	mov	r0, r5
200069e0:	f7ff ff36 	bl	20006850 <__multadd>
200069e4:	42a7      	cmp	r7, r4
200069e6:	dcf4      	bgt.n	200069d2 <__s2b+0x4e>
200069e8:	eb0a 0807 	add.w	r8, sl, r7
200069ec:	f1a8 0808 	sub.w	r8, r8, #8
200069f0:	42be      	cmp	r6, r7
200069f2:	dd0c      	ble.n	20006a0e <__s2b+0x8a>
200069f4:	2400      	movs	r4, #0
200069f6:	f818 3004 	ldrb.w	r3, [r8, r4]
200069fa:	4601      	mov	r1, r0
200069fc:	3401      	adds	r4, #1
200069fe:	220a      	movs	r2, #10
20006a00:	3b30      	subs	r3, #48	; 0x30
20006a02:	4628      	mov	r0, r5
20006a04:	f7ff ff24 	bl	20006850 <__multadd>
20006a08:	19e3      	adds	r3, r4, r7
20006a0a:	429e      	cmp	r6, r3
20006a0c:	dcf3      	bgt.n	200069f6 <__s2b+0x72>
20006a0e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20006a12:	f108 080a 	add.w	r8, r8, #10
20006a16:	2709      	movs	r7, #9
20006a18:	e7ea      	b.n	200069f0 <__s2b+0x6c>
20006a1a:	2100      	movs	r1, #0
20006a1c:	e7cd      	b.n	200069ba <__s2b+0x36>
20006a1e:	bf00      	nop

20006a20 <_realloc_r>:
20006a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006a24:	4691      	mov	r9, r2
20006a26:	b083      	sub	sp, #12
20006a28:	4607      	mov	r7, r0
20006a2a:	460e      	mov	r6, r1
20006a2c:	2900      	cmp	r1, #0
20006a2e:	f000 813a 	beq.w	20006ca6 <_realloc_r+0x286>
20006a32:	f1a1 0808 	sub.w	r8, r1, #8
20006a36:	f109 040b 	add.w	r4, r9, #11
20006a3a:	f7ff fb41 	bl	200060c0 <__malloc_lock>
20006a3e:	2c16      	cmp	r4, #22
20006a40:	f8d8 1004 	ldr.w	r1, [r8, #4]
20006a44:	460b      	mov	r3, r1
20006a46:	f200 80a0 	bhi.w	20006b8a <_realloc_r+0x16a>
20006a4a:	2210      	movs	r2, #16
20006a4c:	2500      	movs	r5, #0
20006a4e:	4614      	mov	r4, r2
20006a50:	454c      	cmp	r4, r9
20006a52:	bf38      	it	cc
20006a54:	f045 0501 	orrcc.w	r5, r5, #1
20006a58:	2d00      	cmp	r5, #0
20006a5a:	f040 812a 	bne.w	20006cb2 <_realloc_r+0x292>
20006a5e:	f021 0a03 	bic.w	sl, r1, #3
20006a62:	4592      	cmp	sl, r2
20006a64:	bfa2      	ittt	ge
20006a66:	4640      	movge	r0, r8
20006a68:	4655      	movge	r5, sl
20006a6a:	f108 0808 	addge.w	r8, r8, #8
20006a6e:	da75      	bge.n	20006b5c <_realloc_r+0x13c>
20006a70:	f648 3398 	movw	r3, #35736	; 0x8b98
20006a74:	eb08 000a 	add.w	r0, r8, sl
20006a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a7c:	f8d3 e008 	ldr.w	lr, [r3, #8]
20006a80:	4586      	cmp	lr, r0
20006a82:	f000 811a 	beq.w	20006cba <_realloc_r+0x29a>
20006a86:	f8d0 c004 	ldr.w	ip, [r0, #4]
20006a8a:	f02c 0b01 	bic.w	fp, ip, #1
20006a8e:	4483      	add	fp, r0
20006a90:	f8db b004 	ldr.w	fp, [fp, #4]
20006a94:	f01b 0f01 	tst.w	fp, #1
20006a98:	d07c      	beq.n	20006b94 <_realloc_r+0x174>
20006a9a:	46ac      	mov	ip, r5
20006a9c:	4628      	mov	r0, r5
20006a9e:	f011 0f01 	tst.w	r1, #1
20006aa2:	f040 809b 	bne.w	20006bdc <_realloc_r+0x1bc>
20006aa6:	f856 1c08 	ldr.w	r1, [r6, #-8]
20006aaa:	ebc1 0b08 	rsb	fp, r1, r8
20006aae:	f8db 5004 	ldr.w	r5, [fp, #4]
20006ab2:	f025 0503 	bic.w	r5, r5, #3
20006ab6:	2800      	cmp	r0, #0
20006ab8:	f000 80dd 	beq.w	20006c76 <_realloc_r+0x256>
20006abc:	4570      	cmp	r0, lr
20006abe:	f000 811f 	beq.w	20006d00 <_realloc_r+0x2e0>
20006ac2:	eb05 030a 	add.w	r3, r5, sl
20006ac6:	eb0c 0503 	add.w	r5, ip, r3
20006aca:	4295      	cmp	r5, r2
20006acc:	bfb8      	it	lt
20006ace:	461d      	movlt	r5, r3
20006ad0:	f2c0 80d2 	blt.w	20006c78 <_realloc_r+0x258>
20006ad4:	6881      	ldr	r1, [r0, #8]
20006ad6:	465b      	mov	r3, fp
20006ad8:	68c0      	ldr	r0, [r0, #12]
20006ada:	f1aa 0204 	sub.w	r2, sl, #4
20006ade:	2a24      	cmp	r2, #36	; 0x24
20006ae0:	6081      	str	r1, [r0, #8]
20006ae2:	60c8      	str	r0, [r1, #12]
20006ae4:	f853 1f08 	ldr.w	r1, [r3, #8]!
20006ae8:	f8db 000c 	ldr.w	r0, [fp, #12]
20006aec:	6081      	str	r1, [r0, #8]
20006aee:	60c8      	str	r0, [r1, #12]
20006af0:	f200 80d0 	bhi.w	20006c94 <_realloc_r+0x274>
20006af4:	2a13      	cmp	r2, #19
20006af6:	469c      	mov	ip, r3
20006af8:	d921      	bls.n	20006b3e <_realloc_r+0x11e>
20006afa:	4631      	mov	r1, r6
20006afc:	f10b 0c10 	add.w	ip, fp, #16
20006b00:	f851 0b04 	ldr.w	r0, [r1], #4
20006b04:	f8cb 0008 	str.w	r0, [fp, #8]
20006b08:	6870      	ldr	r0, [r6, #4]
20006b0a:	1d0e      	adds	r6, r1, #4
20006b0c:	2a1b      	cmp	r2, #27
20006b0e:	f8cb 000c 	str.w	r0, [fp, #12]
20006b12:	d914      	bls.n	20006b3e <_realloc_r+0x11e>
20006b14:	6848      	ldr	r0, [r1, #4]
20006b16:	1d31      	adds	r1, r6, #4
20006b18:	f10b 0c18 	add.w	ip, fp, #24
20006b1c:	f8cb 0010 	str.w	r0, [fp, #16]
20006b20:	6870      	ldr	r0, [r6, #4]
20006b22:	1d0e      	adds	r6, r1, #4
20006b24:	2a24      	cmp	r2, #36	; 0x24
20006b26:	f8cb 0014 	str.w	r0, [fp, #20]
20006b2a:	d108      	bne.n	20006b3e <_realloc_r+0x11e>
20006b2c:	684a      	ldr	r2, [r1, #4]
20006b2e:	f10b 0c20 	add.w	ip, fp, #32
20006b32:	f8cb 2018 	str.w	r2, [fp, #24]
20006b36:	6872      	ldr	r2, [r6, #4]
20006b38:	3608      	adds	r6, #8
20006b3a:	f8cb 201c 	str.w	r2, [fp, #28]
20006b3e:	4631      	mov	r1, r6
20006b40:	4698      	mov	r8, r3
20006b42:	4662      	mov	r2, ip
20006b44:	4658      	mov	r0, fp
20006b46:	f851 3b04 	ldr.w	r3, [r1], #4
20006b4a:	f842 3b04 	str.w	r3, [r2], #4
20006b4e:	6873      	ldr	r3, [r6, #4]
20006b50:	f8cc 3004 	str.w	r3, [ip, #4]
20006b54:	684b      	ldr	r3, [r1, #4]
20006b56:	6053      	str	r3, [r2, #4]
20006b58:	f8db 3004 	ldr.w	r3, [fp, #4]
20006b5c:	ebc4 0c05 	rsb	ip, r4, r5
20006b60:	f1bc 0f0f 	cmp.w	ip, #15
20006b64:	d826      	bhi.n	20006bb4 <_realloc_r+0x194>
20006b66:	1942      	adds	r2, r0, r5
20006b68:	f003 0301 	and.w	r3, r3, #1
20006b6c:	ea43 0505 	orr.w	r5, r3, r5
20006b70:	6045      	str	r5, [r0, #4]
20006b72:	6853      	ldr	r3, [r2, #4]
20006b74:	f043 0301 	orr.w	r3, r3, #1
20006b78:	6053      	str	r3, [r2, #4]
20006b7a:	4638      	mov	r0, r7
20006b7c:	4645      	mov	r5, r8
20006b7e:	f7ff faa1 	bl	200060c4 <__malloc_unlock>
20006b82:	4628      	mov	r0, r5
20006b84:	b003      	add	sp, #12
20006b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006b8a:	f024 0407 	bic.w	r4, r4, #7
20006b8e:	4622      	mov	r2, r4
20006b90:	0fe5      	lsrs	r5, r4, #31
20006b92:	e75d      	b.n	20006a50 <_realloc_r+0x30>
20006b94:	f02c 0c03 	bic.w	ip, ip, #3
20006b98:	eb0c 050a 	add.w	r5, ip, sl
20006b9c:	4295      	cmp	r5, r2
20006b9e:	f6ff af7e 	blt.w	20006a9e <_realloc_r+0x7e>
20006ba2:	6882      	ldr	r2, [r0, #8]
20006ba4:	460b      	mov	r3, r1
20006ba6:	68c1      	ldr	r1, [r0, #12]
20006ba8:	4640      	mov	r0, r8
20006baa:	f108 0808 	add.w	r8, r8, #8
20006bae:	608a      	str	r2, [r1, #8]
20006bb0:	60d1      	str	r1, [r2, #12]
20006bb2:	e7d3      	b.n	20006b5c <_realloc_r+0x13c>
20006bb4:	1901      	adds	r1, r0, r4
20006bb6:	f003 0301 	and.w	r3, r3, #1
20006bba:	eb01 020c 	add.w	r2, r1, ip
20006bbe:	ea43 0404 	orr.w	r4, r3, r4
20006bc2:	f04c 0301 	orr.w	r3, ip, #1
20006bc6:	6044      	str	r4, [r0, #4]
20006bc8:	604b      	str	r3, [r1, #4]
20006bca:	4638      	mov	r0, r7
20006bcc:	6853      	ldr	r3, [r2, #4]
20006bce:	3108      	adds	r1, #8
20006bd0:	f043 0301 	orr.w	r3, r3, #1
20006bd4:	6053      	str	r3, [r2, #4]
20006bd6:	f7fe fb1f 	bl	20005218 <_free_r>
20006bda:	e7ce      	b.n	20006b7a <_realloc_r+0x15a>
20006bdc:	4649      	mov	r1, r9
20006bde:	4638      	mov	r0, r7
20006be0:	f7fe fe9c 	bl	2000591c <_malloc_r>
20006be4:	4605      	mov	r5, r0
20006be6:	2800      	cmp	r0, #0
20006be8:	d041      	beq.n	20006c6e <_realloc_r+0x24e>
20006bea:	f8d8 3004 	ldr.w	r3, [r8, #4]
20006bee:	f1a0 0208 	sub.w	r2, r0, #8
20006bf2:	f023 0101 	bic.w	r1, r3, #1
20006bf6:	4441      	add	r1, r8
20006bf8:	428a      	cmp	r2, r1
20006bfa:	f000 80d7 	beq.w	20006dac <_realloc_r+0x38c>
20006bfe:	f1aa 0204 	sub.w	r2, sl, #4
20006c02:	4631      	mov	r1, r6
20006c04:	2a24      	cmp	r2, #36	; 0x24
20006c06:	d878      	bhi.n	20006cfa <_realloc_r+0x2da>
20006c08:	2a13      	cmp	r2, #19
20006c0a:	4603      	mov	r3, r0
20006c0c:	d921      	bls.n	20006c52 <_realloc_r+0x232>
20006c0e:	4634      	mov	r4, r6
20006c10:	f854 3b04 	ldr.w	r3, [r4], #4
20006c14:	1d21      	adds	r1, r4, #4
20006c16:	f840 3b04 	str.w	r3, [r0], #4
20006c1a:	1d03      	adds	r3, r0, #4
20006c1c:	f8d6 c004 	ldr.w	ip, [r6, #4]
20006c20:	2a1b      	cmp	r2, #27
20006c22:	f8c5 c004 	str.w	ip, [r5, #4]
20006c26:	d914      	bls.n	20006c52 <_realloc_r+0x232>
20006c28:	f8d4 e004 	ldr.w	lr, [r4, #4]
20006c2c:	1d1c      	adds	r4, r3, #4
20006c2e:	f101 0c04 	add.w	ip, r1, #4
20006c32:	f8c0 e004 	str.w	lr, [r0, #4]
20006c36:	6848      	ldr	r0, [r1, #4]
20006c38:	f10c 0104 	add.w	r1, ip, #4
20006c3c:	6058      	str	r0, [r3, #4]
20006c3e:	1d23      	adds	r3, r4, #4
20006c40:	2a24      	cmp	r2, #36	; 0x24
20006c42:	d106      	bne.n	20006c52 <_realloc_r+0x232>
20006c44:	f8dc 2004 	ldr.w	r2, [ip, #4]
20006c48:	6062      	str	r2, [r4, #4]
20006c4a:	684a      	ldr	r2, [r1, #4]
20006c4c:	3108      	adds	r1, #8
20006c4e:	605a      	str	r2, [r3, #4]
20006c50:	3308      	adds	r3, #8
20006c52:	4608      	mov	r0, r1
20006c54:	461a      	mov	r2, r3
20006c56:	f850 4b04 	ldr.w	r4, [r0], #4
20006c5a:	f842 4b04 	str.w	r4, [r2], #4
20006c5e:	6849      	ldr	r1, [r1, #4]
20006c60:	6059      	str	r1, [r3, #4]
20006c62:	6843      	ldr	r3, [r0, #4]
20006c64:	6053      	str	r3, [r2, #4]
20006c66:	4631      	mov	r1, r6
20006c68:	4638      	mov	r0, r7
20006c6a:	f7fe fad5 	bl	20005218 <_free_r>
20006c6e:	4638      	mov	r0, r7
20006c70:	f7ff fa28 	bl	200060c4 <__malloc_unlock>
20006c74:	e785      	b.n	20006b82 <_realloc_r+0x162>
20006c76:	4455      	add	r5, sl
20006c78:	4295      	cmp	r5, r2
20006c7a:	dbaf      	blt.n	20006bdc <_realloc_r+0x1bc>
20006c7c:	465b      	mov	r3, fp
20006c7e:	f8db 000c 	ldr.w	r0, [fp, #12]
20006c82:	f1aa 0204 	sub.w	r2, sl, #4
20006c86:	f853 1f08 	ldr.w	r1, [r3, #8]!
20006c8a:	2a24      	cmp	r2, #36	; 0x24
20006c8c:	6081      	str	r1, [r0, #8]
20006c8e:	60c8      	str	r0, [r1, #12]
20006c90:	f67f af30 	bls.w	20006af4 <_realloc_r+0xd4>
20006c94:	4618      	mov	r0, r3
20006c96:	4631      	mov	r1, r6
20006c98:	4698      	mov	r8, r3
20006c9a:	f7ff f94b 	bl	20005f34 <memmove>
20006c9e:	4658      	mov	r0, fp
20006ca0:	f8db 3004 	ldr.w	r3, [fp, #4]
20006ca4:	e75a      	b.n	20006b5c <_realloc_r+0x13c>
20006ca6:	4611      	mov	r1, r2
20006ca8:	b003      	add	sp, #12
20006caa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006cae:	f7fe be35 	b.w	2000591c <_malloc_r>
20006cb2:	230c      	movs	r3, #12
20006cb4:	2500      	movs	r5, #0
20006cb6:	603b      	str	r3, [r7, #0]
20006cb8:	e763      	b.n	20006b82 <_realloc_r+0x162>
20006cba:	f8de 5004 	ldr.w	r5, [lr, #4]
20006cbe:	f104 0b10 	add.w	fp, r4, #16
20006cc2:	f025 0c03 	bic.w	ip, r5, #3
20006cc6:	eb0c 000a 	add.w	r0, ip, sl
20006cca:	4558      	cmp	r0, fp
20006ccc:	bfb8      	it	lt
20006cce:	4670      	movlt	r0, lr
20006cd0:	f6ff aee5 	blt.w	20006a9e <_realloc_r+0x7e>
20006cd4:	eb08 0204 	add.w	r2, r8, r4
20006cd8:	1b01      	subs	r1, r0, r4
20006cda:	f041 0101 	orr.w	r1, r1, #1
20006cde:	609a      	str	r2, [r3, #8]
20006ce0:	6051      	str	r1, [r2, #4]
20006ce2:	4638      	mov	r0, r7
20006ce4:	f8d8 1004 	ldr.w	r1, [r8, #4]
20006ce8:	4635      	mov	r5, r6
20006cea:	f001 0301 	and.w	r3, r1, #1
20006cee:	431c      	orrs	r4, r3
20006cf0:	f8c8 4004 	str.w	r4, [r8, #4]
20006cf4:	f7ff f9e6 	bl	200060c4 <__malloc_unlock>
20006cf8:	e743      	b.n	20006b82 <_realloc_r+0x162>
20006cfa:	f7ff f91b 	bl	20005f34 <memmove>
20006cfe:	e7b2      	b.n	20006c66 <_realloc_r+0x246>
20006d00:	4455      	add	r5, sl
20006d02:	f104 0110 	add.w	r1, r4, #16
20006d06:	44ac      	add	ip, r5
20006d08:	458c      	cmp	ip, r1
20006d0a:	dbb5      	blt.n	20006c78 <_realloc_r+0x258>
20006d0c:	465d      	mov	r5, fp
20006d0e:	f8db 000c 	ldr.w	r0, [fp, #12]
20006d12:	f1aa 0204 	sub.w	r2, sl, #4
20006d16:	f855 1f08 	ldr.w	r1, [r5, #8]!
20006d1a:	2a24      	cmp	r2, #36	; 0x24
20006d1c:	6081      	str	r1, [r0, #8]
20006d1e:	60c8      	str	r0, [r1, #12]
20006d20:	d84c      	bhi.n	20006dbc <_realloc_r+0x39c>
20006d22:	2a13      	cmp	r2, #19
20006d24:	4628      	mov	r0, r5
20006d26:	d924      	bls.n	20006d72 <_realloc_r+0x352>
20006d28:	4631      	mov	r1, r6
20006d2a:	f10b 0010 	add.w	r0, fp, #16
20006d2e:	f851 eb04 	ldr.w	lr, [r1], #4
20006d32:	f8cb e008 	str.w	lr, [fp, #8]
20006d36:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006d3a:	1d0e      	adds	r6, r1, #4
20006d3c:	2a1b      	cmp	r2, #27
20006d3e:	f8cb e00c 	str.w	lr, [fp, #12]
20006d42:	d916      	bls.n	20006d72 <_realloc_r+0x352>
20006d44:	f8d1 e004 	ldr.w	lr, [r1, #4]
20006d48:	1d31      	adds	r1, r6, #4
20006d4a:	f10b 0018 	add.w	r0, fp, #24
20006d4e:	f8cb e010 	str.w	lr, [fp, #16]
20006d52:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006d56:	1d0e      	adds	r6, r1, #4
20006d58:	2a24      	cmp	r2, #36	; 0x24
20006d5a:	f8cb e014 	str.w	lr, [fp, #20]
20006d5e:	d108      	bne.n	20006d72 <_realloc_r+0x352>
20006d60:	684a      	ldr	r2, [r1, #4]
20006d62:	f10b 0020 	add.w	r0, fp, #32
20006d66:	f8cb 2018 	str.w	r2, [fp, #24]
20006d6a:	6872      	ldr	r2, [r6, #4]
20006d6c:	3608      	adds	r6, #8
20006d6e:	f8cb 201c 	str.w	r2, [fp, #28]
20006d72:	4631      	mov	r1, r6
20006d74:	4602      	mov	r2, r0
20006d76:	f851 eb04 	ldr.w	lr, [r1], #4
20006d7a:	f842 eb04 	str.w	lr, [r2], #4
20006d7e:	6876      	ldr	r6, [r6, #4]
20006d80:	6046      	str	r6, [r0, #4]
20006d82:	6849      	ldr	r1, [r1, #4]
20006d84:	6051      	str	r1, [r2, #4]
20006d86:	eb0b 0204 	add.w	r2, fp, r4
20006d8a:	ebc4 010c 	rsb	r1, r4, ip
20006d8e:	f041 0101 	orr.w	r1, r1, #1
20006d92:	609a      	str	r2, [r3, #8]
20006d94:	6051      	str	r1, [r2, #4]
20006d96:	4638      	mov	r0, r7
20006d98:	f8db 1004 	ldr.w	r1, [fp, #4]
20006d9c:	f001 0301 	and.w	r3, r1, #1
20006da0:	431c      	orrs	r4, r3
20006da2:	f8cb 4004 	str.w	r4, [fp, #4]
20006da6:	f7ff f98d 	bl	200060c4 <__malloc_unlock>
20006daa:	e6ea      	b.n	20006b82 <_realloc_r+0x162>
20006dac:	6855      	ldr	r5, [r2, #4]
20006dae:	4640      	mov	r0, r8
20006db0:	f108 0808 	add.w	r8, r8, #8
20006db4:	f025 0503 	bic.w	r5, r5, #3
20006db8:	4455      	add	r5, sl
20006dba:	e6cf      	b.n	20006b5c <_realloc_r+0x13c>
20006dbc:	4631      	mov	r1, r6
20006dbe:	4628      	mov	r0, r5
20006dc0:	9300      	str	r3, [sp, #0]
20006dc2:	f8cd c004 	str.w	ip, [sp, #4]
20006dc6:	f7ff f8b5 	bl	20005f34 <memmove>
20006dca:	f8dd c004 	ldr.w	ip, [sp, #4]
20006dce:	9b00      	ldr	r3, [sp, #0]
20006dd0:	e7d9      	b.n	20006d86 <_realloc_r+0x366>
20006dd2:	bf00      	nop

20006dd4 <__isinfd>:
20006dd4:	4602      	mov	r2, r0
20006dd6:	4240      	negs	r0, r0
20006dd8:	ea40 0302 	orr.w	r3, r0, r2
20006ddc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20006de0:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20006de4:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20006de8:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20006dec:	4258      	negs	r0, r3
20006dee:	ea40 0303 	orr.w	r3, r0, r3
20006df2:	17d8      	asrs	r0, r3, #31
20006df4:	3001      	adds	r0, #1
20006df6:	4770      	bx	lr

20006df8 <__isnand>:
20006df8:	4602      	mov	r2, r0
20006dfa:	4240      	negs	r0, r0
20006dfc:	4310      	orrs	r0, r2
20006dfe:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20006e02:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20006e06:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20006e0a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20006e0e:	0fc0      	lsrs	r0, r0, #31
20006e10:	4770      	bx	lr
20006e12:	bf00      	nop

20006e14 <_sbrk_r>:
20006e14:	b538      	push	{r3, r4, r5, lr}
20006e16:	f249 0448 	movw	r4, #36936	; 0x9048
20006e1a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006e1e:	4605      	mov	r5, r0
20006e20:	4608      	mov	r0, r1
20006e22:	2300      	movs	r3, #0
20006e24:	6023      	str	r3, [r4, #0]
20006e26:	f7fb f937 	bl	20002098 <_sbrk>
20006e2a:	f1b0 3fff 	cmp.w	r0, #4294967295
20006e2e:	d000      	beq.n	20006e32 <_sbrk_r+0x1e>
20006e30:	bd38      	pop	{r3, r4, r5, pc}
20006e32:	6823      	ldr	r3, [r4, #0]
20006e34:	2b00      	cmp	r3, #0
20006e36:	d0fb      	beq.n	20006e30 <_sbrk_r+0x1c>
20006e38:	602b      	str	r3, [r5, #0]
20006e3a:	bd38      	pop	{r3, r4, r5, pc}

20006e3c <__sclose>:
20006e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006e40:	f000 b960 	b.w	20007104 <_close_r>

20006e44 <__sseek>:
20006e44:	b510      	push	{r4, lr}
20006e46:	460c      	mov	r4, r1
20006e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006e4c:	f000 f9fe 	bl	2000724c <_lseek_r>
20006e50:	89a3      	ldrh	r3, [r4, #12]
20006e52:	f1b0 3fff 	cmp.w	r0, #4294967295
20006e56:	bf15      	itete	ne
20006e58:	6560      	strne	r0, [r4, #84]	; 0x54
20006e5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20006e5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20006e62:	81a3      	strheq	r3, [r4, #12]
20006e64:	bf18      	it	ne
20006e66:	81a3      	strhne	r3, [r4, #12]
20006e68:	bd10      	pop	{r4, pc}
20006e6a:	bf00      	nop

20006e6c <__swrite>:
20006e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006e70:	461d      	mov	r5, r3
20006e72:	898b      	ldrh	r3, [r1, #12]
20006e74:	460c      	mov	r4, r1
20006e76:	4616      	mov	r6, r2
20006e78:	4607      	mov	r7, r0
20006e7a:	f413 7f80 	tst.w	r3, #256	; 0x100
20006e7e:	d006      	beq.n	20006e8e <__swrite+0x22>
20006e80:	2302      	movs	r3, #2
20006e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006e86:	2200      	movs	r2, #0
20006e88:	f000 f9e0 	bl	2000724c <_lseek_r>
20006e8c:	89a3      	ldrh	r3, [r4, #12]
20006e8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20006e92:	4638      	mov	r0, r7
20006e94:	81a3      	strh	r3, [r4, #12]
20006e96:	4632      	mov	r2, r6
20006e98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20006e9c:	462b      	mov	r3, r5
20006e9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006ea2:	f7fb b8d5 	b.w	20002050 <_write_r>
20006ea6:	bf00      	nop

20006ea8 <__sread>:
20006ea8:	b510      	push	{r4, lr}
20006eaa:	460c      	mov	r4, r1
20006eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006eb0:	f000 f9e2 	bl	20007278 <_read_r>
20006eb4:	2800      	cmp	r0, #0
20006eb6:	db03      	blt.n	20006ec0 <__sread+0x18>
20006eb8:	6d63      	ldr	r3, [r4, #84]	; 0x54
20006eba:	181b      	adds	r3, r3, r0
20006ebc:	6563      	str	r3, [r4, #84]	; 0x54
20006ebe:	bd10      	pop	{r4, pc}
20006ec0:	89a3      	ldrh	r3, [r4, #12]
20006ec2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20006ec6:	81a3      	strh	r3, [r4, #12]
20006ec8:	bd10      	pop	{r4, pc}
20006eca:	bf00      	nop

20006ecc <strcmp>:
20006ecc:	ea80 0201 	eor.w	r2, r0, r1
20006ed0:	f012 0f03 	tst.w	r2, #3
20006ed4:	d13a      	bne.n	20006f4c <strcmp_unaligned>
20006ed6:	f010 0203 	ands.w	r2, r0, #3
20006eda:	f020 0003 	bic.w	r0, r0, #3
20006ede:	f021 0103 	bic.w	r1, r1, #3
20006ee2:	f850 cb04 	ldr.w	ip, [r0], #4
20006ee6:	bf08      	it	eq
20006ee8:	f851 3b04 	ldreq.w	r3, [r1], #4
20006eec:	d00d      	beq.n	20006f0a <strcmp+0x3e>
20006eee:	f082 0203 	eor.w	r2, r2, #3
20006ef2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20006ef6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20006efa:	fa23 f202 	lsr.w	r2, r3, r2
20006efe:	f851 3b04 	ldr.w	r3, [r1], #4
20006f02:	ea4c 0c02 	orr.w	ip, ip, r2
20006f06:	ea43 0302 	orr.w	r3, r3, r2
20006f0a:	bf00      	nop
20006f0c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20006f10:	459c      	cmp	ip, r3
20006f12:	bf01      	itttt	eq
20006f14:	ea22 020c 	biceq.w	r2, r2, ip
20006f18:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20006f1c:	f850 cb04 	ldreq.w	ip, [r0], #4
20006f20:	f851 3b04 	ldreq.w	r3, [r1], #4
20006f24:	d0f2      	beq.n	20006f0c <strcmp+0x40>
20006f26:	ea4f 600c 	mov.w	r0, ip, lsl #24
20006f2a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20006f2e:	2801      	cmp	r0, #1
20006f30:	bf28      	it	cs
20006f32:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20006f36:	bf08      	it	eq
20006f38:	0a1b      	lsreq	r3, r3, #8
20006f3a:	d0f4      	beq.n	20006f26 <strcmp+0x5a>
20006f3c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20006f40:	ea4f 6010 	mov.w	r0, r0, lsr #24
20006f44:	eba0 0003 	sub.w	r0, r0, r3
20006f48:	4770      	bx	lr
20006f4a:	bf00      	nop

20006f4c <strcmp_unaligned>:
20006f4c:	f010 0f03 	tst.w	r0, #3
20006f50:	d00a      	beq.n	20006f68 <strcmp_unaligned+0x1c>
20006f52:	f810 2b01 	ldrb.w	r2, [r0], #1
20006f56:	f811 3b01 	ldrb.w	r3, [r1], #1
20006f5a:	2a01      	cmp	r2, #1
20006f5c:	bf28      	it	cs
20006f5e:	429a      	cmpcs	r2, r3
20006f60:	d0f4      	beq.n	20006f4c <strcmp_unaligned>
20006f62:	eba2 0003 	sub.w	r0, r2, r3
20006f66:	4770      	bx	lr
20006f68:	f84d 5d04 	str.w	r5, [sp, #-4]!
20006f6c:	f84d 4d04 	str.w	r4, [sp, #-4]!
20006f70:	f04f 0201 	mov.w	r2, #1
20006f74:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20006f78:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20006f7c:	f001 0c03 	and.w	ip, r1, #3
20006f80:	f021 0103 	bic.w	r1, r1, #3
20006f84:	f850 4b04 	ldr.w	r4, [r0], #4
20006f88:	f851 5b04 	ldr.w	r5, [r1], #4
20006f8c:	f1bc 0f02 	cmp.w	ip, #2
20006f90:	d026      	beq.n	20006fe0 <strcmp_unaligned+0x94>
20006f92:	d84b      	bhi.n	2000702c <strcmp_unaligned+0xe0>
20006f94:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20006f98:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20006f9c:	eba4 0302 	sub.w	r3, r4, r2
20006fa0:	ea23 0304 	bic.w	r3, r3, r4
20006fa4:	d10d      	bne.n	20006fc2 <strcmp_unaligned+0x76>
20006fa6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20006faa:	bf08      	it	eq
20006fac:	f851 5b04 	ldreq.w	r5, [r1], #4
20006fb0:	d10a      	bne.n	20006fc8 <strcmp_unaligned+0x7c>
20006fb2:	ea8c 0c04 	eor.w	ip, ip, r4
20006fb6:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20006fba:	d10c      	bne.n	20006fd6 <strcmp_unaligned+0x8a>
20006fbc:	f850 4b04 	ldr.w	r4, [r0], #4
20006fc0:	e7e8      	b.n	20006f94 <strcmp_unaligned+0x48>
20006fc2:	ea4f 2515 	mov.w	r5, r5, lsr #8
20006fc6:	e05c      	b.n	20007082 <strcmp_unaligned+0x136>
20006fc8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20006fcc:	d152      	bne.n	20007074 <strcmp_unaligned+0x128>
20006fce:	780d      	ldrb	r5, [r1, #0]
20006fd0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20006fd4:	e055      	b.n	20007082 <strcmp_unaligned+0x136>
20006fd6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20006fda:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20006fde:	e050      	b.n	20007082 <strcmp_unaligned+0x136>
20006fe0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20006fe4:	eba4 0302 	sub.w	r3, r4, r2
20006fe8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20006fec:	ea23 0304 	bic.w	r3, r3, r4
20006ff0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20006ff4:	d117      	bne.n	20007026 <strcmp_unaligned+0xda>
20006ff6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20006ffa:	bf08      	it	eq
20006ffc:	f851 5b04 	ldreq.w	r5, [r1], #4
20007000:	d107      	bne.n	20007012 <strcmp_unaligned+0xc6>
20007002:	ea8c 0c04 	eor.w	ip, ip, r4
20007006:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000700a:	d108      	bne.n	2000701e <strcmp_unaligned+0xd2>
2000700c:	f850 4b04 	ldr.w	r4, [r0], #4
20007010:	e7e6      	b.n	20006fe0 <strcmp_unaligned+0x94>
20007012:	041b      	lsls	r3, r3, #16
20007014:	d12e      	bne.n	20007074 <strcmp_unaligned+0x128>
20007016:	880d      	ldrh	r5, [r1, #0]
20007018:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000701c:	e031      	b.n	20007082 <strcmp_unaligned+0x136>
2000701e:	ea4f 4505 	mov.w	r5, r5, lsl #16
20007022:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20007026:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000702a:	e02a      	b.n	20007082 <strcmp_unaligned+0x136>
2000702c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20007030:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20007034:	eba4 0302 	sub.w	r3, r4, r2
20007038:	ea23 0304 	bic.w	r3, r3, r4
2000703c:	d10d      	bne.n	2000705a <strcmp_unaligned+0x10e>
2000703e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20007042:	bf08      	it	eq
20007044:	f851 5b04 	ldreq.w	r5, [r1], #4
20007048:	d10a      	bne.n	20007060 <strcmp_unaligned+0x114>
2000704a:	ea8c 0c04 	eor.w	ip, ip, r4
2000704e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20007052:	d10a      	bne.n	2000706a <strcmp_unaligned+0x11e>
20007054:	f850 4b04 	ldr.w	r4, [r0], #4
20007058:	e7e8      	b.n	2000702c <strcmp_unaligned+0xe0>
2000705a:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000705e:	e010      	b.n	20007082 <strcmp_unaligned+0x136>
20007060:	f014 0fff 	tst.w	r4, #255	; 0xff
20007064:	d006      	beq.n	20007074 <strcmp_unaligned+0x128>
20007066:	f851 5b04 	ldr.w	r5, [r1], #4
2000706a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000706e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20007072:	e006      	b.n	20007082 <strcmp_unaligned+0x136>
20007074:	f04f 0000 	mov.w	r0, #0
20007078:	f85d 4b04 	ldr.w	r4, [sp], #4
2000707c:	f85d 5b04 	ldr.w	r5, [sp], #4
20007080:	4770      	bx	lr
20007082:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20007086:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000708a:	2801      	cmp	r0, #1
2000708c:	bf28      	it	cs
2000708e:	4290      	cmpcs	r0, r2
20007090:	bf04      	itt	eq
20007092:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20007096:	0a2d      	lsreq	r5, r5, #8
20007098:	d0f3      	beq.n	20007082 <strcmp_unaligned+0x136>
2000709a:	eba2 0000 	sub.w	r0, r2, r0
2000709e:	f85d 4b04 	ldr.w	r4, [sp], #4
200070a2:	f85d 5b04 	ldr.w	r5, [sp], #4
200070a6:	4770      	bx	lr

200070a8 <_calloc_r>:
200070a8:	b538      	push	{r3, r4, r5, lr}
200070aa:	fb01 f102 	mul.w	r1, r1, r2
200070ae:	f7fe fc35 	bl	2000591c <_malloc_r>
200070b2:	4604      	mov	r4, r0
200070b4:	b1f8      	cbz	r0, 200070f6 <_calloc_r+0x4e>
200070b6:	f850 2c04 	ldr.w	r2, [r0, #-4]
200070ba:	f022 0203 	bic.w	r2, r2, #3
200070be:	3a04      	subs	r2, #4
200070c0:	2a24      	cmp	r2, #36	; 0x24
200070c2:	d81a      	bhi.n	200070fa <_calloc_r+0x52>
200070c4:	2a13      	cmp	r2, #19
200070c6:	4603      	mov	r3, r0
200070c8:	d90f      	bls.n	200070ea <_calloc_r+0x42>
200070ca:	2100      	movs	r1, #0
200070cc:	f840 1b04 	str.w	r1, [r0], #4
200070d0:	1d03      	adds	r3, r0, #4
200070d2:	2a1b      	cmp	r2, #27
200070d4:	6061      	str	r1, [r4, #4]
200070d6:	d908      	bls.n	200070ea <_calloc_r+0x42>
200070d8:	1d1d      	adds	r5, r3, #4
200070da:	6041      	str	r1, [r0, #4]
200070dc:	6059      	str	r1, [r3, #4]
200070de:	1d2b      	adds	r3, r5, #4
200070e0:	2a24      	cmp	r2, #36	; 0x24
200070e2:	bf02      	ittt	eq
200070e4:	6069      	streq	r1, [r5, #4]
200070e6:	6059      	streq	r1, [r3, #4]
200070e8:	3308      	addeq	r3, #8
200070ea:	461a      	mov	r2, r3
200070ec:	2100      	movs	r1, #0
200070ee:	f842 1b04 	str.w	r1, [r2], #4
200070f2:	6059      	str	r1, [r3, #4]
200070f4:	6051      	str	r1, [r2, #4]
200070f6:	4620      	mov	r0, r4
200070f8:	bd38      	pop	{r3, r4, r5, pc}
200070fa:	2100      	movs	r1, #0
200070fc:	f7fe ff76 	bl	20005fec <memset>
20007100:	4620      	mov	r0, r4
20007102:	bd38      	pop	{r3, r4, r5, pc}

20007104 <_close_r>:
20007104:	b538      	push	{r3, r4, r5, lr}
20007106:	f249 0448 	movw	r4, #36936	; 0x9048
2000710a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000710e:	4605      	mov	r5, r0
20007110:	4608      	mov	r0, r1
20007112:	2300      	movs	r3, #0
20007114:	6023      	str	r3, [r4, #0]
20007116:	f7fa ff35 	bl	20001f84 <_close>
2000711a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000711e:	d000      	beq.n	20007122 <_close_r+0x1e>
20007120:	bd38      	pop	{r3, r4, r5, pc}
20007122:	6823      	ldr	r3, [r4, #0]
20007124:	2b00      	cmp	r3, #0
20007126:	d0fb      	beq.n	20007120 <_close_r+0x1c>
20007128:	602b      	str	r3, [r5, #0]
2000712a:	bd38      	pop	{r3, r4, r5, pc}

2000712c <_fclose_r>:
2000712c:	b570      	push	{r4, r5, r6, lr}
2000712e:	4605      	mov	r5, r0
20007130:	460c      	mov	r4, r1
20007132:	2900      	cmp	r1, #0
20007134:	d04b      	beq.n	200071ce <_fclose_r+0xa2>
20007136:	f7fd ff37 	bl	20004fa8 <__sfp_lock_acquire>
2000713a:	b115      	cbz	r5, 20007142 <_fclose_r+0x16>
2000713c:	69ab      	ldr	r3, [r5, #24]
2000713e:	2b00      	cmp	r3, #0
20007140:	d048      	beq.n	200071d4 <_fclose_r+0xa8>
20007142:	f648 0378 	movw	r3, #34936	; 0x8878
20007146:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000714a:	429c      	cmp	r4, r3
2000714c:	bf08      	it	eq
2000714e:	686c      	ldreq	r4, [r5, #4]
20007150:	d00e      	beq.n	20007170 <_fclose_r+0x44>
20007152:	f648 0398 	movw	r3, #34968	; 0x8898
20007156:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000715a:	429c      	cmp	r4, r3
2000715c:	bf08      	it	eq
2000715e:	68ac      	ldreq	r4, [r5, #8]
20007160:	d006      	beq.n	20007170 <_fclose_r+0x44>
20007162:	f648 03b8 	movw	r3, #35000	; 0x88b8
20007166:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000716a:	429c      	cmp	r4, r3
2000716c:	bf08      	it	eq
2000716e:	68ec      	ldreq	r4, [r5, #12]
20007170:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20007174:	b33e      	cbz	r6, 200071c6 <_fclose_r+0x9a>
20007176:	4628      	mov	r0, r5
20007178:	4621      	mov	r1, r4
2000717a:	f7fd fe59 	bl	20004e30 <_fflush_r>
2000717e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20007180:	4606      	mov	r6, r0
20007182:	b13b      	cbz	r3, 20007194 <_fclose_r+0x68>
20007184:	4628      	mov	r0, r5
20007186:	6a21      	ldr	r1, [r4, #32]
20007188:	4798      	blx	r3
2000718a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000718e:	bf28      	it	cs
20007190:	f04f 36ff 	movcs.w	r6, #4294967295
20007194:	89a3      	ldrh	r3, [r4, #12]
20007196:	f013 0f80 	tst.w	r3, #128	; 0x80
2000719a:	d11f      	bne.n	200071dc <_fclose_r+0xb0>
2000719c:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000719e:	b141      	cbz	r1, 200071b2 <_fclose_r+0x86>
200071a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
200071a4:	4299      	cmp	r1, r3
200071a6:	d002      	beq.n	200071ae <_fclose_r+0x82>
200071a8:	4628      	mov	r0, r5
200071aa:	f7fe f835 	bl	20005218 <_free_r>
200071ae:	2300      	movs	r3, #0
200071b0:	6363      	str	r3, [r4, #52]	; 0x34
200071b2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
200071b4:	b121      	cbz	r1, 200071c0 <_fclose_r+0x94>
200071b6:	4628      	mov	r0, r5
200071b8:	f7fe f82e 	bl	20005218 <_free_r>
200071bc:	2300      	movs	r3, #0
200071be:	64a3      	str	r3, [r4, #72]	; 0x48
200071c0:	f04f 0300 	mov.w	r3, #0
200071c4:	81a3      	strh	r3, [r4, #12]
200071c6:	f7fd fef1 	bl	20004fac <__sfp_lock_release>
200071ca:	4630      	mov	r0, r6
200071cc:	bd70      	pop	{r4, r5, r6, pc}
200071ce:	460e      	mov	r6, r1
200071d0:	4630      	mov	r0, r6
200071d2:	bd70      	pop	{r4, r5, r6, pc}
200071d4:	4628      	mov	r0, r5
200071d6:	f7fd ff9b 	bl	20005110 <__sinit>
200071da:	e7b2      	b.n	20007142 <_fclose_r+0x16>
200071dc:	4628      	mov	r0, r5
200071de:	6921      	ldr	r1, [r4, #16]
200071e0:	f7fe f81a 	bl	20005218 <_free_r>
200071e4:	e7da      	b.n	2000719c <_fclose_r+0x70>
200071e6:	bf00      	nop

200071e8 <fclose>:
200071e8:	f648 2394 	movw	r3, #35476	; 0x8a94
200071ec:	4601      	mov	r1, r0
200071ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071f2:	6818      	ldr	r0, [r3, #0]
200071f4:	e79a      	b.n	2000712c <_fclose_r>
200071f6:	bf00      	nop

200071f8 <_fstat_r>:
200071f8:	b538      	push	{r3, r4, r5, lr}
200071fa:	f249 0448 	movw	r4, #36936	; 0x9048
200071fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007202:	4605      	mov	r5, r0
20007204:	4608      	mov	r0, r1
20007206:	4611      	mov	r1, r2
20007208:	2300      	movs	r3, #0
2000720a:	6023      	str	r3, [r4, #0]
2000720c:	f7fa fec0 	bl	20001f90 <_fstat>
20007210:	f1b0 3fff 	cmp.w	r0, #4294967295
20007214:	d000      	beq.n	20007218 <_fstat_r+0x20>
20007216:	bd38      	pop	{r3, r4, r5, pc}
20007218:	6823      	ldr	r3, [r4, #0]
2000721a:	2b00      	cmp	r3, #0
2000721c:	d0fb      	beq.n	20007216 <_fstat_r+0x1e>
2000721e:	602b      	str	r3, [r5, #0]
20007220:	bd38      	pop	{r3, r4, r5, pc}
20007222:	bf00      	nop

20007224 <_isatty_r>:
20007224:	b538      	push	{r3, r4, r5, lr}
20007226:	f249 0448 	movw	r4, #36936	; 0x9048
2000722a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000722e:	4605      	mov	r5, r0
20007230:	4608      	mov	r0, r1
20007232:	2300      	movs	r3, #0
20007234:	6023      	str	r3, [r4, #0]
20007236:	f7fa feb5 	bl	20001fa4 <_isatty>
2000723a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000723e:	d000      	beq.n	20007242 <_isatty_r+0x1e>
20007240:	bd38      	pop	{r3, r4, r5, pc}
20007242:	6823      	ldr	r3, [r4, #0]
20007244:	2b00      	cmp	r3, #0
20007246:	d0fb      	beq.n	20007240 <_isatty_r+0x1c>
20007248:	602b      	str	r3, [r5, #0]
2000724a:	bd38      	pop	{r3, r4, r5, pc}

2000724c <_lseek_r>:
2000724c:	b538      	push	{r3, r4, r5, lr}
2000724e:	f249 0448 	movw	r4, #36936	; 0x9048
20007252:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007256:	4605      	mov	r5, r0
20007258:	4608      	mov	r0, r1
2000725a:	4611      	mov	r1, r2
2000725c:	461a      	mov	r2, r3
2000725e:	2300      	movs	r3, #0
20007260:	6023      	str	r3, [r4, #0]
20007262:	f7fa fea3 	bl	20001fac <_lseek>
20007266:	f1b0 3fff 	cmp.w	r0, #4294967295
2000726a:	d000      	beq.n	2000726e <_lseek_r+0x22>
2000726c:	bd38      	pop	{r3, r4, r5, pc}
2000726e:	6823      	ldr	r3, [r4, #0]
20007270:	2b00      	cmp	r3, #0
20007272:	d0fb      	beq.n	2000726c <_lseek_r+0x20>
20007274:	602b      	str	r3, [r5, #0]
20007276:	bd38      	pop	{r3, r4, r5, pc}

20007278 <_read_r>:
20007278:	b538      	push	{r3, r4, r5, lr}
2000727a:	f249 0448 	movw	r4, #36936	; 0x9048
2000727e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007282:	4605      	mov	r5, r0
20007284:	4608      	mov	r0, r1
20007286:	4611      	mov	r1, r2
20007288:	461a      	mov	r2, r3
2000728a:	2300      	movs	r3, #0
2000728c:	6023      	str	r3, [r4, #0]
2000728e:	f7fa fe95 	bl	20001fbc <_read>
20007292:	f1b0 3fff 	cmp.w	r0, #4294967295
20007296:	d000      	beq.n	2000729a <_read_r+0x22>
20007298:	bd38      	pop	{r3, r4, r5, pc}
2000729a:	6823      	ldr	r3, [r4, #0]
2000729c:	2b00      	cmp	r3, #0
2000729e:	d0fb      	beq.n	20007298 <_read_r+0x20>
200072a0:	602b      	str	r3, [r5, #0]
200072a2:	bd38      	pop	{r3, r4, r5, pc}

200072a4 <_wrapup_reent>:
200072a4:	b570      	push	{r4, r5, r6, lr}
200072a6:	4604      	mov	r4, r0
200072a8:	b188      	cbz	r0, 200072ce <_wrapup_reent+0x2a>
200072aa:	f104 0248 	add.w	r2, r4, #72	; 0x48
200072ae:	6853      	ldr	r3, [r2, #4]
200072b0:	1e5d      	subs	r5, r3, #1
200072b2:	d407      	bmi.n	200072c4 <_wrapup_reent+0x20>
200072b4:	3302      	adds	r3, #2
200072b6:	eb02 0683 	add.w	r6, r2, r3, lsl #2
200072ba:	f856 3d04 	ldr.w	r3, [r6, #-4]!
200072be:	4798      	blx	r3
200072c0:	3d01      	subs	r5, #1
200072c2:	d5fa      	bpl.n	200072ba <_wrapup_reent+0x16>
200072c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
200072c6:	b10b      	cbz	r3, 200072cc <_wrapup_reent+0x28>
200072c8:	4620      	mov	r0, r4
200072ca:	4798      	blx	r3
200072cc:	bd70      	pop	{r4, r5, r6, pc}
200072ce:	f648 2394 	movw	r3, #35476	; 0x8a94
200072d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072d6:	681c      	ldr	r4, [r3, #0]
200072d8:	e7e7      	b.n	200072aa <_wrapup_reent+0x6>
200072da:	bf00      	nop

200072dc <cleanup_glue>:
200072dc:	b570      	push	{r4, r5, r6, lr}
200072de:	460c      	mov	r4, r1
200072e0:	6809      	ldr	r1, [r1, #0]
200072e2:	4605      	mov	r5, r0
200072e4:	b109      	cbz	r1, 200072ea <cleanup_glue+0xe>
200072e6:	f7ff fff9 	bl	200072dc <cleanup_glue>
200072ea:	4628      	mov	r0, r5
200072ec:	4621      	mov	r1, r4
200072ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200072f2:	f7fd bf91 	b.w	20005218 <_free_r>
200072f6:	bf00      	nop

200072f8 <_reclaim_reent>:
200072f8:	f648 2394 	movw	r3, #35476	; 0x8a94
200072fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007300:	b570      	push	{r4, r5, r6, lr}
20007302:	681b      	ldr	r3, [r3, #0]
20007304:	4605      	mov	r5, r0
20007306:	4298      	cmp	r0, r3
20007308:	d046      	beq.n	20007398 <_reclaim_reent+0xa0>
2000730a:	6a43      	ldr	r3, [r0, #36]	; 0x24
2000730c:	4619      	mov	r1, r3
2000730e:	b1bb      	cbz	r3, 20007340 <_reclaim_reent+0x48>
20007310:	68da      	ldr	r2, [r3, #12]
20007312:	b1aa      	cbz	r2, 20007340 <_reclaim_reent+0x48>
20007314:	2600      	movs	r6, #0
20007316:	5991      	ldr	r1, [r2, r6]
20007318:	b141      	cbz	r1, 2000732c <_reclaim_reent+0x34>
2000731a:	680c      	ldr	r4, [r1, #0]
2000731c:	4628      	mov	r0, r5
2000731e:	f7fd ff7b 	bl	20005218 <_free_r>
20007322:	4621      	mov	r1, r4
20007324:	2c00      	cmp	r4, #0
20007326:	d1f8      	bne.n	2000731a <_reclaim_reent+0x22>
20007328:	6a6b      	ldr	r3, [r5, #36]	; 0x24
2000732a:	68da      	ldr	r2, [r3, #12]
2000732c:	3604      	adds	r6, #4
2000732e:	2e3c      	cmp	r6, #60	; 0x3c
20007330:	d001      	beq.n	20007336 <_reclaim_reent+0x3e>
20007332:	68da      	ldr	r2, [r3, #12]
20007334:	e7ef      	b.n	20007316 <_reclaim_reent+0x1e>
20007336:	4611      	mov	r1, r2
20007338:	4628      	mov	r0, r5
2000733a:	f7fd ff6d 	bl	20005218 <_free_r>
2000733e:	6a69      	ldr	r1, [r5, #36]	; 0x24
20007340:	6809      	ldr	r1, [r1, #0]
20007342:	b111      	cbz	r1, 2000734a <_reclaim_reent+0x52>
20007344:	4628      	mov	r0, r5
20007346:	f7fd ff67 	bl	20005218 <_free_r>
2000734a:	6969      	ldr	r1, [r5, #20]
2000734c:	b111      	cbz	r1, 20007354 <_reclaim_reent+0x5c>
2000734e:	4628      	mov	r0, r5
20007350:	f7fd ff62 	bl	20005218 <_free_r>
20007354:	6a69      	ldr	r1, [r5, #36]	; 0x24
20007356:	b111      	cbz	r1, 2000735e <_reclaim_reent+0x66>
20007358:	4628      	mov	r0, r5
2000735a:	f7fd ff5d 	bl	20005218 <_free_r>
2000735e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
20007360:	b111      	cbz	r1, 20007368 <_reclaim_reent+0x70>
20007362:	4628      	mov	r0, r5
20007364:	f7fd ff58 	bl	20005218 <_free_r>
20007368:	6be9      	ldr	r1, [r5, #60]	; 0x3c
2000736a:	b111      	cbz	r1, 20007372 <_reclaim_reent+0x7a>
2000736c:	4628      	mov	r0, r5
2000736e:	f7fd ff53 	bl	20005218 <_free_r>
20007372:	6c29      	ldr	r1, [r5, #64]	; 0x40
20007374:	b111      	cbz	r1, 2000737c <_reclaim_reent+0x84>
20007376:	4628      	mov	r0, r5
20007378:	f7fd ff4e 	bl	20005218 <_free_r>
2000737c:	6cab      	ldr	r3, [r5, #72]	; 0x48
2000737e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
20007382:	b111      	cbz	r1, 2000738a <_reclaim_reent+0x92>
20007384:	4628      	mov	r0, r5
20007386:	f7fd ff47 	bl	20005218 <_free_r>
2000738a:	6b69      	ldr	r1, [r5, #52]	; 0x34
2000738c:	b111      	cbz	r1, 20007394 <_reclaim_reent+0x9c>
2000738e:	4628      	mov	r0, r5
20007390:	f7fd ff42 	bl	20005218 <_free_r>
20007394:	69ab      	ldr	r3, [r5, #24]
20007396:	b903      	cbnz	r3, 2000739a <_reclaim_reent+0xa2>
20007398:	bd70      	pop	{r4, r5, r6, pc}
2000739a:	6aab      	ldr	r3, [r5, #40]	; 0x28
2000739c:	4628      	mov	r0, r5
2000739e:	4798      	blx	r3
200073a0:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
200073a4:	2900      	cmp	r1, #0
200073a6:	d0f7      	beq.n	20007398 <_reclaim_reent+0xa0>
200073a8:	4628      	mov	r0, r5
200073aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200073ae:	e795      	b.n	200072dc <cleanup_glue>

200073b0 <__aeabi_uidiv>:
200073b0:	1e4a      	subs	r2, r1, #1
200073b2:	bf08      	it	eq
200073b4:	4770      	bxeq	lr
200073b6:	f0c0 8124 	bcc.w	20007602 <__aeabi_uidiv+0x252>
200073ba:	4288      	cmp	r0, r1
200073bc:	f240 8116 	bls.w	200075ec <__aeabi_uidiv+0x23c>
200073c0:	4211      	tst	r1, r2
200073c2:	f000 8117 	beq.w	200075f4 <__aeabi_uidiv+0x244>
200073c6:	fab0 f380 	clz	r3, r0
200073ca:	fab1 f281 	clz	r2, r1
200073ce:	eba2 0303 	sub.w	r3, r2, r3
200073d2:	f1c3 031f 	rsb	r3, r3, #31
200073d6:	a204      	add	r2, pc, #16	; (adr r2, 200073e8 <__aeabi_uidiv+0x38>)
200073d8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
200073dc:	f04f 0200 	mov.w	r2, #0
200073e0:	469f      	mov	pc, r3
200073e2:	bf00      	nop
200073e4:	f3af 8000 	nop.w
200073e8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200073ec:	bf00      	nop
200073ee:	eb42 0202 	adc.w	r2, r2, r2
200073f2:	bf28      	it	cs
200073f4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
200073f8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
200073fc:	bf00      	nop
200073fe:	eb42 0202 	adc.w	r2, r2, r2
20007402:	bf28      	it	cs
20007404:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20007408:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000740c:	bf00      	nop
2000740e:	eb42 0202 	adc.w	r2, r2, r2
20007412:	bf28      	it	cs
20007414:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20007418:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000741c:	bf00      	nop
2000741e:	eb42 0202 	adc.w	r2, r2, r2
20007422:	bf28      	it	cs
20007424:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20007428:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000742c:	bf00      	nop
2000742e:	eb42 0202 	adc.w	r2, r2, r2
20007432:	bf28      	it	cs
20007434:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20007438:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000743c:	bf00      	nop
2000743e:	eb42 0202 	adc.w	r2, r2, r2
20007442:	bf28      	it	cs
20007444:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20007448:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000744c:	bf00      	nop
2000744e:	eb42 0202 	adc.w	r2, r2, r2
20007452:	bf28      	it	cs
20007454:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20007458:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000745c:	bf00      	nop
2000745e:	eb42 0202 	adc.w	r2, r2, r2
20007462:	bf28      	it	cs
20007464:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20007468:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000746c:	bf00      	nop
2000746e:	eb42 0202 	adc.w	r2, r2, r2
20007472:	bf28      	it	cs
20007474:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20007478:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000747c:	bf00      	nop
2000747e:	eb42 0202 	adc.w	r2, r2, r2
20007482:	bf28      	it	cs
20007484:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20007488:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000748c:	bf00      	nop
2000748e:	eb42 0202 	adc.w	r2, r2, r2
20007492:	bf28      	it	cs
20007494:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20007498:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000749c:	bf00      	nop
2000749e:	eb42 0202 	adc.w	r2, r2, r2
200074a2:	bf28      	it	cs
200074a4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
200074a8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
200074ac:	bf00      	nop
200074ae:	eb42 0202 	adc.w	r2, r2, r2
200074b2:	bf28      	it	cs
200074b4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
200074b8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
200074bc:	bf00      	nop
200074be:	eb42 0202 	adc.w	r2, r2, r2
200074c2:	bf28      	it	cs
200074c4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
200074c8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
200074cc:	bf00      	nop
200074ce:	eb42 0202 	adc.w	r2, r2, r2
200074d2:	bf28      	it	cs
200074d4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
200074d8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
200074dc:	bf00      	nop
200074de:	eb42 0202 	adc.w	r2, r2, r2
200074e2:	bf28      	it	cs
200074e4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200074e8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200074ec:	bf00      	nop
200074ee:	eb42 0202 	adc.w	r2, r2, r2
200074f2:	bf28      	it	cs
200074f4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200074f8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200074fc:	bf00      	nop
200074fe:	eb42 0202 	adc.w	r2, r2, r2
20007502:	bf28      	it	cs
20007504:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20007508:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000750c:	bf00      	nop
2000750e:	eb42 0202 	adc.w	r2, r2, r2
20007512:	bf28      	it	cs
20007514:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20007518:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000751c:	bf00      	nop
2000751e:	eb42 0202 	adc.w	r2, r2, r2
20007522:	bf28      	it	cs
20007524:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20007528:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000752c:	bf00      	nop
2000752e:	eb42 0202 	adc.w	r2, r2, r2
20007532:	bf28      	it	cs
20007534:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20007538:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000753c:	bf00      	nop
2000753e:	eb42 0202 	adc.w	r2, r2, r2
20007542:	bf28      	it	cs
20007544:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20007548:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000754c:	bf00      	nop
2000754e:	eb42 0202 	adc.w	r2, r2, r2
20007552:	bf28      	it	cs
20007554:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20007558:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000755c:	bf00      	nop
2000755e:	eb42 0202 	adc.w	r2, r2, r2
20007562:	bf28      	it	cs
20007564:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20007568:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000756c:	bf00      	nop
2000756e:	eb42 0202 	adc.w	r2, r2, r2
20007572:	bf28      	it	cs
20007574:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20007578:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000757c:	bf00      	nop
2000757e:	eb42 0202 	adc.w	r2, r2, r2
20007582:	bf28      	it	cs
20007584:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20007588:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000758c:	bf00      	nop
2000758e:	eb42 0202 	adc.w	r2, r2, r2
20007592:	bf28      	it	cs
20007594:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20007598:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000759c:	bf00      	nop
2000759e:	eb42 0202 	adc.w	r2, r2, r2
200075a2:	bf28      	it	cs
200075a4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
200075a8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
200075ac:	bf00      	nop
200075ae:	eb42 0202 	adc.w	r2, r2, r2
200075b2:	bf28      	it	cs
200075b4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
200075b8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
200075bc:	bf00      	nop
200075be:	eb42 0202 	adc.w	r2, r2, r2
200075c2:	bf28      	it	cs
200075c4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
200075c8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
200075cc:	bf00      	nop
200075ce:	eb42 0202 	adc.w	r2, r2, r2
200075d2:	bf28      	it	cs
200075d4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
200075d8:	ebb0 0f01 	cmp.w	r0, r1
200075dc:	bf00      	nop
200075de:	eb42 0202 	adc.w	r2, r2, r2
200075e2:	bf28      	it	cs
200075e4:	eba0 0001 	subcs.w	r0, r0, r1
200075e8:	4610      	mov	r0, r2
200075ea:	4770      	bx	lr
200075ec:	bf0c      	ite	eq
200075ee:	2001      	moveq	r0, #1
200075f0:	2000      	movne	r0, #0
200075f2:	4770      	bx	lr
200075f4:	fab1 f281 	clz	r2, r1
200075f8:	f1c2 021f 	rsb	r2, r2, #31
200075fc:	fa20 f002 	lsr.w	r0, r0, r2
20007600:	4770      	bx	lr
20007602:	b108      	cbz	r0, 20007608 <__aeabi_uidiv+0x258>
20007604:	f04f 30ff 	mov.w	r0, #4294967295
20007608:	f000 b80e 	b.w	20007628 <__aeabi_idiv0>

2000760c <__aeabi_uidivmod>:
2000760c:	2900      	cmp	r1, #0
2000760e:	d0f8      	beq.n	20007602 <__aeabi_uidiv+0x252>
20007610:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20007614:	f7ff fecc 	bl	200073b0 <__aeabi_uidiv>
20007618:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000761c:	fb02 f300 	mul.w	r3, r2, r0
20007620:	eba1 0103 	sub.w	r1, r1, r3
20007624:	4770      	bx	lr
20007626:	bf00      	nop

20007628 <__aeabi_idiv0>:
20007628:	4770      	bx	lr
2000762a:	bf00      	nop

2000762c <__aeabi_drsub>:
2000762c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20007630:	e002      	b.n	20007638 <__adddf3>
20007632:	bf00      	nop

20007634 <__aeabi_dsub>:
20007634:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20007638 <__adddf3>:
20007638:	b530      	push	{r4, r5, lr}
2000763a:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000763e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20007642:	ea94 0f05 	teq	r4, r5
20007646:	bf08      	it	eq
20007648:	ea90 0f02 	teqeq	r0, r2
2000764c:	bf1f      	itttt	ne
2000764e:	ea54 0c00 	orrsne.w	ip, r4, r0
20007652:	ea55 0c02 	orrsne.w	ip, r5, r2
20007656:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000765a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000765e:	f000 80e2 	beq.w	20007826 <__adddf3+0x1ee>
20007662:	ea4f 5454 	mov.w	r4, r4, lsr #21
20007666:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000766a:	bfb8      	it	lt
2000766c:	426d      	neglt	r5, r5
2000766e:	dd0c      	ble.n	2000768a <__adddf3+0x52>
20007670:	442c      	add	r4, r5
20007672:	ea80 0202 	eor.w	r2, r0, r2
20007676:	ea81 0303 	eor.w	r3, r1, r3
2000767a:	ea82 0000 	eor.w	r0, r2, r0
2000767e:	ea83 0101 	eor.w	r1, r3, r1
20007682:	ea80 0202 	eor.w	r2, r0, r2
20007686:	ea81 0303 	eor.w	r3, r1, r3
2000768a:	2d36      	cmp	r5, #54	; 0x36
2000768c:	bf88      	it	hi
2000768e:	bd30      	pophi	{r4, r5, pc}
20007690:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007694:	ea4f 3101 	mov.w	r1, r1, lsl #12
20007698:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
2000769c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
200076a0:	d002      	beq.n	200076a8 <__adddf3+0x70>
200076a2:	4240      	negs	r0, r0
200076a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200076a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
200076ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
200076b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
200076b4:	d002      	beq.n	200076bc <__adddf3+0x84>
200076b6:	4252      	negs	r2, r2
200076b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200076bc:	ea94 0f05 	teq	r4, r5
200076c0:	f000 80a7 	beq.w	20007812 <__adddf3+0x1da>
200076c4:	f1a4 0401 	sub.w	r4, r4, #1
200076c8:	f1d5 0e20 	rsbs	lr, r5, #32
200076cc:	db0d      	blt.n	200076ea <__adddf3+0xb2>
200076ce:	fa02 fc0e 	lsl.w	ip, r2, lr
200076d2:	fa22 f205 	lsr.w	r2, r2, r5
200076d6:	1880      	adds	r0, r0, r2
200076d8:	f141 0100 	adc.w	r1, r1, #0
200076dc:	fa03 f20e 	lsl.w	r2, r3, lr
200076e0:	1880      	adds	r0, r0, r2
200076e2:	fa43 f305 	asr.w	r3, r3, r5
200076e6:	4159      	adcs	r1, r3
200076e8:	e00e      	b.n	20007708 <__adddf3+0xd0>
200076ea:	f1a5 0520 	sub.w	r5, r5, #32
200076ee:	f10e 0e20 	add.w	lr, lr, #32
200076f2:	2a01      	cmp	r2, #1
200076f4:	fa03 fc0e 	lsl.w	ip, r3, lr
200076f8:	bf28      	it	cs
200076fa:	f04c 0c02 	orrcs.w	ip, ip, #2
200076fe:	fa43 f305 	asr.w	r3, r3, r5
20007702:	18c0      	adds	r0, r0, r3
20007704:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20007708:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000770c:	d507      	bpl.n	2000771e <__adddf3+0xe6>
2000770e:	f04f 0e00 	mov.w	lr, #0
20007712:	f1dc 0c00 	rsbs	ip, ip, #0
20007716:	eb7e 0000 	sbcs.w	r0, lr, r0
2000771a:	eb6e 0101 	sbc.w	r1, lr, r1
2000771e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20007722:	d31b      	bcc.n	2000775c <__adddf3+0x124>
20007724:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20007728:	d30c      	bcc.n	20007744 <__adddf3+0x10c>
2000772a:	0849      	lsrs	r1, r1, #1
2000772c:	ea5f 0030 	movs.w	r0, r0, rrx
20007730:	ea4f 0c3c 	mov.w	ip, ip, rrx
20007734:	f104 0401 	add.w	r4, r4, #1
20007738:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000773c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20007740:	f080 809a 	bcs.w	20007878 <__adddf3+0x240>
20007744:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20007748:	bf08      	it	eq
2000774a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000774e:	f150 0000 	adcs.w	r0, r0, #0
20007752:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20007756:	ea41 0105 	orr.w	r1, r1, r5
2000775a:	bd30      	pop	{r4, r5, pc}
2000775c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20007760:	4140      	adcs	r0, r0
20007762:	eb41 0101 	adc.w	r1, r1, r1
20007766:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000776a:	f1a4 0401 	sub.w	r4, r4, #1
2000776e:	d1e9      	bne.n	20007744 <__adddf3+0x10c>
20007770:	f091 0f00 	teq	r1, #0
20007774:	bf04      	itt	eq
20007776:	4601      	moveq	r1, r0
20007778:	2000      	moveq	r0, #0
2000777a:	fab1 f381 	clz	r3, r1
2000777e:	bf08      	it	eq
20007780:	3320      	addeq	r3, #32
20007782:	f1a3 030b 	sub.w	r3, r3, #11
20007786:	f1b3 0220 	subs.w	r2, r3, #32
2000778a:	da0c      	bge.n	200077a6 <__adddf3+0x16e>
2000778c:	320c      	adds	r2, #12
2000778e:	dd08      	ble.n	200077a2 <__adddf3+0x16a>
20007790:	f102 0c14 	add.w	ip, r2, #20
20007794:	f1c2 020c 	rsb	r2, r2, #12
20007798:	fa01 f00c 	lsl.w	r0, r1, ip
2000779c:	fa21 f102 	lsr.w	r1, r1, r2
200077a0:	e00c      	b.n	200077bc <__adddf3+0x184>
200077a2:	f102 0214 	add.w	r2, r2, #20
200077a6:	bfd8      	it	le
200077a8:	f1c2 0c20 	rsble	ip, r2, #32
200077ac:	fa01 f102 	lsl.w	r1, r1, r2
200077b0:	fa20 fc0c 	lsr.w	ip, r0, ip
200077b4:	bfdc      	itt	le
200077b6:	ea41 010c 	orrle.w	r1, r1, ip
200077ba:	4090      	lslle	r0, r2
200077bc:	1ae4      	subs	r4, r4, r3
200077be:	bfa2      	ittt	ge
200077c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200077c4:	4329      	orrge	r1, r5
200077c6:	bd30      	popge	{r4, r5, pc}
200077c8:	ea6f 0404 	mvn.w	r4, r4
200077cc:	3c1f      	subs	r4, #31
200077ce:	da1c      	bge.n	2000780a <__adddf3+0x1d2>
200077d0:	340c      	adds	r4, #12
200077d2:	dc0e      	bgt.n	200077f2 <__adddf3+0x1ba>
200077d4:	f104 0414 	add.w	r4, r4, #20
200077d8:	f1c4 0220 	rsb	r2, r4, #32
200077dc:	fa20 f004 	lsr.w	r0, r0, r4
200077e0:	fa01 f302 	lsl.w	r3, r1, r2
200077e4:	ea40 0003 	orr.w	r0, r0, r3
200077e8:	fa21 f304 	lsr.w	r3, r1, r4
200077ec:	ea45 0103 	orr.w	r1, r5, r3
200077f0:	bd30      	pop	{r4, r5, pc}
200077f2:	f1c4 040c 	rsb	r4, r4, #12
200077f6:	f1c4 0220 	rsb	r2, r4, #32
200077fa:	fa20 f002 	lsr.w	r0, r0, r2
200077fe:	fa01 f304 	lsl.w	r3, r1, r4
20007802:	ea40 0003 	orr.w	r0, r0, r3
20007806:	4629      	mov	r1, r5
20007808:	bd30      	pop	{r4, r5, pc}
2000780a:	fa21 f004 	lsr.w	r0, r1, r4
2000780e:	4629      	mov	r1, r5
20007810:	bd30      	pop	{r4, r5, pc}
20007812:	f094 0f00 	teq	r4, #0
20007816:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000781a:	bf06      	itte	eq
2000781c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20007820:	3401      	addeq	r4, #1
20007822:	3d01      	subne	r5, #1
20007824:	e74e      	b.n	200076c4 <__adddf3+0x8c>
20007826:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000782a:	bf18      	it	ne
2000782c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20007830:	d029      	beq.n	20007886 <__adddf3+0x24e>
20007832:	ea94 0f05 	teq	r4, r5
20007836:	bf08      	it	eq
20007838:	ea90 0f02 	teqeq	r0, r2
2000783c:	d005      	beq.n	2000784a <__adddf3+0x212>
2000783e:	ea54 0c00 	orrs.w	ip, r4, r0
20007842:	bf04      	itt	eq
20007844:	4619      	moveq	r1, r3
20007846:	4610      	moveq	r0, r2
20007848:	bd30      	pop	{r4, r5, pc}
2000784a:	ea91 0f03 	teq	r1, r3
2000784e:	bf1e      	ittt	ne
20007850:	2100      	movne	r1, #0
20007852:	2000      	movne	r0, #0
20007854:	bd30      	popne	{r4, r5, pc}
20007856:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000785a:	d105      	bne.n	20007868 <__adddf3+0x230>
2000785c:	0040      	lsls	r0, r0, #1
2000785e:	4149      	adcs	r1, r1
20007860:	bf28      	it	cs
20007862:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20007866:	bd30      	pop	{r4, r5, pc}
20007868:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
2000786c:	bf3c      	itt	cc
2000786e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20007872:	bd30      	popcc	{r4, r5, pc}
20007874:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007878:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
2000787c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20007880:	f04f 0000 	mov.w	r0, #0
20007884:	bd30      	pop	{r4, r5, pc}
20007886:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000788a:	bf1a      	itte	ne
2000788c:	4619      	movne	r1, r3
2000788e:	4610      	movne	r0, r2
20007890:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20007894:	bf1c      	itt	ne
20007896:	460b      	movne	r3, r1
20007898:	4602      	movne	r2, r0
2000789a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000789e:	bf06      	itte	eq
200078a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200078a4:	ea91 0f03 	teqeq	r1, r3
200078a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200078ac:	bd30      	pop	{r4, r5, pc}
200078ae:	bf00      	nop

200078b0 <__aeabi_ui2d>:
200078b0:	f090 0f00 	teq	r0, #0
200078b4:	bf04      	itt	eq
200078b6:	2100      	moveq	r1, #0
200078b8:	4770      	bxeq	lr
200078ba:	b530      	push	{r4, r5, lr}
200078bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
200078c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200078c4:	f04f 0500 	mov.w	r5, #0
200078c8:	f04f 0100 	mov.w	r1, #0
200078cc:	e750      	b.n	20007770 <__adddf3+0x138>
200078ce:	bf00      	nop

200078d0 <__aeabi_i2d>:
200078d0:	f090 0f00 	teq	r0, #0
200078d4:	bf04      	itt	eq
200078d6:	2100      	moveq	r1, #0
200078d8:	4770      	bxeq	lr
200078da:	b530      	push	{r4, r5, lr}
200078dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
200078e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200078e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200078e8:	bf48      	it	mi
200078ea:	4240      	negmi	r0, r0
200078ec:	f04f 0100 	mov.w	r1, #0
200078f0:	e73e      	b.n	20007770 <__adddf3+0x138>
200078f2:	bf00      	nop

200078f4 <__aeabi_f2d>:
200078f4:	0042      	lsls	r2, r0, #1
200078f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
200078fa:	ea4f 0131 	mov.w	r1, r1, rrx
200078fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
20007902:	bf1f      	itttt	ne
20007904:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20007908:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000790c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20007910:	4770      	bxne	lr
20007912:	f092 0f00 	teq	r2, #0
20007916:	bf14      	ite	ne
20007918:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000791c:	4770      	bxeq	lr
2000791e:	b530      	push	{r4, r5, lr}
20007920:	f44f 7460 	mov.w	r4, #896	; 0x380
20007924:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007928:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000792c:	e720      	b.n	20007770 <__adddf3+0x138>
2000792e:	bf00      	nop

20007930 <__aeabi_ul2d>:
20007930:	ea50 0201 	orrs.w	r2, r0, r1
20007934:	bf08      	it	eq
20007936:	4770      	bxeq	lr
20007938:	b530      	push	{r4, r5, lr}
2000793a:	f04f 0500 	mov.w	r5, #0
2000793e:	e00a      	b.n	20007956 <__aeabi_l2d+0x16>

20007940 <__aeabi_l2d>:
20007940:	ea50 0201 	orrs.w	r2, r0, r1
20007944:	bf08      	it	eq
20007946:	4770      	bxeq	lr
20007948:	b530      	push	{r4, r5, lr}
2000794a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000794e:	d502      	bpl.n	20007956 <__aeabi_l2d+0x16>
20007950:	4240      	negs	r0, r0
20007952:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007956:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000795a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000795e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20007962:	f43f aedc 	beq.w	2000771e <__adddf3+0xe6>
20007966:	f04f 0203 	mov.w	r2, #3
2000796a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000796e:	bf18      	it	ne
20007970:	3203      	addne	r2, #3
20007972:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20007976:	bf18      	it	ne
20007978:	3203      	addne	r2, #3
2000797a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000797e:	f1c2 0320 	rsb	r3, r2, #32
20007982:	fa00 fc03 	lsl.w	ip, r0, r3
20007986:	fa20 f002 	lsr.w	r0, r0, r2
2000798a:	fa01 fe03 	lsl.w	lr, r1, r3
2000798e:	ea40 000e 	orr.w	r0, r0, lr
20007992:	fa21 f102 	lsr.w	r1, r1, r2
20007996:	4414      	add	r4, r2
20007998:	e6c1      	b.n	2000771e <__adddf3+0xe6>
2000799a:	bf00      	nop

2000799c <__aeabi_dmul>:
2000799c:	b570      	push	{r4, r5, r6, lr}
2000799e:	f04f 0cff 	mov.w	ip, #255	; 0xff
200079a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200079a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200079aa:	bf1d      	ittte	ne
200079ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200079b0:	ea94 0f0c 	teqne	r4, ip
200079b4:	ea95 0f0c 	teqne	r5, ip
200079b8:	f000 f8de 	bleq	20007b78 <__aeabi_dmul+0x1dc>
200079bc:	442c      	add	r4, r5
200079be:	ea81 0603 	eor.w	r6, r1, r3
200079c2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200079c6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200079ca:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200079ce:	bf18      	it	ne
200079d0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200079d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200079d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200079dc:	d038      	beq.n	20007a50 <__aeabi_dmul+0xb4>
200079de:	fba0 ce02 	umull	ip, lr, r0, r2
200079e2:	f04f 0500 	mov.w	r5, #0
200079e6:	fbe1 e502 	umlal	lr, r5, r1, r2
200079ea:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200079ee:	fbe0 e503 	umlal	lr, r5, r0, r3
200079f2:	f04f 0600 	mov.w	r6, #0
200079f6:	fbe1 5603 	umlal	r5, r6, r1, r3
200079fa:	f09c 0f00 	teq	ip, #0
200079fe:	bf18      	it	ne
20007a00:	f04e 0e01 	orrne.w	lr, lr, #1
20007a04:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20007a08:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20007a0c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20007a10:	d204      	bcs.n	20007a1c <__aeabi_dmul+0x80>
20007a12:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20007a16:	416d      	adcs	r5, r5
20007a18:	eb46 0606 	adc.w	r6, r6, r6
20007a1c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20007a20:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20007a24:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20007a28:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20007a2c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20007a30:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20007a34:	bf88      	it	hi
20007a36:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20007a3a:	d81e      	bhi.n	20007a7a <__aeabi_dmul+0xde>
20007a3c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20007a40:	bf08      	it	eq
20007a42:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20007a46:	f150 0000 	adcs.w	r0, r0, #0
20007a4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20007a4e:	bd70      	pop	{r4, r5, r6, pc}
20007a50:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20007a54:	ea46 0101 	orr.w	r1, r6, r1
20007a58:	ea40 0002 	orr.w	r0, r0, r2
20007a5c:	ea81 0103 	eor.w	r1, r1, r3
20007a60:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20007a64:	bfc2      	ittt	gt
20007a66:	ebd4 050c 	rsbsgt	r5, r4, ip
20007a6a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20007a6e:	bd70      	popgt	{r4, r5, r6, pc}
20007a70:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20007a74:	f04f 0e00 	mov.w	lr, #0
20007a78:	3c01      	subs	r4, #1
20007a7a:	f300 80ab 	bgt.w	20007bd4 <__aeabi_dmul+0x238>
20007a7e:	f114 0f36 	cmn.w	r4, #54	; 0x36
20007a82:	bfde      	ittt	le
20007a84:	2000      	movle	r0, #0
20007a86:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20007a8a:	bd70      	pople	{r4, r5, r6, pc}
20007a8c:	f1c4 0400 	rsb	r4, r4, #0
20007a90:	3c20      	subs	r4, #32
20007a92:	da35      	bge.n	20007b00 <__aeabi_dmul+0x164>
20007a94:	340c      	adds	r4, #12
20007a96:	dc1b      	bgt.n	20007ad0 <__aeabi_dmul+0x134>
20007a98:	f104 0414 	add.w	r4, r4, #20
20007a9c:	f1c4 0520 	rsb	r5, r4, #32
20007aa0:	fa00 f305 	lsl.w	r3, r0, r5
20007aa4:	fa20 f004 	lsr.w	r0, r0, r4
20007aa8:	fa01 f205 	lsl.w	r2, r1, r5
20007aac:	ea40 0002 	orr.w	r0, r0, r2
20007ab0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20007ab4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007ab8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20007abc:	fa21 f604 	lsr.w	r6, r1, r4
20007ac0:	eb42 0106 	adc.w	r1, r2, r6
20007ac4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20007ac8:	bf08      	it	eq
20007aca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20007ace:	bd70      	pop	{r4, r5, r6, pc}
20007ad0:	f1c4 040c 	rsb	r4, r4, #12
20007ad4:	f1c4 0520 	rsb	r5, r4, #32
20007ad8:	fa00 f304 	lsl.w	r3, r0, r4
20007adc:	fa20 f005 	lsr.w	r0, r0, r5
20007ae0:	fa01 f204 	lsl.w	r2, r1, r4
20007ae4:	ea40 0002 	orr.w	r0, r0, r2
20007ae8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007aec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20007af0:	f141 0100 	adc.w	r1, r1, #0
20007af4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20007af8:	bf08      	it	eq
20007afa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20007afe:	bd70      	pop	{r4, r5, r6, pc}
20007b00:	f1c4 0520 	rsb	r5, r4, #32
20007b04:	fa00 f205 	lsl.w	r2, r0, r5
20007b08:	ea4e 0e02 	orr.w	lr, lr, r2
20007b0c:	fa20 f304 	lsr.w	r3, r0, r4
20007b10:	fa01 f205 	lsl.w	r2, r1, r5
20007b14:	ea43 0302 	orr.w	r3, r3, r2
20007b18:	fa21 f004 	lsr.w	r0, r1, r4
20007b1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007b20:	fa21 f204 	lsr.w	r2, r1, r4
20007b24:	ea20 0002 	bic.w	r0, r0, r2
20007b28:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20007b2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20007b30:	bf08      	it	eq
20007b32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20007b36:	bd70      	pop	{r4, r5, r6, pc}
20007b38:	f094 0f00 	teq	r4, #0
20007b3c:	d10f      	bne.n	20007b5e <__aeabi_dmul+0x1c2>
20007b3e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20007b42:	0040      	lsls	r0, r0, #1
20007b44:	eb41 0101 	adc.w	r1, r1, r1
20007b48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007b4c:	bf08      	it	eq
20007b4e:	3c01      	subeq	r4, #1
20007b50:	d0f7      	beq.n	20007b42 <__aeabi_dmul+0x1a6>
20007b52:	ea41 0106 	orr.w	r1, r1, r6
20007b56:	f095 0f00 	teq	r5, #0
20007b5a:	bf18      	it	ne
20007b5c:	4770      	bxne	lr
20007b5e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20007b62:	0052      	lsls	r2, r2, #1
20007b64:	eb43 0303 	adc.w	r3, r3, r3
20007b68:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20007b6c:	bf08      	it	eq
20007b6e:	3d01      	subeq	r5, #1
20007b70:	d0f7      	beq.n	20007b62 <__aeabi_dmul+0x1c6>
20007b72:	ea43 0306 	orr.w	r3, r3, r6
20007b76:	4770      	bx	lr
20007b78:	ea94 0f0c 	teq	r4, ip
20007b7c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20007b80:	bf18      	it	ne
20007b82:	ea95 0f0c 	teqne	r5, ip
20007b86:	d00c      	beq.n	20007ba2 <__aeabi_dmul+0x206>
20007b88:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20007b8c:	bf18      	it	ne
20007b8e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007b92:	d1d1      	bne.n	20007b38 <__aeabi_dmul+0x19c>
20007b94:	ea81 0103 	eor.w	r1, r1, r3
20007b98:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007b9c:	f04f 0000 	mov.w	r0, #0
20007ba0:	bd70      	pop	{r4, r5, r6, pc}
20007ba2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20007ba6:	bf06      	itte	eq
20007ba8:	4610      	moveq	r0, r2
20007baa:	4619      	moveq	r1, r3
20007bac:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007bb0:	d019      	beq.n	20007be6 <__aeabi_dmul+0x24a>
20007bb2:	ea94 0f0c 	teq	r4, ip
20007bb6:	d102      	bne.n	20007bbe <__aeabi_dmul+0x222>
20007bb8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20007bbc:	d113      	bne.n	20007be6 <__aeabi_dmul+0x24a>
20007bbe:	ea95 0f0c 	teq	r5, ip
20007bc2:	d105      	bne.n	20007bd0 <__aeabi_dmul+0x234>
20007bc4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20007bc8:	bf1c      	itt	ne
20007bca:	4610      	movne	r0, r2
20007bcc:	4619      	movne	r1, r3
20007bce:	d10a      	bne.n	20007be6 <__aeabi_dmul+0x24a>
20007bd0:	ea81 0103 	eor.w	r1, r1, r3
20007bd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007bd8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20007bdc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20007be0:	f04f 0000 	mov.w	r0, #0
20007be4:	bd70      	pop	{r4, r5, r6, pc}
20007be6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20007bea:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20007bee:	bd70      	pop	{r4, r5, r6, pc}

20007bf0 <__aeabi_ddiv>:
20007bf0:	b570      	push	{r4, r5, r6, lr}
20007bf2:	f04f 0cff 	mov.w	ip, #255	; 0xff
20007bf6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20007bfa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20007bfe:	bf1d      	ittte	ne
20007c00:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20007c04:	ea94 0f0c 	teqne	r4, ip
20007c08:	ea95 0f0c 	teqne	r5, ip
20007c0c:	f000 f8a7 	bleq	20007d5e <__aeabi_ddiv+0x16e>
20007c10:	eba4 0405 	sub.w	r4, r4, r5
20007c14:	ea81 0e03 	eor.w	lr, r1, r3
20007c18:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20007c1c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20007c20:	f000 8088 	beq.w	20007d34 <__aeabi_ddiv+0x144>
20007c24:	ea4f 3303 	mov.w	r3, r3, lsl #12
20007c28:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20007c2c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20007c30:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20007c34:	ea4f 2202 	mov.w	r2, r2, lsl #8
20007c38:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20007c3c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20007c40:	ea4f 2600 	mov.w	r6, r0, lsl #8
20007c44:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20007c48:	429d      	cmp	r5, r3
20007c4a:	bf08      	it	eq
20007c4c:	4296      	cmpeq	r6, r2
20007c4e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20007c52:	f504 7440 	add.w	r4, r4, #768	; 0x300
20007c56:	d202      	bcs.n	20007c5e <__aeabi_ddiv+0x6e>
20007c58:	085b      	lsrs	r3, r3, #1
20007c5a:	ea4f 0232 	mov.w	r2, r2, rrx
20007c5e:	1ab6      	subs	r6, r6, r2
20007c60:	eb65 0503 	sbc.w	r5, r5, r3
20007c64:	085b      	lsrs	r3, r3, #1
20007c66:	ea4f 0232 	mov.w	r2, r2, rrx
20007c6a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20007c6e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20007c72:	ebb6 0e02 	subs.w	lr, r6, r2
20007c76:	eb75 0e03 	sbcs.w	lr, r5, r3
20007c7a:	bf22      	ittt	cs
20007c7c:	1ab6      	subcs	r6, r6, r2
20007c7e:	4675      	movcs	r5, lr
20007c80:	ea40 000c 	orrcs.w	r0, r0, ip
20007c84:	085b      	lsrs	r3, r3, #1
20007c86:	ea4f 0232 	mov.w	r2, r2, rrx
20007c8a:	ebb6 0e02 	subs.w	lr, r6, r2
20007c8e:	eb75 0e03 	sbcs.w	lr, r5, r3
20007c92:	bf22      	ittt	cs
20007c94:	1ab6      	subcs	r6, r6, r2
20007c96:	4675      	movcs	r5, lr
20007c98:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20007c9c:	085b      	lsrs	r3, r3, #1
20007c9e:	ea4f 0232 	mov.w	r2, r2, rrx
20007ca2:	ebb6 0e02 	subs.w	lr, r6, r2
20007ca6:	eb75 0e03 	sbcs.w	lr, r5, r3
20007caa:	bf22      	ittt	cs
20007cac:	1ab6      	subcs	r6, r6, r2
20007cae:	4675      	movcs	r5, lr
20007cb0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20007cb4:	085b      	lsrs	r3, r3, #1
20007cb6:	ea4f 0232 	mov.w	r2, r2, rrx
20007cba:	ebb6 0e02 	subs.w	lr, r6, r2
20007cbe:	eb75 0e03 	sbcs.w	lr, r5, r3
20007cc2:	bf22      	ittt	cs
20007cc4:	1ab6      	subcs	r6, r6, r2
20007cc6:	4675      	movcs	r5, lr
20007cc8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20007ccc:	ea55 0e06 	orrs.w	lr, r5, r6
20007cd0:	d018      	beq.n	20007d04 <__aeabi_ddiv+0x114>
20007cd2:	ea4f 1505 	mov.w	r5, r5, lsl #4
20007cd6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20007cda:	ea4f 1606 	mov.w	r6, r6, lsl #4
20007cde:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20007ce2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20007ce6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20007cea:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20007cee:	d1c0      	bne.n	20007c72 <__aeabi_ddiv+0x82>
20007cf0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007cf4:	d10b      	bne.n	20007d0e <__aeabi_ddiv+0x11e>
20007cf6:	ea41 0100 	orr.w	r1, r1, r0
20007cfa:	f04f 0000 	mov.w	r0, #0
20007cfe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20007d02:	e7b6      	b.n	20007c72 <__aeabi_ddiv+0x82>
20007d04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007d08:	bf04      	itt	eq
20007d0a:	4301      	orreq	r1, r0
20007d0c:	2000      	moveq	r0, #0
20007d0e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20007d12:	bf88      	it	hi
20007d14:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20007d18:	f63f aeaf 	bhi.w	20007a7a <__aeabi_dmul+0xde>
20007d1c:	ebb5 0c03 	subs.w	ip, r5, r3
20007d20:	bf04      	itt	eq
20007d22:	ebb6 0c02 	subseq.w	ip, r6, r2
20007d26:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20007d2a:	f150 0000 	adcs.w	r0, r0, #0
20007d2e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20007d32:	bd70      	pop	{r4, r5, r6, pc}
20007d34:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20007d38:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20007d3c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20007d40:	bfc2      	ittt	gt
20007d42:	ebd4 050c 	rsbsgt	r5, r4, ip
20007d46:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20007d4a:	bd70      	popgt	{r4, r5, r6, pc}
20007d4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20007d50:	f04f 0e00 	mov.w	lr, #0
20007d54:	3c01      	subs	r4, #1
20007d56:	e690      	b.n	20007a7a <__aeabi_dmul+0xde>
20007d58:	ea45 0e06 	orr.w	lr, r5, r6
20007d5c:	e68d      	b.n	20007a7a <__aeabi_dmul+0xde>
20007d5e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20007d62:	ea94 0f0c 	teq	r4, ip
20007d66:	bf08      	it	eq
20007d68:	ea95 0f0c 	teqeq	r5, ip
20007d6c:	f43f af3b 	beq.w	20007be6 <__aeabi_dmul+0x24a>
20007d70:	ea94 0f0c 	teq	r4, ip
20007d74:	d10a      	bne.n	20007d8c <__aeabi_ddiv+0x19c>
20007d76:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20007d7a:	f47f af34 	bne.w	20007be6 <__aeabi_dmul+0x24a>
20007d7e:	ea95 0f0c 	teq	r5, ip
20007d82:	f47f af25 	bne.w	20007bd0 <__aeabi_dmul+0x234>
20007d86:	4610      	mov	r0, r2
20007d88:	4619      	mov	r1, r3
20007d8a:	e72c      	b.n	20007be6 <__aeabi_dmul+0x24a>
20007d8c:	ea95 0f0c 	teq	r5, ip
20007d90:	d106      	bne.n	20007da0 <__aeabi_ddiv+0x1b0>
20007d92:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20007d96:	f43f aefd 	beq.w	20007b94 <__aeabi_dmul+0x1f8>
20007d9a:	4610      	mov	r0, r2
20007d9c:	4619      	mov	r1, r3
20007d9e:	e722      	b.n	20007be6 <__aeabi_dmul+0x24a>
20007da0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20007da4:	bf18      	it	ne
20007da6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007daa:	f47f aec5 	bne.w	20007b38 <__aeabi_dmul+0x19c>
20007dae:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20007db2:	f47f af0d 	bne.w	20007bd0 <__aeabi_dmul+0x234>
20007db6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20007dba:	f47f aeeb 	bne.w	20007b94 <__aeabi_dmul+0x1f8>
20007dbe:	e712      	b.n	20007be6 <__aeabi_dmul+0x24a>

20007dc0 <__gedf2>:
20007dc0:	f04f 3cff 	mov.w	ip, #4294967295
20007dc4:	e006      	b.n	20007dd4 <__cmpdf2+0x4>
20007dc6:	bf00      	nop

20007dc8 <__ledf2>:
20007dc8:	f04f 0c01 	mov.w	ip, #1
20007dcc:	e002      	b.n	20007dd4 <__cmpdf2+0x4>
20007dce:	bf00      	nop

20007dd0 <__cmpdf2>:
20007dd0:	f04f 0c01 	mov.w	ip, #1
20007dd4:	f84d cd04 	str.w	ip, [sp, #-4]!
20007dd8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20007ddc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007de0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20007de4:	bf18      	it	ne
20007de6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20007dea:	d01b      	beq.n	20007e24 <__cmpdf2+0x54>
20007dec:	b001      	add	sp, #4
20007dee:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20007df2:	bf0c      	ite	eq
20007df4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20007df8:	ea91 0f03 	teqne	r1, r3
20007dfc:	bf02      	ittt	eq
20007dfe:	ea90 0f02 	teqeq	r0, r2
20007e02:	2000      	moveq	r0, #0
20007e04:	4770      	bxeq	lr
20007e06:	f110 0f00 	cmn.w	r0, #0
20007e0a:	ea91 0f03 	teq	r1, r3
20007e0e:	bf58      	it	pl
20007e10:	4299      	cmppl	r1, r3
20007e12:	bf08      	it	eq
20007e14:	4290      	cmpeq	r0, r2
20007e16:	bf2c      	ite	cs
20007e18:	17d8      	asrcs	r0, r3, #31
20007e1a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20007e1e:	f040 0001 	orr.w	r0, r0, #1
20007e22:	4770      	bx	lr
20007e24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20007e28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007e2c:	d102      	bne.n	20007e34 <__cmpdf2+0x64>
20007e2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20007e32:	d107      	bne.n	20007e44 <__cmpdf2+0x74>
20007e34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20007e38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007e3c:	d1d6      	bne.n	20007dec <__cmpdf2+0x1c>
20007e3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20007e42:	d0d3      	beq.n	20007dec <__cmpdf2+0x1c>
20007e44:	f85d 0b04 	ldr.w	r0, [sp], #4
20007e48:	4770      	bx	lr
20007e4a:	bf00      	nop

20007e4c <__aeabi_cdrcmple>:
20007e4c:	4684      	mov	ip, r0
20007e4e:	4610      	mov	r0, r2
20007e50:	4662      	mov	r2, ip
20007e52:	468c      	mov	ip, r1
20007e54:	4619      	mov	r1, r3
20007e56:	4663      	mov	r3, ip
20007e58:	e000      	b.n	20007e5c <__aeabi_cdcmpeq>
20007e5a:	bf00      	nop

20007e5c <__aeabi_cdcmpeq>:
20007e5c:	b501      	push	{r0, lr}
20007e5e:	f7ff ffb7 	bl	20007dd0 <__cmpdf2>
20007e62:	2800      	cmp	r0, #0
20007e64:	bf48      	it	mi
20007e66:	f110 0f00 	cmnmi.w	r0, #0
20007e6a:	bd01      	pop	{r0, pc}

20007e6c <__aeabi_dcmpeq>:
20007e6c:	f84d ed08 	str.w	lr, [sp, #-8]!
20007e70:	f7ff fff4 	bl	20007e5c <__aeabi_cdcmpeq>
20007e74:	bf0c      	ite	eq
20007e76:	2001      	moveq	r0, #1
20007e78:	2000      	movne	r0, #0
20007e7a:	f85d fb08 	ldr.w	pc, [sp], #8
20007e7e:	bf00      	nop

20007e80 <__aeabi_dcmplt>:
20007e80:	f84d ed08 	str.w	lr, [sp, #-8]!
20007e84:	f7ff ffea 	bl	20007e5c <__aeabi_cdcmpeq>
20007e88:	bf34      	ite	cc
20007e8a:	2001      	movcc	r0, #1
20007e8c:	2000      	movcs	r0, #0
20007e8e:	f85d fb08 	ldr.w	pc, [sp], #8
20007e92:	bf00      	nop

20007e94 <__aeabi_dcmple>:
20007e94:	f84d ed08 	str.w	lr, [sp, #-8]!
20007e98:	f7ff ffe0 	bl	20007e5c <__aeabi_cdcmpeq>
20007e9c:	bf94      	ite	ls
20007e9e:	2001      	movls	r0, #1
20007ea0:	2000      	movhi	r0, #0
20007ea2:	f85d fb08 	ldr.w	pc, [sp], #8
20007ea6:	bf00      	nop

20007ea8 <__aeabi_dcmpge>:
20007ea8:	f84d ed08 	str.w	lr, [sp, #-8]!
20007eac:	f7ff ffce 	bl	20007e4c <__aeabi_cdrcmple>
20007eb0:	bf94      	ite	ls
20007eb2:	2001      	movls	r0, #1
20007eb4:	2000      	movhi	r0, #0
20007eb6:	f85d fb08 	ldr.w	pc, [sp], #8
20007eba:	bf00      	nop

20007ebc <__aeabi_dcmpgt>:
20007ebc:	f84d ed08 	str.w	lr, [sp, #-8]!
20007ec0:	f7ff ffc4 	bl	20007e4c <__aeabi_cdrcmple>
20007ec4:	bf34      	ite	cc
20007ec6:	2001      	movcc	r0, #1
20007ec8:	2000      	movcs	r0, #0
20007eca:	f85d fb08 	ldr.w	pc, [sp], #8
20007ece:	bf00      	nop

20007ed0 <__aeabi_d2iz>:
20007ed0:	ea4f 0241 	mov.w	r2, r1, lsl #1
20007ed4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20007ed8:	d215      	bcs.n	20007f06 <__aeabi_d2iz+0x36>
20007eda:	d511      	bpl.n	20007f00 <__aeabi_d2iz+0x30>
20007edc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20007ee0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20007ee4:	d912      	bls.n	20007f0c <__aeabi_d2iz+0x3c>
20007ee6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20007eea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20007eee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20007ef2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007ef6:	fa23 f002 	lsr.w	r0, r3, r2
20007efa:	bf18      	it	ne
20007efc:	4240      	negne	r0, r0
20007efe:	4770      	bx	lr
20007f00:	f04f 0000 	mov.w	r0, #0
20007f04:	4770      	bx	lr
20007f06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20007f0a:	d105      	bne.n	20007f18 <__aeabi_d2iz+0x48>
20007f0c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20007f10:	bf08      	it	eq
20007f12:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20007f16:	4770      	bx	lr
20007f18:	f04f 0000 	mov.w	r0, #0
20007f1c:	4770      	bx	lr
20007f1e:	bf00      	nop

20007f20 <__aeabi_uldivmod>:
20007f20:	b94b      	cbnz	r3, 20007f36 <__aeabi_uldivmod+0x16>
20007f22:	b942      	cbnz	r2, 20007f36 <__aeabi_uldivmod+0x16>
20007f24:	2900      	cmp	r1, #0
20007f26:	bf08      	it	eq
20007f28:	2800      	cmpeq	r0, #0
20007f2a:	d002      	beq.n	20007f32 <__aeabi_uldivmod+0x12>
20007f2c:	f04f 31ff 	mov.w	r1, #4294967295
20007f30:	4608      	mov	r0, r1
20007f32:	f7ff bb79 	b.w	20007628 <__aeabi_idiv0>
20007f36:	b082      	sub	sp, #8
20007f38:	46ec      	mov	ip, sp
20007f3a:	e92d 5000 	stmdb	sp!, {ip, lr}
20007f3e:	f000 f805 	bl	20007f4c <__gnu_uldivmod_helper>
20007f42:	f8dd e004 	ldr.w	lr, [sp, #4]
20007f46:	b002      	add	sp, #8
20007f48:	bc0c      	pop	{r2, r3}
20007f4a:	4770      	bx	lr

20007f4c <__gnu_uldivmod_helper>:
20007f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007f4e:	4614      	mov	r4, r2
20007f50:	461d      	mov	r5, r3
20007f52:	4606      	mov	r6, r0
20007f54:	460f      	mov	r7, r1
20007f56:	f000 f9d7 	bl	20008308 <__udivdi3>
20007f5a:	fb00 f505 	mul.w	r5, r0, r5
20007f5e:	fba0 2304 	umull	r2, r3, r0, r4
20007f62:	fb04 5401 	mla	r4, r4, r1, r5
20007f66:	18e3      	adds	r3, r4, r3
20007f68:	1ab6      	subs	r6, r6, r2
20007f6a:	eb67 0703 	sbc.w	r7, r7, r3
20007f6e:	9b06      	ldr	r3, [sp, #24]
20007f70:	e9c3 6700 	strd	r6, r7, [r3]
20007f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007f76:	bf00      	nop

20007f78 <__gnu_ldivmod_helper>:
20007f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007f7a:	4614      	mov	r4, r2
20007f7c:	461d      	mov	r5, r3
20007f7e:	4606      	mov	r6, r0
20007f80:	460f      	mov	r7, r1
20007f82:	f000 f80f 	bl	20007fa4 <__divdi3>
20007f86:	fb00 f505 	mul.w	r5, r0, r5
20007f8a:	fba0 2304 	umull	r2, r3, r0, r4
20007f8e:	fb04 5401 	mla	r4, r4, r1, r5
20007f92:	18e3      	adds	r3, r4, r3
20007f94:	1ab6      	subs	r6, r6, r2
20007f96:	eb67 0703 	sbc.w	r7, r7, r3
20007f9a:	9b06      	ldr	r3, [sp, #24]
20007f9c:	e9c3 6700 	strd	r6, r7, [r3]
20007fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007fa2:	bf00      	nop

20007fa4 <__divdi3>:
20007fa4:	2900      	cmp	r1, #0
20007fa6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007faa:	b085      	sub	sp, #20
20007fac:	f2c0 80c8 	blt.w	20008140 <__divdi3+0x19c>
20007fb0:	2600      	movs	r6, #0
20007fb2:	2b00      	cmp	r3, #0
20007fb4:	f2c0 80bf 	blt.w	20008136 <__divdi3+0x192>
20007fb8:	4689      	mov	r9, r1
20007fba:	4614      	mov	r4, r2
20007fbc:	4605      	mov	r5, r0
20007fbe:	469b      	mov	fp, r3
20007fc0:	2b00      	cmp	r3, #0
20007fc2:	d14a      	bne.n	2000805a <__divdi3+0xb6>
20007fc4:	428a      	cmp	r2, r1
20007fc6:	d957      	bls.n	20008078 <__divdi3+0xd4>
20007fc8:	fab2 f382 	clz	r3, r2
20007fcc:	b153      	cbz	r3, 20007fe4 <__divdi3+0x40>
20007fce:	f1c3 0020 	rsb	r0, r3, #32
20007fd2:	fa01 f903 	lsl.w	r9, r1, r3
20007fd6:	fa25 f800 	lsr.w	r8, r5, r0
20007fda:	fa12 f403 	lsls.w	r4, r2, r3
20007fde:	409d      	lsls	r5, r3
20007fe0:	ea48 0909 	orr.w	r9, r8, r9
20007fe4:	0c27      	lsrs	r7, r4, #16
20007fe6:	4648      	mov	r0, r9
20007fe8:	4639      	mov	r1, r7
20007fea:	fa1f fb84 	uxth.w	fp, r4
20007fee:	f7ff f9df 	bl	200073b0 <__aeabi_uidiv>
20007ff2:	4639      	mov	r1, r7
20007ff4:	4682      	mov	sl, r0
20007ff6:	4648      	mov	r0, r9
20007ff8:	f7ff fb08 	bl	2000760c <__aeabi_uidivmod>
20007ffc:	0c2a      	lsrs	r2, r5, #16
20007ffe:	fb0b f30a 	mul.w	r3, fp, sl
20008002:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20008006:	454b      	cmp	r3, r9
20008008:	d909      	bls.n	2000801e <__divdi3+0x7a>
2000800a:	eb19 0904 	adds.w	r9, r9, r4
2000800e:	f10a 3aff 	add.w	sl, sl, #4294967295
20008012:	d204      	bcs.n	2000801e <__divdi3+0x7a>
20008014:	454b      	cmp	r3, r9
20008016:	bf84      	itt	hi
20008018:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000801c:	44a1      	addhi	r9, r4
2000801e:	ebc3 0909 	rsb	r9, r3, r9
20008022:	4639      	mov	r1, r7
20008024:	4648      	mov	r0, r9
20008026:	b2ad      	uxth	r5, r5
20008028:	f7ff f9c2 	bl	200073b0 <__aeabi_uidiv>
2000802c:	4639      	mov	r1, r7
2000802e:	4680      	mov	r8, r0
20008030:	4648      	mov	r0, r9
20008032:	f7ff faeb 	bl	2000760c <__aeabi_uidivmod>
20008036:	fb0b fb08 	mul.w	fp, fp, r8
2000803a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000803e:	45ab      	cmp	fp, r5
20008040:	d907      	bls.n	20008052 <__divdi3+0xae>
20008042:	192d      	adds	r5, r5, r4
20008044:	f108 38ff 	add.w	r8, r8, #4294967295
20008048:	d203      	bcs.n	20008052 <__divdi3+0xae>
2000804a:	45ab      	cmp	fp, r5
2000804c:	bf88      	it	hi
2000804e:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008052:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008056:	2700      	movs	r7, #0
20008058:	e003      	b.n	20008062 <__divdi3+0xbe>
2000805a:	428b      	cmp	r3, r1
2000805c:	d957      	bls.n	2000810e <__divdi3+0x16a>
2000805e:	2700      	movs	r7, #0
20008060:	46b8      	mov	r8, r7
20008062:	4642      	mov	r2, r8
20008064:	463b      	mov	r3, r7
20008066:	b116      	cbz	r6, 2000806e <__divdi3+0xca>
20008068:	4252      	negs	r2, r2
2000806a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000806e:	4619      	mov	r1, r3
20008070:	4610      	mov	r0, r2
20008072:	b005      	add	sp, #20
20008074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008078:	b922      	cbnz	r2, 20008084 <__divdi3+0xe0>
2000807a:	4611      	mov	r1, r2
2000807c:	2001      	movs	r0, #1
2000807e:	f7ff f997 	bl	200073b0 <__aeabi_uidiv>
20008082:	4604      	mov	r4, r0
20008084:	fab4 f884 	clz	r8, r4
20008088:	f1b8 0f00 	cmp.w	r8, #0
2000808c:	d15e      	bne.n	2000814c <__divdi3+0x1a8>
2000808e:	ebc4 0809 	rsb	r8, r4, r9
20008092:	0c27      	lsrs	r7, r4, #16
20008094:	fa1f f984 	uxth.w	r9, r4
20008098:	2101      	movs	r1, #1
2000809a:	9102      	str	r1, [sp, #8]
2000809c:	4639      	mov	r1, r7
2000809e:	4640      	mov	r0, r8
200080a0:	f7ff f986 	bl	200073b0 <__aeabi_uidiv>
200080a4:	4639      	mov	r1, r7
200080a6:	4682      	mov	sl, r0
200080a8:	4640      	mov	r0, r8
200080aa:	f7ff faaf 	bl	2000760c <__aeabi_uidivmod>
200080ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
200080b2:	fb09 f30a 	mul.w	r3, r9, sl
200080b6:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
200080ba:	455b      	cmp	r3, fp
200080bc:	d909      	bls.n	200080d2 <__divdi3+0x12e>
200080be:	eb1b 0b04 	adds.w	fp, fp, r4
200080c2:	f10a 3aff 	add.w	sl, sl, #4294967295
200080c6:	d204      	bcs.n	200080d2 <__divdi3+0x12e>
200080c8:	455b      	cmp	r3, fp
200080ca:	bf84      	itt	hi
200080cc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200080d0:	44a3      	addhi	fp, r4
200080d2:	ebc3 0b0b 	rsb	fp, r3, fp
200080d6:	4639      	mov	r1, r7
200080d8:	4658      	mov	r0, fp
200080da:	b2ad      	uxth	r5, r5
200080dc:	f7ff f968 	bl	200073b0 <__aeabi_uidiv>
200080e0:	4639      	mov	r1, r7
200080e2:	4680      	mov	r8, r0
200080e4:	4658      	mov	r0, fp
200080e6:	f7ff fa91 	bl	2000760c <__aeabi_uidivmod>
200080ea:	fb09 f908 	mul.w	r9, r9, r8
200080ee:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200080f2:	45a9      	cmp	r9, r5
200080f4:	d907      	bls.n	20008106 <__divdi3+0x162>
200080f6:	192d      	adds	r5, r5, r4
200080f8:	f108 38ff 	add.w	r8, r8, #4294967295
200080fc:	d203      	bcs.n	20008106 <__divdi3+0x162>
200080fe:	45a9      	cmp	r9, r5
20008100:	bf88      	it	hi
20008102:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008106:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000810a:	9f02      	ldr	r7, [sp, #8]
2000810c:	e7a9      	b.n	20008062 <__divdi3+0xbe>
2000810e:	fab3 f783 	clz	r7, r3
20008112:	2f00      	cmp	r7, #0
20008114:	d168      	bne.n	200081e8 <__divdi3+0x244>
20008116:	428b      	cmp	r3, r1
20008118:	bf2c      	ite	cs
2000811a:	f04f 0900 	movcs.w	r9, #0
2000811e:	f04f 0901 	movcc.w	r9, #1
20008122:	4282      	cmp	r2, r0
20008124:	bf8c      	ite	hi
20008126:	464c      	movhi	r4, r9
20008128:	f049 0401 	orrls.w	r4, r9, #1
2000812c:	2c00      	cmp	r4, #0
2000812e:	d096      	beq.n	2000805e <__divdi3+0xba>
20008130:	f04f 0801 	mov.w	r8, #1
20008134:	e795      	b.n	20008062 <__divdi3+0xbe>
20008136:	4252      	negs	r2, r2
20008138:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000813c:	43f6      	mvns	r6, r6
2000813e:	e73b      	b.n	20007fb8 <__divdi3+0x14>
20008140:	4240      	negs	r0, r0
20008142:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008146:	f04f 36ff 	mov.w	r6, #4294967295
2000814a:	e732      	b.n	20007fb2 <__divdi3+0xe>
2000814c:	fa04 f408 	lsl.w	r4, r4, r8
20008150:	f1c8 0720 	rsb	r7, r8, #32
20008154:	fa35 f307 	lsrs.w	r3, r5, r7
20008158:	fa29 fa07 	lsr.w	sl, r9, r7
2000815c:	0c27      	lsrs	r7, r4, #16
2000815e:	fa09 fb08 	lsl.w	fp, r9, r8
20008162:	4639      	mov	r1, r7
20008164:	4650      	mov	r0, sl
20008166:	ea43 020b 	orr.w	r2, r3, fp
2000816a:	9202      	str	r2, [sp, #8]
2000816c:	f7ff f920 	bl	200073b0 <__aeabi_uidiv>
20008170:	4639      	mov	r1, r7
20008172:	fa1f f984 	uxth.w	r9, r4
20008176:	4683      	mov	fp, r0
20008178:	4650      	mov	r0, sl
2000817a:	f7ff fa47 	bl	2000760c <__aeabi_uidivmod>
2000817e:	9802      	ldr	r0, [sp, #8]
20008180:	fb09 f20b 	mul.w	r2, r9, fp
20008184:	0c03      	lsrs	r3, r0, #16
20008186:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000818a:	429a      	cmp	r2, r3
2000818c:	d904      	bls.n	20008198 <__divdi3+0x1f4>
2000818e:	191b      	adds	r3, r3, r4
20008190:	f10b 3bff 	add.w	fp, fp, #4294967295
20008194:	f0c0 80b1 	bcc.w	200082fa <__divdi3+0x356>
20008198:	1a9b      	subs	r3, r3, r2
2000819a:	4639      	mov	r1, r7
2000819c:	4618      	mov	r0, r3
2000819e:	9301      	str	r3, [sp, #4]
200081a0:	f7ff f906 	bl	200073b0 <__aeabi_uidiv>
200081a4:	9901      	ldr	r1, [sp, #4]
200081a6:	4682      	mov	sl, r0
200081a8:	4608      	mov	r0, r1
200081aa:	4639      	mov	r1, r7
200081ac:	f7ff fa2e 	bl	2000760c <__aeabi_uidivmod>
200081b0:	f8dd c008 	ldr.w	ip, [sp, #8]
200081b4:	fb09 f30a 	mul.w	r3, r9, sl
200081b8:	fa1f f08c 	uxth.w	r0, ip
200081bc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
200081c0:	4293      	cmp	r3, r2
200081c2:	d908      	bls.n	200081d6 <__divdi3+0x232>
200081c4:	1912      	adds	r2, r2, r4
200081c6:	f10a 3aff 	add.w	sl, sl, #4294967295
200081ca:	d204      	bcs.n	200081d6 <__divdi3+0x232>
200081cc:	4293      	cmp	r3, r2
200081ce:	bf84      	itt	hi
200081d0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200081d4:	1912      	addhi	r2, r2, r4
200081d6:	fa05 f508 	lsl.w	r5, r5, r8
200081da:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
200081de:	ebc3 0802 	rsb	r8, r3, r2
200081e2:	f8cd e008 	str.w	lr, [sp, #8]
200081e6:	e759      	b.n	2000809c <__divdi3+0xf8>
200081e8:	f1c7 0020 	rsb	r0, r7, #32
200081ec:	fa03 fa07 	lsl.w	sl, r3, r7
200081f0:	40c2      	lsrs	r2, r0
200081f2:	fa35 f300 	lsrs.w	r3, r5, r0
200081f6:	ea42 0b0a 	orr.w	fp, r2, sl
200081fa:	fa21 f800 	lsr.w	r8, r1, r0
200081fe:	fa01 f907 	lsl.w	r9, r1, r7
20008202:	4640      	mov	r0, r8
20008204:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20008208:	ea43 0109 	orr.w	r1, r3, r9
2000820c:	9102      	str	r1, [sp, #8]
2000820e:	4651      	mov	r1, sl
20008210:	fa1f f28b 	uxth.w	r2, fp
20008214:	9203      	str	r2, [sp, #12]
20008216:	f7ff f8cb 	bl	200073b0 <__aeabi_uidiv>
2000821a:	4651      	mov	r1, sl
2000821c:	4681      	mov	r9, r0
2000821e:	4640      	mov	r0, r8
20008220:	f7ff f9f4 	bl	2000760c <__aeabi_uidivmod>
20008224:	9b03      	ldr	r3, [sp, #12]
20008226:	f8dd c008 	ldr.w	ip, [sp, #8]
2000822a:	fb03 f209 	mul.w	r2, r3, r9
2000822e:	ea4f 401c 	mov.w	r0, ip, lsr #16
20008232:	fa14 f307 	lsls.w	r3, r4, r7
20008236:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000823a:	42a2      	cmp	r2, r4
2000823c:	d904      	bls.n	20008248 <__divdi3+0x2a4>
2000823e:	eb14 040b 	adds.w	r4, r4, fp
20008242:	f109 39ff 	add.w	r9, r9, #4294967295
20008246:	d352      	bcc.n	200082ee <__divdi3+0x34a>
20008248:	1aa4      	subs	r4, r4, r2
2000824a:	4651      	mov	r1, sl
2000824c:	4620      	mov	r0, r4
2000824e:	9301      	str	r3, [sp, #4]
20008250:	f7ff f8ae 	bl	200073b0 <__aeabi_uidiv>
20008254:	4651      	mov	r1, sl
20008256:	4680      	mov	r8, r0
20008258:	4620      	mov	r0, r4
2000825a:	f7ff f9d7 	bl	2000760c <__aeabi_uidivmod>
2000825e:	9803      	ldr	r0, [sp, #12]
20008260:	f8dd c008 	ldr.w	ip, [sp, #8]
20008264:	fb00 f208 	mul.w	r2, r0, r8
20008268:	fa1f f38c 	uxth.w	r3, ip
2000826c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20008270:	9b01      	ldr	r3, [sp, #4]
20008272:	4282      	cmp	r2, r0
20008274:	d904      	bls.n	20008280 <__divdi3+0x2dc>
20008276:	eb10 000b 	adds.w	r0, r0, fp
2000827a:	f108 38ff 	add.w	r8, r8, #4294967295
2000827e:	d330      	bcc.n	200082e2 <__divdi3+0x33e>
20008280:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20008284:	fa1f fc83 	uxth.w	ip, r3
20008288:	0c1b      	lsrs	r3, r3, #16
2000828a:	1a80      	subs	r0, r0, r2
2000828c:	fa1f fe88 	uxth.w	lr, r8
20008290:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20008294:	fb0c f90e 	mul.w	r9, ip, lr
20008298:	fb0c fc0a 	mul.w	ip, ip, sl
2000829c:	fb03 c10e 	mla	r1, r3, lr, ip
200082a0:	fb03 f20a 	mul.w	r2, r3, sl
200082a4:	eb01 4119 	add.w	r1, r1, r9, lsr #16
200082a8:	458c      	cmp	ip, r1
200082aa:	bf88      	it	hi
200082ac:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
200082b0:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
200082b4:	4570      	cmp	r0, lr
200082b6:	d310      	bcc.n	200082da <__divdi3+0x336>
200082b8:	fa1f f989 	uxth.w	r9, r9
200082bc:	fa05 f707 	lsl.w	r7, r5, r7
200082c0:	eb09 4001 	add.w	r0, r9, r1, lsl #16
200082c4:	bf14      	ite	ne
200082c6:	2200      	movne	r2, #0
200082c8:	2201      	moveq	r2, #1
200082ca:	4287      	cmp	r7, r0
200082cc:	bf2c      	ite	cs
200082ce:	2700      	movcs	r7, #0
200082d0:	f002 0701 	andcc.w	r7, r2, #1
200082d4:	2f00      	cmp	r7, #0
200082d6:	f43f aec4 	beq.w	20008062 <__divdi3+0xbe>
200082da:	f108 38ff 	add.w	r8, r8, #4294967295
200082de:	2700      	movs	r7, #0
200082e0:	e6bf      	b.n	20008062 <__divdi3+0xbe>
200082e2:	4282      	cmp	r2, r0
200082e4:	bf84      	itt	hi
200082e6:	4458      	addhi	r0, fp
200082e8:	f108 38ff 	addhi.w	r8, r8, #4294967295
200082ec:	e7c8      	b.n	20008280 <__divdi3+0x2dc>
200082ee:	42a2      	cmp	r2, r4
200082f0:	bf84      	itt	hi
200082f2:	f109 39ff 	addhi.w	r9, r9, #4294967295
200082f6:	445c      	addhi	r4, fp
200082f8:	e7a6      	b.n	20008248 <__divdi3+0x2a4>
200082fa:	429a      	cmp	r2, r3
200082fc:	bf84      	itt	hi
200082fe:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008302:	191b      	addhi	r3, r3, r4
20008304:	e748      	b.n	20008198 <__divdi3+0x1f4>
20008306:	bf00      	nop

20008308 <__udivdi3>:
20008308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000830c:	460c      	mov	r4, r1
2000830e:	b083      	sub	sp, #12
20008310:	4680      	mov	r8, r0
20008312:	4616      	mov	r6, r2
20008314:	4689      	mov	r9, r1
20008316:	461f      	mov	r7, r3
20008318:	4615      	mov	r5, r2
2000831a:	468a      	mov	sl, r1
2000831c:	2b00      	cmp	r3, #0
2000831e:	d14b      	bne.n	200083b8 <__udivdi3+0xb0>
20008320:	428a      	cmp	r2, r1
20008322:	d95c      	bls.n	200083de <__udivdi3+0xd6>
20008324:	fab2 f382 	clz	r3, r2
20008328:	b15b      	cbz	r3, 20008342 <__udivdi3+0x3a>
2000832a:	f1c3 0020 	rsb	r0, r3, #32
2000832e:	fa01 fa03 	lsl.w	sl, r1, r3
20008332:	fa28 f200 	lsr.w	r2, r8, r0
20008336:	fa16 f503 	lsls.w	r5, r6, r3
2000833a:	fa08 f803 	lsl.w	r8, r8, r3
2000833e:	ea42 0a0a 	orr.w	sl, r2, sl
20008342:	0c2e      	lsrs	r6, r5, #16
20008344:	4650      	mov	r0, sl
20008346:	4631      	mov	r1, r6
20008348:	b2af      	uxth	r7, r5
2000834a:	f7ff f831 	bl	200073b0 <__aeabi_uidiv>
2000834e:	4631      	mov	r1, r6
20008350:	ea4f 4418 	mov.w	r4, r8, lsr #16
20008354:	4681      	mov	r9, r0
20008356:	4650      	mov	r0, sl
20008358:	f7ff f958 	bl	2000760c <__aeabi_uidivmod>
2000835c:	fb07 f309 	mul.w	r3, r7, r9
20008360:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20008364:	4553      	cmp	r3, sl
20008366:	d909      	bls.n	2000837c <__udivdi3+0x74>
20008368:	eb1a 0a05 	adds.w	sl, sl, r5
2000836c:	f109 39ff 	add.w	r9, r9, #4294967295
20008370:	d204      	bcs.n	2000837c <__udivdi3+0x74>
20008372:	4553      	cmp	r3, sl
20008374:	bf84      	itt	hi
20008376:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000837a:	44aa      	addhi	sl, r5
2000837c:	ebc3 0a0a 	rsb	sl, r3, sl
20008380:	4631      	mov	r1, r6
20008382:	4650      	mov	r0, sl
20008384:	fa1f f888 	uxth.w	r8, r8
20008388:	f7ff f812 	bl	200073b0 <__aeabi_uidiv>
2000838c:	4631      	mov	r1, r6
2000838e:	4604      	mov	r4, r0
20008390:	4650      	mov	r0, sl
20008392:	f7ff f93b 	bl	2000760c <__aeabi_uidivmod>
20008396:	fb07 f704 	mul.w	r7, r7, r4
2000839a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000839e:	4547      	cmp	r7, r8
200083a0:	d906      	bls.n	200083b0 <__udivdi3+0xa8>
200083a2:	3c01      	subs	r4, #1
200083a4:	eb18 0805 	adds.w	r8, r8, r5
200083a8:	d202      	bcs.n	200083b0 <__udivdi3+0xa8>
200083aa:	4547      	cmp	r7, r8
200083ac:	bf88      	it	hi
200083ae:	3c01      	subhi	r4, #1
200083b0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200083b4:	2600      	movs	r6, #0
200083b6:	e05c      	b.n	20008472 <__udivdi3+0x16a>
200083b8:	428b      	cmp	r3, r1
200083ba:	d858      	bhi.n	2000846e <__udivdi3+0x166>
200083bc:	fab3 f683 	clz	r6, r3
200083c0:	2e00      	cmp	r6, #0
200083c2:	d15b      	bne.n	2000847c <__udivdi3+0x174>
200083c4:	428b      	cmp	r3, r1
200083c6:	bf2c      	ite	cs
200083c8:	2200      	movcs	r2, #0
200083ca:	2201      	movcc	r2, #1
200083cc:	4285      	cmp	r5, r0
200083ce:	bf8c      	ite	hi
200083d0:	4615      	movhi	r5, r2
200083d2:	f042 0501 	orrls.w	r5, r2, #1
200083d6:	2d00      	cmp	r5, #0
200083d8:	d049      	beq.n	2000846e <__udivdi3+0x166>
200083da:	2401      	movs	r4, #1
200083dc:	e049      	b.n	20008472 <__udivdi3+0x16a>
200083de:	b922      	cbnz	r2, 200083ea <__udivdi3+0xe2>
200083e0:	4611      	mov	r1, r2
200083e2:	2001      	movs	r0, #1
200083e4:	f7fe ffe4 	bl	200073b0 <__aeabi_uidiv>
200083e8:	4605      	mov	r5, r0
200083ea:	fab5 f685 	clz	r6, r5
200083ee:	2e00      	cmp	r6, #0
200083f0:	f040 80ba 	bne.w	20008568 <__udivdi3+0x260>
200083f4:	1b64      	subs	r4, r4, r5
200083f6:	0c2f      	lsrs	r7, r5, #16
200083f8:	fa1f fa85 	uxth.w	sl, r5
200083fc:	2601      	movs	r6, #1
200083fe:	4639      	mov	r1, r7
20008400:	4620      	mov	r0, r4
20008402:	f7fe ffd5 	bl	200073b0 <__aeabi_uidiv>
20008406:	4639      	mov	r1, r7
20008408:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000840c:	4681      	mov	r9, r0
2000840e:	4620      	mov	r0, r4
20008410:	f7ff f8fc 	bl	2000760c <__aeabi_uidivmod>
20008414:	fb0a f309 	mul.w	r3, sl, r9
20008418:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000841c:	455b      	cmp	r3, fp
2000841e:	d909      	bls.n	20008434 <__udivdi3+0x12c>
20008420:	eb1b 0b05 	adds.w	fp, fp, r5
20008424:	f109 39ff 	add.w	r9, r9, #4294967295
20008428:	d204      	bcs.n	20008434 <__udivdi3+0x12c>
2000842a:	455b      	cmp	r3, fp
2000842c:	bf84      	itt	hi
2000842e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008432:	44ab      	addhi	fp, r5
20008434:	ebc3 0b0b 	rsb	fp, r3, fp
20008438:	4639      	mov	r1, r7
2000843a:	4658      	mov	r0, fp
2000843c:	fa1f f888 	uxth.w	r8, r8
20008440:	f7fe ffb6 	bl	200073b0 <__aeabi_uidiv>
20008444:	4639      	mov	r1, r7
20008446:	4604      	mov	r4, r0
20008448:	4658      	mov	r0, fp
2000844a:	f7ff f8df 	bl	2000760c <__aeabi_uidivmod>
2000844e:	fb0a fa04 	mul.w	sl, sl, r4
20008452:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008456:	45c2      	cmp	sl, r8
20008458:	d906      	bls.n	20008468 <__udivdi3+0x160>
2000845a:	3c01      	subs	r4, #1
2000845c:	eb18 0805 	adds.w	r8, r8, r5
20008460:	d202      	bcs.n	20008468 <__udivdi3+0x160>
20008462:	45c2      	cmp	sl, r8
20008464:	bf88      	it	hi
20008466:	3c01      	subhi	r4, #1
20008468:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000846c:	e001      	b.n	20008472 <__udivdi3+0x16a>
2000846e:	2600      	movs	r6, #0
20008470:	4634      	mov	r4, r6
20008472:	4631      	mov	r1, r6
20008474:	4620      	mov	r0, r4
20008476:	b003      	add	sp, #12
20008478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000847c:	f1c6 0020 	rsb	r0, r6, #32
20008480:	40b3      	lsls	r3, r6
20008482:	fa32 f700 	lsrs.w	r7, r2, r0
20008486:	fa21 fb00 	lsr.w	fp, r1, r0
2000848a:	431f      	orrs	r7, r3
2000848c:	fa14 f206 	lsls.w	r2, r4, r6
20008490:	fa28 f100 	lsr.w	r1, r8, r0
20008494:	4658      	mov	r0, fp
20008496:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000849a:	4311      	orrs	r1, r2
2000849c:	9100      	str	r1, [sp, #0]
2000849e:	4651      	mov	r1, sl
200084a0:	b2bb      	uxth	r3, r7
200084a2:	9301      	str	r3, [sp, #4]
200084a4:	f7fe ff84 	bl	200073b0 <__aeabi_uidiv>
200084a8:	4651      	mov	r1, sl
200084aa:	40b5      	lsls	r5, r6
200084ac:	4681      	mov	r9, r0
200084ae:	4658      	mov	r0, fp
200084b0:	f7ff f8ac 	bl	2000760c <__aeabi_uidivmod>
200084b4:	9c01      	ldr	r4, [sp, #4]
200084b6:	9800      	ldr	r0, [sp, #0]
200084b8:	fb04 f309 	mul.w	r3, r4, r9
200084bc:	ea4f 4c10 	mov.w	ip, r0, lsr #16
200084c0:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
200084c4:	455b      	cmp	r3, fp
200084c6:	d905      	bls.n	200084d4 <__udivdi3+0x1cc>
200084c8:	eb1b 0b07 	adds.w	fp, fp, r7
200084cc:	f109 39ff 	add.w	r9, r9, #4294967295
200084d0:	f0c0 808e 	bcc.w	200085f0 <__udivdi3+0x2e8>
200084d4:	ebc3 0b0b 	rsb	fp, r3, fp
200084d8:	4651      	mov	r1, sl
200084da:	4658      	mov	r0, fp
200084dc:	f7fe ff68 	bl	200073b0 <__aeabi_uidiv>
200084e0:	4651      	mov	r1, sl
200084e2:	4604      	mov	r4, r0
200084e4:	4658      	mov	r0, fp
200084e6:	f7ff f891 	bl	2000760c <__aeabi_uidivmod>
200084ea:	9801      	ldr	r0, [sp, #4]
200084ec:	9a00      	ldr	r2, [sp, #0]
200084ee:	fb00 f304 	mul.w	r3, r0, r4
200084f2:	fa1f fc82 	uxth.w	ip, r2
200084f6:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
200084fa:	4293      	cmp	r3, r2
200084fc:	d906      	bls.n	2000850c <__udivdi3+0x204>
200084fe:	3c01      	subs	r4, #1
20008500:	19d2      	adds	r2, r2, r7
20008502:	d203      	bcs.n	2000850c <__udivdi3+0x204>
20008504:	4293      	cmp	r3, r2
20008506:	d901      	bls.n	2000850c <__udivdi3+0x204>
20008508:	19d2      	adds	r2, r2, r7
2000850a:	3c01      	subs	r4, #1
2000850c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008510:	b2a8      	uxth	r0, r5
20008512:	1ad2      	subs	r2, r2, r3
20008514:	0c2d      	lsrs	r5, r5, #16
20008516:	fa1f fc84 	uxth.w	ip, r4
2000851a:	0c23      	lsrs	r3, r4, #16
2000851c:	fb00 f70c 	mul.w	r7, r0, ip
20008520:	fb00 fe03 	mul.w	lr, r0, r3
20008524:	fb05 e10c 	mla	r1, r5, ip, lr
20008528:	fb05 f503 	mul.w	r5, r5, r3
2000852c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20008530:	458e      	cmp	lr, r1
20008532:	bf88      	it	hi
20008534:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20008538:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000853c:	42aa      	cmp	r2, r5
2000853e:	d310      	bcc.n	20008562 <__udivdi3+0x25a>
20008540:	b2bf      	uxth	r7, r7
20008542:	fa08 f606 	lsl.w	r6, r8, r6
20008546:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000854a:	bf14      	ite	ne
2000854c:	f04f 0e00 	movne.w	lr, #0
20008550:	f04f 0e01 	moveq.w	lr, #1
20008554:	4296      	cmp	r6, r2
20008556:	bf2c      	ite	cs
20008558:	2600      	movcs	r6, #0
2000855a:	f00e 0601 	andcc.w	r6, lr, #1
2000855e:	2e00      	cmp	r6, #0
20008560:	d087      	beq.n	20008472 <__udivdi3+0x16a>
20008562:	3c01      	subs	r4, #1
20008564:	2600      	movs	r6, #0
20008566:	e784      	b.n	20008472 <__udivdi3+0x16a>
20008568:	40b5      	lsls	r5, r6
2000856a:	f1c6 0120 	rsb	r1, r6, #32
2000856e:	fa24 f901 	lsr.w	r9, r4, r1
20008572:	fa28 f201 	lsr.w	r2, r8, r1
20008576:	0c2f      	lsrs	r7, r5, #16
20008578:	40b4      	lsls	r4, r6
2000857a:	4639      	mov	r1, r7
2000857c:	4648      	mov	r0, r9
2000857e:	4322      	orrs	r2, r4
20008580:	9200      	str	r2, [sp, #0]
20008582:	f7fe ff15 	bl	200073b0 <__aeabi_uidiv>
20008586:	4639      	mov	r1, r7
20008588:	fa1f fa85 	uxth.w	sl, r5
2000858c:	4683      	mov	fp, r0
2000858e:	4648      	mov	r0, r9
20008590:	f7ff f83c 	bl	2000760c <__aeabi_uidivmod>
20008594:	9b00      	ldr	r3, [sp, #0]
20008596:	0c1a      	lsrs	r2, r3, #16
20008598:	fb0a f30b 	mul.w	r3, sl, fp
2000859c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
200085a0:	42a3      	cmp	r3, r4
200085a2:	d903      	bls.n	200085ac <__udivdi3+0x2a4>
200085a4:	1964      	adds	r4, r4, r5
200085a6:	f10b 3bff 	add.w	fp, fp, #4294967295
200085aa:	d327      	bcc.n	200085fc <__udivdi3+0x2f4>
200085ac:	1ae4      	subs	r4, r4, r3
200085ae:	4639      	mov	r1, r7
200085b0:	4620      	mov	r0, r4
200085b2:	f7fe fefd 	bl	200073b0 <__aeabi_uidiv>
200085b6:	4639      	mov	r1, r7
200085b8:	4681      	mov	r9, r0
200085ba:	4620      	mov	r0, r4
200085bc:	f7ff f826 	bl	2000760c <__aeabi_uidivmod>
200085c0:	9800      	ldr	r0, [sp, #0]
200085c2:	fb0a f309 	mul.w	r3, sl, r9
200085c6:	fa1f fc80 	uxth.w	ip, r0
200085ca:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
200085ce:	42a3      	cmp	r3, r4
200085d0:	d908      	bls.n	200085e4 <__udivdi3+0x2dc>
200085d2:	1964      	adds	r4, r4, r5
200085d4:	f109 39ff 	add.w	r9, r9, #4294967295
200085d8:	d204      	bcs.n	200085e4 <__udivdi3+0x2dc>
200085da:	42a3      	cmp	r3, r4
200085dc:	bf84      	itt	hi
200085de:	f109 39ff 	addhi.w	r9, r9, #4294967295
200085e2:	1964      	addhi	r4, r4, r5
200085e4:	fa08 f806 	lsl.w	r8, r8, r6
200085e8:	1ae4      	subs	r4, r4, r3
200085ea:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
200085ee:	e706      	b.n	200083fe <__udivdi3+0xf6>
200085f0:	455b      	cmp	r3, fp
200085f2:	bf84      	itt	hi
200085f4:	f109 39ff 	addhi.w	r9, r9, #4294967295
200085f8:	44bb      	addhi	fp, r7
200085fa:	e76b      	b.n	200084d4 <__udivdi3+0x1cc>
200085fc:	42a3      	cmp	r3, r4
200085fe:	bf84      	itt	hi
20008600:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008604:	1964      	addhi	r4, r4, r5
20008606:	e7d1      	b.n	200085ac <__udivdi3+0x2a4>
20008608:	72617453 	.word	0x72617453
2000860c:	6e6f2074 	.word	0x6e6f2074
20008610:	776f6420 	.word	0x776f6420
20008614:	000a216e 	.word	0x000a216e
20008618:	30303030 	.word	0x30303030
2000861c:	30303030 	.word	0x30303030
20008620:	00000031 	.word	0x00000031
20008624:	30303130 	.word	0x30303130
20008628:	30303030 	.word	0x30303030
2000862c:	30303030 	.word	0x30303030
20008630:	31313030 	.word	0x31313030
20008634:	30303030 	.word	0x30303030
20008638:	31313030 	.word	0x31313030
2000863c:	00000031 	.word	0x00000031
20008640:	72617453 	.word	0x72617453
20008644:	25203a74 	.word	0x25203a74
20008648:	00090a75 	.word	0x00090a75
2000864c:	25203a59 	.word	0x25203a59
20008650:	00090a75 	.word	0x00090a75
20008654:	25203a58 	.word	0x25203a58
20008658:	00090a75 	.word	0x00090a75
2000865c:	25203a42 	.word	0x25203a42
20008660:	00090a75 	.word	0x00090a75
20008664:	25203a41 	.word	0x25203a41
20008668:	00090a75 	.word	0x00090a75
2000866c:	25203a4c 	.word	0x25203a4c
20008670:	3a522075 	.word	0x3a522075
20008674:	20752520 	.word	0x20752520
20008678:	25203a5a 	.word	0x25203a5a
2000867c:	55642075 	.word	0x55642075
20008680:	25203a70 	.word	0x25203a70
20008684:	44642075 	.word	0x44642075
20008688:	3a6e776f 	.word	0x3a6e776f
2000868c:	20752520 	.word	0x20752520
20008690:	67695264 	.word	0x67695264
20008694:	203a7468 	.word	0x203a7468
20008698:	64207525 	.word	0x64207525
2000869c:	7466654c 	.word	0x7466654c
200086a0:	7525203a 	.word	0x7525203a
200086a4:	0000090a 	.word	0x0000090a
200086a8:	58796f4a 	.word	0x58796f4a
200086ac:	7825203a 	.word	0x7825203a
200086b0:	0000090a 	.word	0x0000090a
200086b4:	59796f4a 	.word	0x59796f4a
200086b8:	7825203a 	.word	0x7825203a
200086bc:	0000090a 	.word	0x0000090a
200086c0:	203a5863 	.word	0x203a5863
200086c4:	78252020 	.word	0x78252020
200086c8:	0000090a 	.word	0x0000090a
200086cc:	203a5963 	.word	0x203a5963
200086d0:	78252020 	.word	0x78252020
200086d4:	0000090a 	.word	0x0000090a
200086d8:	72617453 	.word	0x72617453
200086dc:	6e6f2074 	.word	0x6e6f2074
200086e0:	776f6420 	.word	0x776f6420
200086e4:	0000216e 	.word	0x0000216e

200086e8 <g_gpio_irqn_lut>:
200086e8:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
200086f8:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20008708:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20008718:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20008728 <g_config_reg_lut>:
20008728:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20008738:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20008748:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20008758:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20008768:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20008778:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20008788:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20008798:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@
200087a8:	642f2e2e 65766972 432f7372 5565726f     ../drivers/CoreU
200087b8:	61545241 632f6270 5f65726f 74726175     ARTapb/core_uart
200087c8:	6270615f 0000632e                       _apb.c..

200087d0 <C.16.2565>:
200087d0:	00000001 00000002 00000004 00000001     ................
200087e0:	70616548 646e6120 61747320 63206b63     Heap and stack c
200087f0:	696c6c6f 6e6f6973 0000000a              ollision....

200087fc <_global_impure_ptr>:
200087fc:	20008a98 00000043                       ... C...

20008804 <blanks.3577>:
20008804:	20202020 20202020 20202020 20202020                     

20008814 <zeroes.3578>:
20008814:	30303030 30303030 30303030 30303030     0000000000000000
20008824:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20008834:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20008844:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20008854:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
20008864:	00000030 69666e49 7974696e 00000000     0...Infinity....
20008874:	004e614e                                NaN.

20008878 <__sf_fake_stdin>:
	...

20008898 <__sf_fake_stdout>:
	...

200088b8 <__sf_fake_stderr>:
	...

200088d8 <charset>:
200088d8:	20008910                                ... 

200088dc <lconv>:
200088dc:	2000890c 20008834 20008834 20008834     ... 4.. 4.. 4.. 
200088ec:	20008834 20008834 20008834 20008834     4.. 4.. 4.. 4.. 
200088fc:	20008834 20008834 ffffffff ffffffff     4.. 4.. ........
2000890c:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
2000891c:	00000000                                ....

20008920 <__mprec_tens>:
20008920:	00000000 3ff00000 00000000 40240000     .......?......$@
20008930:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20008940:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20008950:	00000000 412e8480 00000000 416312d0     .......A......cA
20008960:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
20008970:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20008980:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20008990:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
200089a0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
200089b0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
200089c0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
200089d0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
200089e0:	79d99db4 44ea7843                       ...yCx.D

200089e8 <p05.2463>:
200089e8:	00000005 00000019 0000007d 00000000     ........}.......

200089f8 <__mprec_bigtens>:
200089f8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20008a08:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20008a18:	7f73bf3c 75154fdd                       <.s..O.u

20008a20 <__mprec_tinytens>:
20008a20:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20008a30:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20008a40:	64ac6f43 0ac80628                       Co.d(...

20008a48 <_init>:
20008a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008a4a:	bf00      	nop
20008a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008a4e:	bc08      	pop	{r3}
20008a50:	469e      	mov	lr, r3
20008a52:	4770      	bx	lr

20008a54 <_fini>:
20008a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008a56:	bf00      	nop
20008a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008a5a:	bc08      	pop	{r3}
20008a5c:	469e      	mov	lr, r3
20008a5e:	4770      	bx	lr

20008a60 <__frame_dummy_init_array_entry>:
20008a60:	0485 2000                                   ... 

20008a64 <__do_global_dtors_aux_fini_array_entry>:
20008a64:	0471 2000                                   q.. 
