Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off add_full -c add_full --vector_source="D:/csie_lab/lab02/add_full/add_full.vwf" --testbench_file="D:/csie_lab/lab02/add_full/simulation/qsim/add_full.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Feb 26 10:32:29 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off add_full -c add_full --vector_source=D:/csie_lab/lab02/add_full/add_full.vwf --testbench_file=D:/csie_lab/lab02/add_full/simulation/qsim/add_full.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/csie_lab/lab02/add_full/simulation/qsim/" add_full -c add_full

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Feb 26 10:32:30 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=D:/csie_lab/lab02/add_full/simulation/qsim/ add_full -c add_full
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info (204019): Generated file add_full.vo in folder "D:/csie_lab/lab02/add_full/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Wed Feb 26 10:32:30 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/csie_lab/lab02/add_full/simulation/qsim/add_full.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do add_full.do

Reading pref.tcl

# 2020.1


# do add_full.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:31 on Feb 26,2025
# vlog -work work add_full.vo 
# -- Compiling module add_full
# -- Compiling module hard_block
# 
# Top level modules:
# 	add_full
# End time: 10:32:31 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:32:31 on Feb 26,2025
# vlog -work work add_full.vwf.vt 

# -- Compiling module add_full_vlg_vec_tst
# 
# Top level modules:
# 	add_full_vlg_vec_tst
# End time: 10:32:31 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.add_full_vlg_vec_tst 
# Start time: 10:32:31 on Feb 26,2025
# Loading work.add_full_vlg_vec_tst
# Loading work.add_full
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /add_full_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: add_full.vo Line: 232
# ** Warning: (vsim-3722) add_full.vo(232): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /add_full_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: add_full.vo Line: 255
# ** Warning: (vsim-3722) add_full.vo(255): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : add_full.vwf.vt(51)
#    Time: 400 ns  Iteration: 0  Instance: /add_full_vlg_vec_tst
# End time: 10:32:31 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/csie_lab/lab02/add_full/add_full.vwf...

Reading D:/csie_lab/lab02/add_full/simulation/qsim/add_full.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/csie_lab/lab02/add_full/simulation/qsim/add_full_20250226103232.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.