{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-440,-70",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port S_AXI_RAM1_PCI -pg 1 -lvl 4 -x 1080 -y 220 -defaultsOSRD
preplace port S_AXI_RAM0_PCI -pg 1 -lvl 4 -x 1080 -y 240 -defaultsOSRD
preplace port S_AXI_CTL -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port S_AXI_RAM0_ETH -pg 1 -lvl 4 -x 1080 -y 260 -defaultsOSRD -right
preplace port S_AXI_RAM1_ETH -pg 1 -lvl 4 -x 1080 -y 280 -defaultsOSRD -right
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_hsi_cmd -pg 1 -lvl 4 -x 1080 -y 80 -defaultsOSRD
preplace port port-id_hsi_valid -pg 1 -lvl 4 -x 1080 -y 140 -defaultsOSRD
preplace port port-id_hsi_clk -pg 1 -lvl 4 -x 1080 -y 160 -defaultsOSRD
preplace port port-id_allow_writes_to_smem -pg 1 -lvl 4 -x 1080 -y 100 -defaultsOSRD -right
preplace portBus hsi_data -pg 1 -lvl 4 -x 1080 -y 120 -defaultsOSRD
preplace inst abm_manager -pg 1 -lvl 3 -x 890 -y 200 -swap {142 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 106 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 0 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 35 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 180 181 184 185 183 182 179 186 178} -defaultsOSRD -pinDir S_AXI_RAM1_ETH right -pinY S_AXI_RAM1_ETH 80R -pinDir S_AXI_RAM0_ETH right -pinY S_AXI_RAM0_ETH 60R -pinDir S_AXI_ABM left -pinY S_AXI_ABM 20L -pinDir S_AXI_RAM1_PCI right -pinY S_AXI_RAM1_PCI 20R -pinDir S_AXI_RAM0_PCI right -pinY S_AXI_RAM0_PCI 40R -pinDir clk left -pinY clk 110L -pinDir resetn left -pinY resetn 130L -pinDir load_wstrobe left -pinY load_wstrobe 190L -pinDir load_1 left -pinY load_1 210L -pinDir load_0 left -pinY load_0 170L -pinDir idle_1 left -pinY idle_1 150L -pinDir idle_0 left -pinY idle_0 90L -pinBusDir pci_src_addr left -pinBusY pci_src_addr 230L -pinDir abm_ready left -pinY abm_ready 40L
preplace inst abm_and_smem_ctl -pg 1 -lvl 1 -x 190 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 30 32 31 28 29 33 22 23 24 27 26 25} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L -pinDir load_0 right -pinY load_0 250R -pinDir load_1 right -pinY load_1 290R -pinDir load_wstrobe right -pinY load_wstrobe 270R -pinDir idle_0 right -pinY idle_0 170R -pinDir idle_1 right -pinY idle_1 230R -pinBusDir pci_src_addr right -pinBusY pci_src_addr 310R -pinDir select_hsi right -pinY select_hsi 20R -pinDir force_smem_update right -pinY force_smem_update 40R -pinBusDir hs_clk_div_out right -pinBusY hs_clk_div_out 60R -pinBusDir hs_clk_div_in right -pinBusY hs_clk_div_in 120R -pinBusDir hs_clk_vco_in right -pinBusY hs_clk_vco_in 100R -pinDir hs_clk_configure right -pinY hs_clk_configure 80R
preplace inst smem_writer -pg 1 -lvl 2 -x 540 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 49 39 40 41 42 43 44 45 38 47 48 46} -defaultsOSRD -pinDir M_ABM right -pinY M_ABM 20R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir start right -pinY start 200R -pinDir select_hsi left -pinY select_hsi 100L -pinDir force_smem_update left -pinY force_smem_update 120L -pinDir allow_writes_to_smem right -pinY allow_writes_to_smem 60R -pinBusDir hs_clk_div_in left -pinBusY hs_clk_div_in 140L -pinDir hs_clk_configure left -pinY hs_clk_configure 160L -pinBusDir hs_clk_vco_out left -pinBusY hs_clk_vco_out 180L -pinBusDir hs_clk_div_out left -pinBusY hs_clk_div_out 200L -pinDir hsi_cmd right -pinY hsi_cmd 40R -pinDir hsi_valid right -pinY hsi_valid 100R -pinDir hsi_clk right -pinY hsi_clk 120R -pinBusDir hsi_data right -pinBusY hsi_data 80R
preplace netloc abm_and_smem_ctl_load_0 1 1 2 N 370 NJ
preplace netloc abm_and_smem_ctl_load_1 1 1 2 N 410 NJ
preplace netloc abm_and_smem_ctl_load_wstrobe 1 1 2 N 390 NJ
preplace netloc abm_and_smem_ctl_pci_src_addr 1 1 2 N 430 NJ
preplace netloc abm_manager_idle_0 1 1 2 NJ 290 N
preplace netloc abm_manager_idle_1 1 1 2 N 350 NJ
preplace netloc allow_writes_to_smem_1 1 2 2 NJ 100 NJ
preplace netloc force_smem_update_1 1 1 1 N 160
preplace netloc hs_clk_configure_1 1 1 1 N 200
preplace netloc hs_clk_div_in_1 1 1 1 N 180
preplace netloc pcie_bridge_0_axi_aclk 1 0 3 20 60 360 310 NJ
preplace netloc pcie_bridge_0_axi_aresetn 1 0 3 40 80 340 330 NJ
preplace netloc select_hsi_1 1 1 1 N 140
preplace netloc smem_manager_abm_ready 1 2 1 N 240
preplace netloc smem_writer_hs_clk_div_out 1 1 1 N 240
preplace netloc smem_writer_hs_clk_vco_out 1 1 1 N 220
preplace netloc smem_writer_hsi_clk 1 2 2 NJ 160 NJ
preplace netloc smem_writer_hsi_cmd 1 2 2 NJ 80 NJ
preplace netloc smem_writer_hsi_data 1 2 2 N 120 NJ
preplace netloc smem_writer_hsi_valid 1 2 2 NJ 140 NJ
preplace netloc S_AXI_CTL_1 1 0 1 NJ 140
preplace netloc S_AXI_RAM0_ETH_1 1 3 1 N 260
preplace netloc S_AXI_RAM1_ETH_1 1 3 1 N 280
preplace netloc smem_manager_S_AXI_RAM0_PCI 1 3 1 NJ 240
preplace netloc smem_manager_S_AXI_RAM1_PCI 1 3 1 NJ 220
preplace netloc smem_writer_M_ABM 1 2 1 720 60n
levelinfo -pg 1 0 190 540 890 1080
pagesize -pg 1 -db -bbox -sgen -130 0 1290 490
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"133,-17",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port S_AXI_RAM1_PCI -pg 1 -lvl 3 -x 560 -y 90 -defaultsOSRD
preplace port S_AXI_RAM0_PCI -pg 1 -lvl 3 -x 560 -y 110 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 2 -x 450 -y 220 -defaultsOSRD
preplace inst abm_manager -pg 1 -lvl 1 -x 180 -y 150 -defaultsOSRD
preplace netloc smem_manager_abm_ready 1 1 1 N 210
preplace netloc smem_manager_abm0_counter 1 1 1 350 170n
preplace netloc smem_manager_abm1_counter 1 1 1 340 190n
preplace netloc pcie_bridge_0_axi_aclk 1 0 2 20 10 360
preplace netloc pcie_bridge_0_axi_aresetn 1 0 1 NJ 150
preplace netloc smem_manager_S_AXI_RAM1_PCI 1 1 2 NJ 90 NJ
preplace netloc smem_manager_S_AXI_RAM0_PCI 1 1 2 NJ 110 NJ
levelinfo -pg 1 0 180 450 560
pagesize -pg 1 -db -bbox -sgen -100 0 710 300
"
}
0
