initSidebarItems({"enum":[["ADCEN_A","ADC clocks enable"]],"struct":[["ADCEN_R","Field `ADCEN` reader - ADC clocks enable"],["ADCEN_W","Field `ADCEN` writer - ADC clocks enable"],["C2APB2ENR_SPEC","CPU2 APB2 peripheral clock enable register [dual core device only]"],["R","Register `C2APB2ENR` reader"],["SPI1EN_W","Field `SPI1EN` writer - CPU2 SPI1 clock enable"],["TIM16EN_W","Field `TIM16EN` writer - CPU2 TIM16 timer clock enable"],["TIM17EN_W","Field `TIM17EN` writer - CPU2 TIM17 timer clock enable"],["TIM1EN_W","Field `TIM1EN` writer - CPU2 TIM1 timer clock enable"],["USART1EN_W","Field `USART1EN` writer - CPU2 USART1clocks enable"],["W","Register `C2APB2ENR` writer"]],"type":[["SPI1EN_A","CPU2 SPI1 clock enable"],["SPI1EN_R","Field `SPI1EN` reader - CPU2 SPI1 clock enable"],["TIM16EN_A","CPU2 TIM16 timer clock enable"],["TIM16EN_R","Field `TIM16EN` reader - CPU2 TIM16 timer clock enable"],["TIM17EN_A","CPU2 TIM17 timer clock enable"],["TIM17EN_R","Field `TIM17EN` reader - CPU2 TIM17 timer clock enable"],["TIM1EN_A","CPU2 TIM1 timer clock enable"],["TIM1EN_R","Field `TIM1EN` reader - CPU2 TIM1 timer clock enable"],["USART1EN_A","CPU2 USART1clocks enable"],["USART1EN_R","Field `USART1EN` reader - CPU2 USART1clocks enable"]]});