module module_0 (
    input logic id_1,
    output logic id_2,
    input logic id_3,
    output id_4
);
  assign id_1[1] = id_2 ? id_3 : id_1;
endmodule
