axi_crossbar_0_sim_netlist.v,verilog,xil_defaultlib,../../../../cv32e40p.gen/sources_1/ip/axi_crossbar_0/axi_crossbar_0_sim_netlist.v,incdir="../../../../cv32e40p.gen/sources_1/ip/axi_crossbar_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
