Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,747
design__instance__area,7124.33
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,8
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00007984360854607075
power__switching__total,0.000029087826987961307
power__leakage__total,8.284105845746126E-9
power__total,0.00010893971921177581
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.8246341620741364
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.3246342175852892
timing__hold__ws__corner:nom_tt_025C_1v80,0.31474390651300144
timing__setup__ws__corner:nom_tt_025C_1v80,59.29832792636201
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314744
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,97.088501
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,8
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.698894184529508
clock__skew__worst_setup__corner:nom_ss_100C_1v60,2.198894240040661
timing__hold__ws__corner:nom_ss_100C_1v60,0.865674889607746
timing__setup__ws__corner:nom_ss_100C_1v60,58.91782162245999
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.865675
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,93.687744
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,8
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.47196003996358915
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.9719599844524364
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11049123040359161
timing__setup__ws__corner:nom_ff_n40C_1v95,59.44109017686853
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110491
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,98.190231
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,8
design__max_cap_violation__count,0
clock__skew__worst_hold,1.7463497808808266
clock__skew__worst_setup,0.9540284388076693
timing__hold__ws,0.10808049205974021
timing__setup__ws,58.91163279505649
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108080
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,93.670555
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 128.415 139.135
design__core__bbox,5.52 10.88 122.82 127.84
design__io,27
design__die__area,17867
design__core__area,13719.4
design__instance__count__stdcell,747
design__instance__area__stdcell,7124.33
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.519289
design__instance__utilization__stdcell,0.519289
design__instance__count__class:buffer,2
design__instance__count__class:inverter,18
design__instance__count__class:sequential_cell,138
design__instance__count__class:multi_input_combinational_cell,281
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,941
design__instance__count__class:tap_cell,180
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10961.1
design__violations,0
design__instance__count__class:timing_repair_buffer,113
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,6
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,49
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,567
route__net__special,2
route__drc_errors__iter:1,154
route__wirelength__iter:1,12524
route__drc_errors__iter:2,38
route__wirelength__iter:2,12468
route__drc_errors__iter:3,54
route__wirelength__iter:3,12464
route__drc_errors__iter:4,6
route__wirelength__iter:4,12467
route__drc_errors__iter:5,0
route__wirelength__iter:5,12458
route__drc_errors,0
route__wirelength,12458
route__vias,3783
route__vias__singlecut,3783
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,184.72
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,8
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.7975786923326552
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.2975787478438081
timing__hold__ws__corner:min_tt_025C_1v80,0.31140035875747835
timing__setup__ws__corner:min_tt_025C_1v80,59.304761891016284
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.311400
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,97.103439
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,8
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.653258909900847
clock__skew__worst_setup__corner:min_ss_100C_1v60,2.153258965412
timing__hold__ws__corner:min_ss_100C_1v60,0.8591945731408843
timing__setup__ws__corner:min_ss_100C_1v60,58.92827015368485
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.859195
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,93.709221
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,8
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.4540284110520929
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.9540284388076693
timing__hold__ws__corner:min_ff_n40C_1v95,0.10808049205974021
timing__setup__ws__corner:min_ff_n40C_1v95,59.44559146522687
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108080
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,98.199677
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,8
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.8529821534974413
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.3529822090085941
timing__hold__ws__corner:max_tt_025C_1v80,0.31811532086723077
timing__setup__ws__corner:max_tt_025C_1v80,59.29458336603865
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318115
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,97.078629
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,8
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.7463497808808266
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.246349836391979
timing__hold__ws__corner:max_ss_100C_1v60,0.871495789090482
timing__setup__ws__corner:max_ss_100C_1v60,58.91163279505649
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.871496
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,93.670555
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,8
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.49093031029957257
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.9909303658107254
timing__hold__ws__corner:max_ff_n40C_1v95,0.1129328884595533
timing__setup__ws__corner:max_ff_n40C_1v95,59.43833682368958
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112933
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,98.166328
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000607765
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000754164
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000165772
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000754164
design_powergrid__voltage__worst,0.0000754164
design_powergrid__voltage__worst__net:VPWR,1.79994
design_powergrid__drop__worst,0.0000754164
design_powergrid__drop__worst__net:VPWR,0.0000607765
design_powergrid__voltage__worst__net:VGND,0.0000754164
design_powergrid__drop__worst__net:VGND,0.0000754164
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001739999999999999942437538258399598589676315896213054656982421875
ir__drop__worst,0.000060800000000000000636816988031085884358617477118968963623046875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
