[2025-09-17 05:24:16] START suite=qualcomm_srv trace=srv604_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv604_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2612030 heartbeat IPC: 3.828 cumulative IPC: 3.828 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5042776 heartbeat IPC: 4.114 cumulative IPC: 3.966 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5042776 cumulative IPC: 3.966 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5042776 cumulative IPC: 3.966 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13481475 heartbeat IPC: 1.185 cumulative IPC: 1.185 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21800781 heartbeat IPC: 1.202 cumulative IPC: 1.193 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30272152 heartbeat IPC: 1.18 cumulative IPC: 1.189 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38733083 heartbeat IPC: 1.182 cumulative IPC: 1.187 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 47099248 heartbeat IPC: 1.195 cumulative IPC: 1.189 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55678209 heartbeat IPC: 1.166 cumulative IPC: 1.185 (Simulation time: 00 hr 07 min 46 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 64150671 heartbeat IPC: 1.18 cumulative IPC: 1.184 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 72808108 heartbeat IPC: 1.155 cumulative IPC: 1.181 (Simulation time: 00 hr 09 min 51 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv604_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000012 cycles: 81318492 heartbeat IPC: 1.175 cumulative IPC: 1.18 (Simulation time: 00 hr 10 min 59 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 84965361 cumulative IPC: 1.177 (Simulation time: 00 hr 12 min 09 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 84965361 cumulative IPC: 1.177 (Simulation time: 00 hr 12 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv604_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.177 instructions: 100000003 cycles: 84965361
CPU 0 Branch Prediction Accuracy: 91.53% MPKI: 14.95 Average ROB Occupancy at Mispredict: 27.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.286
BRANCH_INDIRECT: 0.4197
BRANCH_CONDITIONAL: 12.54
BRANCH_DIRECT_CALL: 0.7214
BRANCH_INDIRECT_CALL: 0.5214
BRANCH_RETURN: 0.4653


====Backend Stall Breakdown====
ROB_STALL: 142932
LQ_STALL: 0
SQ_STALL: 538570


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 80.95238
REPLAY_LOAD: 56.64341
NON_REPLAY_LOAD: 14.470689

== Total ==
ADDR_TRANS: 8500
REPLAY_LOAD: 7307
NON_REPLAY_LOAD: 127125

== Counts ==
ADDR_TRANS: 105
REPLAY_LOAD: 129
NON_REPLAY_LOAD: 8785

cpu0->cpu0_STLB TOTAL        ACCESS:    1771982 HIT:    1767173 MISS:       4809 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1771982 HIT:    1767173 MISS:       4809 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 200.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7725737 HIT:    6763948 MISS:     961789 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6266356 HIT:    5469577 MISS:     796779 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     536567 HIT:     389938 MISS:     146629 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     913797 HIT:     903413 MISS:      10384 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9017 HIT:       1020 MISS:       7997 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.64 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14437210 HIT:    8035152 MISS:    6402058 MSHR_MERGE:    1549257
cpu0->cpu0_L1I LOAD         ACCESS:   14437210 HIT:    8035152 MISS:    6402058 MSHR_MERGE:    1549257
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29907270 HIT:   26556036 MISS:    3351234 MSHR_MERGE:    1392038
cpu0->cpu0_L1D LOAD         ACCESS:   16865237 HIT:   15104062 MISS:    1761175 MSHR_MERGE:     347578
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13032076 HIT:   11451049 MISS:    1581027 MSHR_MERGE:    1044445
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9957 HIT:        925 MISS:       9032 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12074931 HIT:   10336264 MISS:    1738667 MSHR_MERGE:     876745
cpu0->cpu0_ITLB LOAD         ACCESS:   12074931 HIT:   10336264 MISS:    1738667 MSHR_MERGE:     876745
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.093 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28302935 HIT:   27090985 MISS:    1211950 MSHR_MERGE:     301890
cpu0->cpu0_DTLB LOAD         ACCESS:   28302935 HIT:   27090985 MISS:    1211950 MSHR_MERGE:     301890
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.979 cycles
cpu0->LLC TOTAL        ACCESS:    1168713 HIT:    1102098 MISS:      66615 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     796779 HIT:     771887 MISS:      24892 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     146629 HIT:     109336 MISS:      37293 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     217308 HIT:     217031 MISS:        277 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7997 HIT:       3844 MISS:       4153 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3621
  ROW_BUFFER_MISS:      62713
  AVG DBUS CONGESTED CYCLE: 3.575
Channel 0 WQ ROW_BUFFER_HIT:       1464
  ROW_BUFFER_MISS:      31531
  FULL:          0
Channel 0 REFRESHES ISSUED:       7080

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534098       402127        87891         4683
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          207          293          171
  STLB miss resolved @ L2C                0          188          204          612          174
  STLB miss resolved @ LLC                0          153          435         1937          870
  STLB miss resolved @ MEM                0            3          284         2085         2223

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157335        54741      1153301       115841          520
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          116           99           29
  STLB miss resolved @ L2C                0           76           97           33            5
  STLB miss resolved @ LLC                0           69          200          492           74
  STLB miss resolved @ MEM                0            0          102          268           89
[2025-09-17 05:36:26] END   suite=qualcomm_srv trace=srv604_ap (rc=0)
