{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 01:49:56 2010 " "Info: Processing started: Mon Aug 30 01:49:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LampsSequencer -c LampsSequencer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LampsSequencer -c LampsSequencer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 7 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK2 " "Info: Detected ripple clock \"CLK2\" as buffer" {  } { { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 12 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\P1:count\[12\] register \\P1:count\[19\] 194.06 MHz 5.153 ns Internal " "Info: Clock \"clk\" has Internal fmax of 194.06 MHz between source register \"\\P1:count\[12\]\" and destination register \"\\P1:count\[19\]\" (period= 5.153 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.889 ns + Longest register register " "Info: + Longest register to register delay is 4.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\P1:count\[12\] 1 REG LCFF_X2_Y5_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y5_N5; Fanout = 3; REG Node = '\\P1:count\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { \P1:count[12] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.370 ns) 1.489 ns LessThan2~0 2 COMB LCCOMB_X2_Y6_N2 2 " "Info: 2: + IC(1.119 ns) + CELL(0.370 ns) = 1.489 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 2; COMB Node = 'LessThan2~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { \P1:count[12] LessThan2~0 } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 2.066 ns count~42 3 COMB LCCOMB_X2_Y6_N6 1 " "Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 2.066 ns; Loc. = LCCOMB_X2_Y6_N6; Fanout = 1; COMB Node = 'count~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { LessThan2~0 count~42 } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 2.635 ns count~43 4 COMB LCCOMB_X2_Y6_N0 2 " "Info: 4: + IC(0.363 ns) + CELL(0.206 ns) = 2.635 ns; Loc. = LCCOMB_X2_Y6_N0; Fanout = 2; COMB Node = 'count~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { count~42 count~43 } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 3.209 ns count~44 5 COMB LCCOMB_X2_Y6_N10 20 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 3.209 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 20; COMB Node = 'count~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { count~43 count~44 } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.660 ns) 4.889 ns \\P1:count\[19\] 6 REG LCFF_X2_Y5_N19 4 " "Info: 6: + IC(1.020 ns) + CELL(0.660 ns) = 4.889 ns; Loc. = LCFF_X2_Y5_N19; Fanout = 4; REG Node = '\\P1:count\[19\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { count~44 \P1:count[19] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.648 ns ( 33.71 % ) " "Info: Total cell delay = 1.648 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.241 ns ( 66.29 % ) " "Info: Total interconnect delay = 3.241 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { \P1:count[12] LessThan2~0 count~42 count~43 count~44 \P1:count[19] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { \P1:count[12] {} LessThan2~0 {} count~42 {} count~43 {} count~44 {} \P1:count[19] {} } { 0.000ns 1.119ns 0.371ns 0.363ns 0.368ns 1.020ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.773 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.773 ns \\P1:count\[19\] 3 REG LCFF_X2_Y5_N19 4 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.773 ns; Loc. = LCFF_X2_Y5_N19; Fanout = 4; REG Node = '\\P1:count\[19\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk~clkctrl \P1:count[19] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.13 % ) " "Info: Total cell delay = 1.806 ns ( 65.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 34.87 % ) " "Info: Total interconnect delay = 0.967 ns ( 34.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl \P1:count[19] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[19] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.773 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.773 ns \\P1:count\[12\] 3 REG LCFF_X2_Y5_N5 3 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.773 ns; Loc. = LCFF_X2_Y5_N5; Fanout = 3; REG Node = '\\P1:count\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk~clkctrl \P1:count[12] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.13 % ) " "Info: Total cell delay = 1.806 ns ( 65.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 34.87 % ) " "Info: Total interconnect delay = 0.967 ns ( 34.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl \P1:count[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[12] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl \P1:count[19] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[19] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl \P1:count[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[12] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { \P1:count[12] LessThan2~0 count~42 count~43 count~44 \P1:count[19] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { \P1:count[12] {} LessThan2~0 {} count~42 {} count~43 {} count~44 {} \P1:count[19] {} } { 0.000ns 1.119ns 0.371ns 0.363ns 0.368ns 1.020ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl \P1:count[19] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[19] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.773 ns" { clk clk~clkctrl \P1:count[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.773 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[12] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led1\[7\] led1\[7\]~reg0 16.202 ns register " "Info: tco from clock \"clk\" to destination pin \"led1\[7\]\" through register \"led1\[7\]~reg0\" is 16.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.445 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.970 ns) 3.308 ns clk1 2 REG LCFF_X2_Y5_N25 2 " "Info: 2: + IC(1.198 ns) + CELL(0.970 ns) = 3.308 ns; Loc. = LCFF_X2_Y5_N25; Fanout = 2; REG Node = 'clk1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { clk clk1 } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.970 ns) 5.371 ns CLK2 3 REG LCFF_X2_Y3_N21 2 " "Info: 3: + IC(1.093 ns) + CELL(0.970 ns) = 5.371 ns; Loc. = LCFF_X2_Y3_N21; Fanout = 2; REG Node = 'CLK2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { clk1 CLK2 } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.000 ns) 6.920 ns CLK2~clkctrl 4 COMB CLKCTRL_G1 13 " "Info: 4: + IC(1.549 ns) + CELL(0.000 ns) = 6.920 ns; Loc. = CLKCTRL_G1; Fanout = 13; COMB Node = 'CLK2~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { CLK2 CLK2~clkctrl } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 8.445 ns led1\[7\]~reg0 5 REG LCFF_X27_Y12_N7 1 " "Info: 5: + IC(0.859 ns) + CELL(0.666 ns) = 8.445 ns; Loc. = LCFF_X27_Y12_N7; Fanout = 1; REG Node = 'led1\[7\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { CLK2~clkctrl led1[7]~reg0 } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 44.36 % ) " "Info: Total cell delay = 3.746 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.699 ns ( 55.64 % ) " "Info: Total interconnect delay = 4.699 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clk clk1 CLK2 CLK2~clkctrl led1[7]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clk {} clk~combout {} clk1 {} CLK2 {} CLK2~clkctrl {} led1[7]~reg0 {} } { 0.000ns 0.000ns 1.198ns 1.093ns 1.549ns 0.859ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 38 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.453 ns + Longest register pin " "Info: + Longest register to pin delay is 7.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led1\[7\]~reg0 1 REG LCFF_X27_Y12_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N7; Fanout = 1; REG Node = 'led1\[7\]~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[7]~reg0 } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.147 ns) + CELL(3.306 ns) 7.453 ns led1\[7\] 2 PIN PIN_60 0 " "Info: 2: + IC(4.147 ns) + CELL(3.306 ns) = 7.453 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'led1\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { led1[7]~reg0 led1[7] } "NODE_NAME" } } { "LampsSequencer.vhd" "" { Text "E:/ep2c5q208/demo1-LampsSequencer/LampsSequencer.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.306 ns ( 44.36 % ) " "Info: Total cell delay = 3.306 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.147 ns ( 55.64 % ) " "Info: Total interconnect delay = 4.147 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { led1[7]~reg0 led1[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { led1[7]~reg0 {} led1[7] {} } { 0.000ns 4.147ns } { 0.000ns 3.306ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clk clk1 CLK2 CLK2~clkctrl led1[7]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clk {} clk~combout {} clk1 {} CLK2 {} CLK2~clkctrl {} led1[7]~reg0 {} } { 0.000ns 0.000ns 1.198ns 1.093ns 1.549ns 0.859ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.453 ns" { led1[7]~reg0 led1[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.453 ns" { led1[7]~reg0 {} led1[7] {} } { 0.000ns 4.147ns } { 0.000ns 3.306ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 01:49:58 2010 " "Info: Processing ended: Mon Aug 30 01:49:58 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
