cocci_test_suite() {
	void cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 712 */;
	const struct pptable_funcs cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 677 */;
	int16_t cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 656 */;
	const char *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 647 */[];
	char *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 645 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 617 */;
	Watermarks_t *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 594 */;
	struct dm_pp_wm_sets_with_clock_ranges_soc15 *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 590 */;
	long *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 515 */;
	DpmClocks_t *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 460 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 455 */;
	enum smu_clk_type cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 455 */;
	struct smu_12_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 43 */[SMU_MSG_MAX_COUNT];
	struct dpm_clocks *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 423 */;
	enum amd_dpm_forced_level cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 393 */;
	struct clk_feature_map {
		enum smu_clk_type clk_type;
		uint32_t feature;
	} cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 337 */[];
	enum smu_clk_type cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 310 */[];
	struct smu_power_gate *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 281 */;
	struct smu_power_context *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 280 */;
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 278 */;
	struct smu_context *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 278 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 278 */;
	struct smu_dpm_context *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 251 */;
	enum amd_pm_state_type cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 248 */;
	void *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 191 */;
	SmuMetrics_t cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 183 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 165 */;
	DpmClocks_t cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 148 */;
	Watermarks_t cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 146 */;
	struct smu_table_context *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 144 */;
	struct smu_table *cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 142 */;
	struct smu_12_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 116 */;
	struct smu_12_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/renoir_ppt.c 107 */[SMU_TABLE_COUNT];
}
