Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Nov  2 19:28:55 2020
| Host         : rootie running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_uart/U0/baud_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/programmer/uart/U0/baud_clk_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: design_1_i/seg_display/clk_div_0/U0/cnt_reg[12]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2114 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.921        0.000                      0                14387        0.026        0.000                      0                14387        3.000        0.000                       0                  2122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
CLK100MHZ                           {0.000 5.000}        10.000          100.000         
  CLK100Mhz_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  CPU_CLK_design_1_clk_wiz_0_0      {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
sys_clk_pin                         {0.000 5.000}        10.000          100.000         
  CLK100Mhz_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  CPU_CLK_design_1_clk_wiz_0_0_1    {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                             3.000        0.000                       0                     1  
  CLK100Mhz_design_1_clk_wiz_0_0          5.921        0.000                      0                  181        0.183        0.000                      0                  181        4.500        0.000                       0                   123  
  CPU_CLK_design_1_clk_wiz_0_0           71.943        0.000                      0                14150        0.142        0.000                      0                14150       48.750        0.000                       0                  1995  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                           3.000        0.000                       0                     1  
  CLK100Mhz_design_1_clk_wiz_0_0_1        5.922        0.000                      0                  181        0.183        0.000                      0                  181        4.500        0.000                       0                   123  
  CPU_CLK_design_1_clk_wiz_0_0_1         71.948        0.000                      0                14150        0.142        0.000                      0                14150       48.750        0.000                       0                  1995  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CPU_CLK_design_1_clk_wiz_0_0      CLK100Mhz_design_1_clk_wiz_0_0          7.202        0.000                      0                    9        0.166        0.000                      0                    9  
CLK100Mhz_design_1_clk_wiz_0_0_1  CLK100Mhz_design_1_clk_wiz_0_0          5.921        0.000                      0                  181        0.106        0.000                      0                  181  
CPU_CLK_design_1_clk_wiz_0_0_1    CLK100Mhz_design_1_clk_wiz_0_0          7.207        0.000                      0                    9        0.170        0.000                      0                    9  
CLK100Mhz_design_1_clk_wiz_0_0    CPU_CLK_design_1_clk_wiz_0_0            7.185        0.000                      0                   31        0.169        0.000                      0                   31  
CLK100Mhz_design_1_clk_wiz_0_0_1  CPU_CLK_design_1_clk_wiz_0_0            7.185        0.000                      0                   31        0.169        0.000                      0                   31  
CPU_CLK_design_1_clk_wiz_0_0_1    CPU_CLK_design_1_clk_wiz_0_0           71.943        0.000                      0                14150        0.026        0.000                      0                14150  
CLK100Mhz_design_1_clk_wiz_0_0    CLK100Mhz_design_1_clk_wiz_0_0_1        5.921        0.000                      0                  181        0.106        0.000                      0                  181  
CPU_CLK_design_1_clk_wiz_0_0      CLK100Mhz_design_1_clk_wiz_0_0_1        7.202        0.000                      0                    9        0.166        0.000                      0                    9  
CPU_CLK_design_1_clk_wiz_0_0_1    CLK100Mhz_design_1_clk_wiz_0_0_1        7.207        0.000                      0                    9        0.170        0.000                      0                    9  
CLK100Mhz_design_1_clk_wiz_0_0    CPU_CLK_design_1_clk_wiz_0_0_1          7.189        0.000                      0                   31        0.173        0.000                      0                   31  
CPU_CLK_design_1_clk_wiz_0_0      CPU_CLK_design_1_clk_wiz_0_0_1         71.943        0.000                      0                14150        0.026        0.000                      0                14150  
CLK100Mhz_design_1_clk_wiz_0_0_1  CPU_CLK_design_1_clk_wiz_0_0_1          7.189        0.000                      0                   31        0.173        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               CPU_CLK_design_1_clk_wiz_0_0    CPU_CLK_design_1_clk_wiz_0_0         96.477        0.000                      0                   16        0.496        0.000                      0                   16  
**async_default**               CPU_CLK_design_1_clk_wiz_0_0_1  CPU_CLK_design_1_clk_wiz_0_0         96.477        0.000                      0                   16        0.381        0.000                      0                   16  
**async_default**               CPU_CLK_design_1_clk_wiz_0_0    CPU_CLK_design_1_clk_wiz_0_0_1       96.477        0.000                      0                   16        0.381        0.000                      0                   16  
**async_default**               CPU_CLK_design_1_clk_wiz_0_0_1  CPU_CLK_design_1_clk_wiz_0_0_1       96.481        0.000                      0                   16        0.496        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.058ns (28.126%)  route 2.704ns (71.875%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.555     1.335    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.461    
    SLICE_X32Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.256    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.058ns (28.554%)  route 2.647ns (71.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.499     1.279    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.461    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.256    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.058ns (28.554%)  route 2.647ns (71.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.499     1.279    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.461    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.256    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.058ns (29.717%)  route 2.502ns (70.283%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.354     1.133    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.509     7.971    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.430     7.541    
                         clock uncertainty           -0.077     7.464    
    SLICE_X31Y70         FDRE (Setup_fdre_C_CE)      -0.205     7.259    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.463    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.258    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.463    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.258    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.463    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.258    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.476    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.271    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.476    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.271    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.476    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.271    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.270    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[7]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.078    -0.453    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.273    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[5]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.071    -0.460    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.357%)  route 0.169ns (47.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.169    -0.240    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.045    -0.195 r  design_1_i/cpu_uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/cpu_uart/U0/baud_rst_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  design_1_i/cpu_uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.321    design_1_i/cpu_uart/U0/clk
    SLICE_X46Y103        FDRE                                         r  design_1_i/cpu_uart/U0/baud_rst_reg/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.121    -0.394    design_1_i/cpu_uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.290    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.045    -0.245 r  design_1_i/programmer/uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/programmer/uart/U0/baud_rst_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092    -0.447    design_1_i/programmer/uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.453%)  route 0.156ns (52.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart/U0/clk
    SLICE_X33Y70         FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart/U0/rx_buff_reg[1]/Q
                         net (fo=11, routed)          0.156    -0.253    design_1_i/programmer/uart_programmer/U0/rx_data[1]
    SLICE_X31Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.832    -0.320    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.070    -0.465    design_1_i/programmer/uart_programmer/U0/cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.072%)  route 0.172ns (54.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/rx_ready_reg/Q
                         net (fo=2, routed)           0.172    -0.239    design_1_i/programmer/uart_programmer/U0/rx_ready
    SLICE_X35Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/C
                         clock pessimism             -0.215    -0.538    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.075    -0.463    design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/rx_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.143    -0.266    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  design_1_i/cpu_uart/U0/rx_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/cpu_uart/U0/rx_pos[2]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.320    design_1_i/cpu_uart/U0/clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[2]/C
                         clock pessimism             -0.217    -0.537    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.092    -0.445    design_1_i/cpu_uart/U0/rx_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/rx_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.142    -0.267    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X44Y103        LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  design_1_i/cpu_uart/U0/rx_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/cpu_uart/U0/rx_pos[1]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.320    design_1_i/cpu_uart/U0/clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[1]/C
                         clock pessimism             -0.217    -0.537    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.091    -0.446    design_1_i/cpu_uart/U0/rx_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.511%)  route 0.176ns (55.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/Q
                         net (fo=1, routed)           0.176    -0.230    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[6]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.076    -0.455    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/Q
                         net (fo=3, routed)           0.091    -0.334    design_1_i/programmer/uart/U0/rx_start_bit_buff[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I1_O)        0.099    -0.235 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.229    -0.552    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.091    -0.461    design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100Mhz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X46Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X38Y103   design_1_i/cpu_uart/U0/baud_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X46Y103   design_1_i/cpu_uart/U0/baud_rst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X38Y102   design_1_i/cpu_uart/U0/clk_acc_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X39Y102   design_1_i/cpu_uart/U0/clk_acc_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y72    design_1_i/programmer/uart/U0/baud_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y72    design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y72    design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y73    design_1_i/programmer/uart/U0/clk_acc_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y73    design_1_i/programmer/uart/U0/clk_acc_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X39Y73    design_1_i/programmer/uart/U0/clk_acc_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X39Y73    design_1_i/programmer/uart/U0/clk_acc_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    design_1_i/programmer/uart/U0/clk_acc_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y103   design_1_i/cpu_uart/U0/baud_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y103   design_1_i/cpu_uart/U0/baud_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y103   design_1_i/cpu_uart/U0/baud_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       71.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.943ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.229ns  (logic 3.132ns (11.095%)  route 25.097ns (88.905%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.172ns = ( 99.828 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           1.071    27.401    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.635    99.828    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X5Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/C
                         clock pessimism             -0.302    99.526    
                         clock uncertainty           -0.115    99.411    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.067    99.344    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]
  -------------------------------------------------------------------
                         required time                         99.344    
                         arrival time                         -27.401    
  -------------------------------------------------------------------
                         slack                                 71.943    

Slack (MET) :             72.190ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.038ns  (logic 3.132ns (11.171%)  route 24.906ns (88.829%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 99.879 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.880    27.210    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.686    99.879    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X6Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/C
                         clock pessimism             -0.333    99.546    
                         clock uncertainty           -0.115    99.431    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)       -0.031    99.400    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         99.400    
                         arrival time                         -27.210    
  -------------------------------------------------------------------
                         slack                                 72.190    

Slack (MET) :             72.205ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.900ns  (logic 3.132ns (11.226%)  route 24.768ns (88.774%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.199ns = ( 99.801 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.742    27.071    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X5Y115         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.608    99.801    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X5Y115         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/C
                         clock pessimism             -0.302    99.500    
                         clock uncertainty           -0.115    99.384    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)       -0.108    99.276    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         99.276    
                         arrival time                         -27.071    
  -------------------------------------------------------------------
                         slack                                 72.205    

Slack (MET) :             72.240ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.592ns  (logic 3.163ns (11.463%)  route 24.429ns (88.537%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns = ( 99.519 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           1.030    26.764    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.326    99.519    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y110        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/C
                         clock pessimism             -0.333    99.187    
                         clock uncertainty           -0.115    99.071    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)       -0.067    99.004    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         99.004    
                         arrival time                         -26.764    
  -------------------------------------------------------------------
                         slack                                 72.240    

Slack (MET) :             72.263ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.955ns  (logic 3.132ns (11.204%)  route 24.823ns (88.796%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 99.874 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.797    27.127    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.681    99.874    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y116         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/C
                         clock pessimism             -0.302    99.572    
                         clock uncertainty           -0.115    99.457    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.067    99.390    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         99.390    
                         arrival time                         -27.127    
  -------------------------------------------------------------------
                         slack                                 72.263    

Slack (MET) :             72.265ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.898ns  (logic 3.132ns (11.227%)  route 24.766ns (88.773%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 99.864 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.740    27.070    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.671    99.864    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/C
                         clock pessimism             -0.333    99.531    
                         clock uncertainty           -0.115    99.416    
    SLICE_X7Y117         FDRE (Setup_fdre_C_D)       -0.081    99.335    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         99.335    
                         arrival time                         -27.070    
  -------------------------------------------------------------------
                         slack                                 72.265    

Slack (MET) :             72.336ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.602ns  (logic 3.163ns (11.459%)  route 24.439ns (88.541%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.362ns = ( 99.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           1.040    26.774    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y111        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.445    99.638    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y111        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/C
                         clock pessimism             -0.333    99.305    
                         clock uncertainty           -0.115    99.190    
    SLICE_X13Y111        FDRE (Setup_fdre_C_D)       -0.081    99.109    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         99.109    
                         arrival time                         -26.774    
  -------------------------------------------------------------------
                         slack                                 72.336    

Slack (MET) :             72.344ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.849ns  (logic 3.132ns (11.246%)  route 24.717ns (88.754%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 99.879 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.691    27.021    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.686    99.879    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/C
                         clock pessimism             -0.333    99.546    
                         clock uncertainty           -0.115    99.431    
    SLICE_X7Y118         FDRE (Setup_fdre_C_D)       -0.067    99.364    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -27.021    
  -------------------------------------------------------------------
                         slack                                 72.344    

Slack (MET) :             72.445ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.461ns  (logic 3.163ns (11.518%)  route 24.298ns (88.482%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 99.606 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           0.899    26.633    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y112        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.414    99.606    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y112        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/C
                         clock pessimism             -0.333    99.274    
                         clock uncertainty           -0.115    99.158    
    SLICE_X13Y112        FDRE (Setup_fdre_C_D)       -0.081    99.077    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         99.077    
                         arrival time                         -26.633    
  -------------------------------------------------------------------
                         slack                                 72.445    

Slack (MET) :             72.491ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.709ns  (logic 3.132ns (11.303%)  route 24.577ns (88.697%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 99.864 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.551    26.881    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X6Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.671    99.864    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X6Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/C
                         clock pessimism             -0.333    99.531    
                         clock uncertainty           -0.115    99.416    
    SLICE_X6Y117         FDRE (Setup_fdre_C_D)       -0.045    99.371    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]
  -------------------------------------------------------------------
                         required time                         99.371    
                         arrival time                         -26.881    
  -------------------------------------------------------------------
                         slack                                 72.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.902%)  route 0.119ns (48.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/Q
                         net (fo=17, routed)          0.119    -0.300    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/DIC
    SLICE_X12Y69         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/WCLK
    SLICE_X12Y69         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X12Y69         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.441    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.355ns (65.918%)  route 0.184ns (34.082%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.031 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.031    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.567    -0.545    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/Q
                         net (fo=1, routed)           0.095    -0.309    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop[4]
    SLICE_X13Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.836    -0.316    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X13Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.047    -0.484    design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.366ns (66.600%)  route 0.184ns (33.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.042 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.042    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.559    -0.553    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.296    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop[1]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.826    -0.326    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                         clock pessimism             -0.227    -0.553    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.072    -0.481    design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.067 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.067    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.067 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.067    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.219%)  route 0.184ns (31.781%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.016 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.070 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.070    design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y101         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.162%)  route 0.178ns (55.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.559    -0.553    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/Q
                         net (fo=1, routed)           0.178    -0.234    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop[15]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/C
                         clock pessimism             -0.194    -0.519    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.078    -0.441    design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.170%)  route 0.191ns (59.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/Q
                         net (fo=17, routed)          0.191    -0.228    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/DIC
    SLICE_X12Y70         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.835    -0.317    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/WCLK
    SLICE_X12Y70         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.215    -0.532    
    SLICE_X12Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.442    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CPU_CLK_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X15Y64    design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X15Y64    design_1_i/clock_gen/sync_extern/U0/flops_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y95     design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y95     design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y96     design_1_i/shell_cpu_top/U0/PC/pc_reg[8]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y96     design_1_i/shell_cpu_top/U0/PC/pc_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y74    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y114    design_1_i/shell_cpu_top/U0/cmp_status_reg_inst/cmp_status_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y83     design_1_i/memory/data_mem/U0/mem_reg_r3_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y83     design_1_i/memory/data_mem/U0/mem_reg_r3_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y83     design_1_i/memory/data_mem/U0/mem_reg_r3_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y83     design_1_i/memory/data_mem/U0/mem_reg_r3_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y107    design_1_i/memory/data_mem/U0/mem_reg_r3_832_895_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y107    design_1_i/memory/data_mem/U0/mem_reg_r3_832_895_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y107    design_1_i/memory/data_mem/U0/mem_reg_r3_832_895_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y107    design_1_i/memory/data_mem/U0/mem_reg_r3_832_895_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X14Y83    design_1_i/memory/data_mem/U0/mem_reg_r2_384_447_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X14Y83    design_1_i/memory/data_mem/U0/mem_reg_r2_384_447_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X2Y89     design_1_i/memory/data_mem/U0/mem_reg_r1_576_639_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X2Y89     design_1_i/memory/data_mem/U0/mem_reg_r1_576_639_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  design_1_i/clock_gen/clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.058ns (28.126%)  route 2.704ns (71.875%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.555     1.335    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.462    
    SLICE_X32Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.257    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.058ns (28.554%)  route 2.647ns (71.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.499     1.279    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.462    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.257    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.058ns (28.554%)  route 2.647ns (71.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.499     1.279    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.462    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.257    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.058ns (29.717%)  route 2.502ns (70.283%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.354     1.133    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.509     7.971    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.430     7.541    
                         clock uncertainty           -0.077     7.465    
    SLICE_X31Y70         FDRE (Setup_fdre_C_CE)      -0.205     7.260    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.464    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.259    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.464    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.259    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.464    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.259    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.477    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.272    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.272    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.477    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.272    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.272    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.477    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.272    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.272    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.270    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[7]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.078    -0.453    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.273    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[5]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.071    -0.460    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.357%)  route 0.169ns (47.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.169    -0.240    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.045    -0.195 r  design_1_i/cpu_uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/cpu_uart/U0/baud_rst_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  design_1_i/cpu_uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.321    design_1_i/cpu_uart/U0/clk
    SLICE_X46Y103        FDRE                                         r  design_1_i/cpu_uart/U0/baud_rst_reg/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.121    -0.394    design_1_i/cpu_uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.290    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.045    -0.245 r  design_1_i/programmer/uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/programmer/uart/U0/baud_rst_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092    -0.447    design_1_i/programmer/uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.453%)  route 0.156ns (52.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart/U0/clk
    SLICE_X33Y70         FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart/U0/rx_buff_reg[1]/Q
                         net (fo=11, routed)          0.156    -0.253    design_1_i/programmer/uart_programmer/U0/rx_data[1]
    SLICE_X31Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.832    -0.320    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
                         clock pessimism             -0.215    -0.535    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.070    -0.465    design_1_i/programmer/uart_programmer/U0/cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.072%)  route 0.172ns (54.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/rx_ready_reg/Q
                         net (fo=2, routed)           0.172    -0.239    design_1_i/programmer/uart_programmer/U0/rx_ready
    SLICE_X35Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/C
                         clock pessimism             -0.215    -0.538    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.075    -0.463    design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/rx_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.143    -0.266    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  design_1_i/cpu_uart/U0/rx_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/cpu_uart/U0/rx_pos[2]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.320    design_1_i/cpu_uart/U0/clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[2]/C
                         clock pessimism             -0.217    -0.537    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.092    -0.445    design_1_i/cpu_uart/U0/rx_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/rx_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.142    -0.267    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X44Y103        LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  design_1_i/cpu_uart/U0/rx_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/cpu_uart/U0/rx_pos[1]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.320    design_1_i/cpu_uart/U0/clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[1]/C
                         clock pessimism             -0.217    -0.537    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.091    -0.446    design_1_i/cpu_uart/U0/rx_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.511%)  route 0.176ns (55.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/Q
                         net (fo=1, routed)           0.176    -0.230    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[6]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.076    -0.455    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/Q
                         net (fo=3, routed)           0.091    -0.334    design_1_i/programmer/uart/U0/rx_start_bit_buff[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I1_O)        0.099    -0.235 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.229    -0.552    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.091    -0.461    design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100Mhz_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X46Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X45Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X38Y103   design_1_i/cpu_uart/U0/baud_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X46Y103   design_1_i/cpu_uart/U0/baud_rst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X38Y102   design_1_i/cpu_uart/U0/clk_acc_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X39Y102   design_1_i/cpu_uart/U0/clk_acc_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y72    design_1_i/programmer/uart/U0/baud_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y72    design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y72    design_1_i/programmer/uart/U0/clk_acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    design_1_i/programmer/uart/U0/clk_acc_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y73    design_1_i/programmer/uart/U0/clk_acc_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y73    design_1_i/programmer/uart/U0/clk_acc_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X39Y73    design_1_i/programmer/uart/U0/clk_acc_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X39Y73    design_1_i/programmer/uart/U0/clk_acc_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X38Y73    design_1_i/programmer/uart/U0/clk_acc_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y103   design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y103   design_1_i/cpu_uart/U0/baud_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y103   design_1_i/cpu_uart/U0/baud_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y103   design_1_i/cpu_uart/U0/baud_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/cpu_uart/U0/clk_acc_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       71.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.948ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.229ns  (logic 3.132ns (11.095%)  route 25.097ns (88.905%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.172ns = ( 99.828 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           1.071    27.401    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.635    99.828    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X5Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/C
                         clock pessimism             -0.302    99.526    
                         clock uncertainty           -0.111    99.415    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.067    99.348    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]
  -------------------------------------------------------------------
                         required time                         99.348    
                         arrival time                         -27.401    
  -------------------------------------------------------------------
                         slack                                 71.948    

Slack (MET) :             72.194ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.038ns  (logic 3.132ns (11.171%)  route 24.906ns (88.829%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 99.879 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.880    27.210    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.686    99.879    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X6Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/C
                         clock pessimism             -0.333    99.546    
                         clock uncertainty           -0.111    99.435    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)       -0.031    99.404    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         99.404    
                         arrival time                         -27.210    
  -------------------------------------------------------------------
                         slack                                 72.194    

Slack (MET) :             72.209ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.900ns  (logic 3.132ns (11.226%)  route 24.768ns (88.774%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.199ns = ( 99.801 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.742    27.071    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X5Y115         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.608    99.801    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X5Y115         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/C
                         clock pessimism             -0.302    99.500    
                         clock uncertainty           -0.111    99.388    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)       -0.108    99.280    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         99.280    
                         arrival time                         -27.071    
  -------------------------------------------------------------------
                         slack                                 72.209    

Slack (MET) :             72.244ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.592ns  (logic 3.163ns (11.463%)  route 24.429ns (88.537%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns = ( 99.519 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           1.030    26.764    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.326    99.519    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y110        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/C
                         clock pessimism             -0.333    99.187    
                         clock uncertainty           -0.111    99.075    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)       -0.067    99.008    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                         -26.764    
  -------------------------------------------------------------------
                         slack                                 72.244    

Slack (MET) :             72.267ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.955ns  (logic 3.132ns (11.204%)  route 24.823ns (88.796%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 99.874 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.797    27.127    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.681    99.874    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y116         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/C
                         clock pessimism             -0.302    99.572    
                         clock uncertainty           -0.111    99.461    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.067    99.394    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         99.394    
                         arrival time                         -27.127    
  -------------------------------------------------------------------
                         slack                                 72.267    

Slack (MET) :             72.269ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.898ns  (logic 3.132ns (11.227%)  route 24.766ns (88.773%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 99.864 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.740    27.070    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.671    99.864    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/C
                         clock pessimism             -0.333    99.531    
                         clock uncertainty           -0.111    99.420    
    SLICE_X7Y117         FDRE (Setup_fdre_C_D)       -0.081    99.339    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         99.339    
                         arrival time                         -27.070    
  -------------------------------------------------------------------
                         slack                                 72.269    

Slack (MET) :             72.340ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.602ns  (logic 3.163ns (11.459%)  route 24.439ns (88.541%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.362ns = ( 99.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           1.040    26.774    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y111        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.445    99.638    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y111        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/C
                         clock pessimism             -0.333    99.305    
                         clock uncertainty           -0.111    99.194    
    SLICE_X13Y111        FDRE (Setup_fdre_C_D)       -0.081    99.113    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         99.113    
                         arrival time                         -26.774    
  -------------------------------------------------------------------
                         slack                                 72.340    

Slack (MET) :             72.348ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.849ns  (logic 3.132ns (11.246%)  route 24.717ns (88.754%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 99.879 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.691    27.021    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.686    99.879    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/C
                         clock pessimism             -0.333    99.546    
                         clock uncertainty           -0.111    99.435    
    SLICE_X7Y118         FDRE (Setup_fdre_C_D)       -0.067    99.368    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                         99.368    
                         arrival time                         -27.021    
  -------------------------------------------------------------------
                         slack                                 72.348    

Slack (MET) :             72.449ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.461ns  (logic 3.163ns (11.518%)  route 24.298ns (88.482%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 99.606 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           0.899    26.633    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y112        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.414    99.606    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y112        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/C
                         clock pessimism             -0.333    99.274    
                         clock uncertainty           -0.111    99.163    
    SLICE_X13Y112        FDRE (Setup_fdre_C_D)       -0.081    99.082    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         99.081    
                         arrival time                         -26.633    
  -------------------------------------------------------------------
                         slack                                 72.449    

Slack (MET) :             72.495ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.709ns  (logic 3.132ns (11.303%)  route 24.577ns (88.697%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 99.864 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.551    26.881    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X6Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.671    99.864    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X6Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/C
                         clock pessimism             -0.333    99.531    
                         clock uncertainty           -0.111    99.420    
    SLICE_X6Y117         FDRE (Setup_fdre_C_D)       -0.045    99.375    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]
  -------------------------------------------------------------------
                         required time                         99.375    
                         arrival time                         -26.881    
  -------------------------------------------------------------------
                         slack                                 72.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.902%)  route 0.119ns (48.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/Q
                         net (fo=17, routed)          0.119    -0.300    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/DIC
    SLICE_X12Y69         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/WCLK
    SLICE_X12Y69         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X12Y69         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.441    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.355ns (65.918%)  route 0.184ns (34.082%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.031 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.031    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.567    -0.545    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/Q
                         net (fo=1, routed)           0.095    -0.309    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop[4]
    SLICE_X13Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.836    -0.316    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X13Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/C
                         clock pessimism             -0.215    -0.531    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.047    -0.484    design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.366ns (66.600%)  route 0.184ns (33.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.042 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.042    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.559    -0.553    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.296    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop[1]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.826    -0.326    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                         clock pessimism             -0.227    -0.553    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.072    -0.481    design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.067 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.067    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.067 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.067    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.219%)  route 0.184ns (31.781%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.016 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.070 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.070    design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y101         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/C
                         clock pessimism              0.040    -0.240    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.135    design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.162%)  route 0.178ns (55.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.559    -0.553    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/Q
                         net (fo=1, routed)           0.178    -0.234    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop[15]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/C
                         clock pessimism             -0.194    -0.519    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.078    -0.441    design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.170%)  route 0.191ns (59.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/Q
                         net (fo=17, routed)          0.191    -0.228    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/DIC
    SLICE_X12Y70         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.835    -0.317    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/WCLK
    SLICE_X12Y70         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.215    -0.532    
    SLICE_X12Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.442    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CPU_CLK_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X15Y64    design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X15Y64    design_1_i/clock_gen/sync_extern/U0/flops_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y95     design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y95     design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y96     design_1_i/shell_cpu_top/U0/PC/pc_reg[8]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X4Y96     design_1_i/shell_cpu_top/U0/PC/pc_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X29Y74    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X0Y114    design_1_i/shell_cpu_top/U0/cmp_status_reg_inst/cmp_status_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y83     design_1_i/memory/data_mem/U0/mem_reg_r3_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y83     design_1_i/memory/data_mem/U0/mem_reg_r3_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y83     design_1_i/memory/data_mem/U0/mem_reg_r3_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y83     design_1_i/memory/data_mem/U0/mem_reg_r3_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y107    design_1_i/memory/data_mem/U0/mem_reg_r3_832_895_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y107    design_1_i/memory/data_mem/U0/mem_reg_r3_832_895_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y107    design_1_i/memory/data_mem/U0/mem_reg_r3_832_895_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y107    design_1_i/memory/data_mem/U0/mem_reg_r3_832_895_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X14Y83    design_1_i/memory/data_mem/U0/mem_reg_r2_384_447_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X14Y83    design_1_i/memory/data_mem/U0/mem_reg_r2_384_447_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X6Y91     design_1_i/memory/data_mem/U0/mem_reg_r1_192_255_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X2Y89     design_1_i/memory/data_mem/U0/mem_reg_r1_576_639_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         50.000      48.750     SLICE_X2Y89     design_1_i/memory/data_mem/U0/mem_reg_r1_576_639_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  design_1_i/clock_gen/clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.456ns (20.170%)  route 1.805ns (79.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/Q
                         net (fo=1, routed)           1.805    -0.160    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[2]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)       -0.095     7.042    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.250ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.338%)  route 1.786ns (79.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/Q
                         net (fo=1, routed)           1.786    -0.179    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[0]
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.505     7.966    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/C
                         clock pessimism             -0.593     7.373    
                         clock uncertainty           -0.235     7.138    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)       -0.067     7.071    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  7.250    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.190%)  route 1.803ns (79.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/Q
                         net (fo=1, routed)           1.803    -0.163    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[4]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.031     7.106    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                          7.106    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  7.269    

Slack (MET) :             7.276ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.456ns (20.834%)  route 1.733ns (79.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/Q
                         net (fo=1, routed)           1.733    -0.232    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[3]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)       -0.093     7.044    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  7.276    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.456ns (21.029%)  route 1.712ns (78.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/Q
                         net (fo=1, routed)           1.712    -0.253    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[6]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X31Y106        FDRE (Setup_fdre_C_D)       -0.081     7.056    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.456ns (21.036%)  route 1.712ns (78.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/Q
                         net (fo=1, routed)           1.712    -0.253    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[1]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X31Y106        FDRE (Setup_fdre_C_D)       -0.067     7.070    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.296%)  route 1.685ns (78.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/Q
                         net (fo=1, routed)           1.685    -0.280    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[5]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.045     7.092    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.456ns (21.629%)  route 1.652ns (78.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.630    -2.417    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X15Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/Q
                         net (fo=1, routed)           1.652    -0.309    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[7]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.028     7.109    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.456ns (22.173%)  route 1.601ns (77.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/Q
                         net (fo=2, routed)           1.601    -0.365    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/sig_in
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.503     7.964    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/C
                         clock pessimism             -0.593     7.371    
                         clock uncertainty           -0.235     7.136    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)       -0.067     7.069    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  7.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.854%)  route 0.649ns (82.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/Q
                         net (fo=1, routed)           0.649     0.244    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[1]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.070     0.078    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.189%)  route 0.634ns (81.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/Q
                         net (fo=1, routed)           0.634     0.229    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[5]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.052     0.060    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.531%)  route 0.663ns (82.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.569    -0.543    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X15Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/Q
                         net (fo=1, routed)           0.663     0.261    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[7]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.063     0.071    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.548%)  route 0.663ns (82.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/Q
                         net (fo=1, routed)           0.663     0.257    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[4]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.059     0.067    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.214%)  route 0.678ns (82.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/Q
                         net (fo=1, routed)           0.678     0.273    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[0]
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.070     0.078    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.631%)  route 0.659ns (82.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/Q
                         net (fo=1, routed)           0.659     0.254    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[2]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.046     0.054    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.542%)  route 0.663ns (82.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/Q
                         net (fo=1, routed)           0.663     0.258    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[3]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.047     0.055    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/Q
                         net (fo=2, routed)           0.696     0.290    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/sig_in
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.835    -0.317    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.070     0.077    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.541%)  route 0.711ns (83.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/Q
                         net (fo=1, routed)           0.711     0.306    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[6]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.066     0.074    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.058ns (28.126%)  route 2.704ns (71.875%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.555     1.335    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.461    
    SLICE_X32Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.256    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.058ns (28.554%)  route 2.647ns (71.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.499     1.279    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.461    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.256    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.058ns (28.554%)  route 2.647ns (71.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.499     1.279    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.461    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.256    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.058ns (29.717%)  route 2.502ns (70.283%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.354     1.133    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.509     7.971    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.430     7.541    
                         clock uncertainty           -0.077     7.464    
    SLICE_X31Y70         FDRE (Setup_fdre_C_CE)      -0.205     7.259    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.463    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.258    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.463    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.258    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.463    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.258    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.476    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.271    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.476    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.271    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.476    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.271    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.270    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[7]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.078    -0.376    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.273    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[5]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.071    -0.383    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.357%)  route 0.169ns (47.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.169    -0.240    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.045    -0.195 r  design_1_i/cpu_uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/cpu_uart/U0/baud_rst_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  design_1_i/cpu_uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.321    design_1_i/cpu_uart/U0/clk
    SLICE_X46Y103        FDRE                                         r  design_1_i/cpu_uart/U0/baud_rst_reg/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.121    -0.317    design_1_i/cpu_uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.290    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.045    -0.245 r  design_1_i/programmer/uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/programmer/uart/U0/baud_rst_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092    -0.370    design_1_i/programmer/uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.453%)  route 0.156ns (52.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart/U0/clk
    SLICE_X33Y70         FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart/U0/rx_buff_reg[1]/Q
                         net (fo=11, routed)          0.156    -0.253    design_1_i/programmer/uart_programmer/U0/rx_data[1]
    SLICE_X31Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.832    -0.320    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.077    -0.458    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.070    -0.388    design_1_i/programmer/uart_programmer/U0/cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.072%)  route 0.172ns (54.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/rx_ready_reg/Q
                         net (fo=2, routed)           0.172    -0.239    design_1_i/programmer/uart_programmer/U0/rx_ready
    SLICE_X35Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/C
                         clock pessimism             -0.215    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.075    -0.386    design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/rx_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.143    -0.266    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  design_1_i/cpu_uart/U0/rx_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/cpu_uart/U0/rx_pos[2]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.320    design_1_i/cpu_uart/U0/clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[2]/C
                         clock pessimism             -0.217    -0.537    
                         clock uncertainty            0.077    -0.460    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.092    -0.368    design_1_i/cpu_uart/U0/rx_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/rx_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.142    -0.267    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X44Y103        LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  design_1_i/cpu_uart/U0/rx_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/cpu_uart/U0/rx_pos[1]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.320    design_1_i/cpu_uart/U0/clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[1]/C
                         clock pessimism             -0.217    -0.537    
                         clock uncertainty            0.077    -0.460    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.091    -0.369    design_1_i/cpu_uart/U0/rx_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.511%)  route 0.176ns (55.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/Q
                         net (fo=1, routed)           0.176    -0.230    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[6]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.076    -0.378    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/Q
                         net (fo=3, routed)           0.091    -0.334    design_1_i/programmer/uart/U0/rx_start_bit_buff[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I1_O)        0.099    -0.235 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.229    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.091    -0.384    design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.456ns (20.170%)  route 1.805ns (79.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/Q
                         net (fo=1, routed)           1.805    -0.160    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[2]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)       -0.095     7.046    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.338%)  route 1.786ns (79.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/Q
                         net (fo=1, routed)           1.786    -0.179    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[0]
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.505     7.966    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/C
                         clock pessimism             -0.593     7.373    
                         clock uncertainty           -0.231     7.142    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)       -0.067     7.075    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.190%)  route 1.803ns (79.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/Q
                         net (fo=1, routed)           1.803    -0.163    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[4]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.031     7.110    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.456ns (20.834%)  route 1.733ns (79.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/Q
                         net (fo=1, routed)           1.733    -0.232    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[3]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)       -0.093     7.048    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.456ns (21.029%)  route 1.712ns (78.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/Q
                         net (fo=1, routed)           1.712    -0.253    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[6]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X31Y106        FDRE (Setup_fdre_C_D)       -0.081     7.060    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                          7.060    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.456ns (21.036%)  route 1.712ns (78.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/Q
                         net (fo=1, routed)           1.712    -0.253    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[1]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X31Y106        FDRE (Setup_fdre_C_D)       -0.067     7.074    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.296%)  route 1.685ns (78.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/Q
                         net (fo=1, routed)           1.685    -0.280    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[5]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.045     7.096    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.456ns (21.629%)  route 1.652ns (78.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.630    -2.417    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X15Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/Q
                         net (fo=1, routed)           1.652    -0.309    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[7]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.028     7.113    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.456ns (22.173%)  route 1.601ns (77.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/Q
                         net (fo=2, routed)           1.601    -0.365    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/sig_in
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.503     7.964    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/C
                         clock pessimism             -0.593     7.371    
                         clock uncertainty           -0.231     7.140    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)       -0.067     7.073    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                          7.073    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  7.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.854%)  route 0.649ns (82.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/Q
                         net (fo=1, routed)           0.649     0.244    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[1]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.189%)  route 0.634ns (81.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/Q
                         net (fo=1, routed)           0.634     0.229    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[5]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.052     0.055    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.531%)  route 0.663ns (82.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.569    -0.543    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X15Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/Q
                         net (fo=1, routed)           0.663     0.261    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[7]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.063     0.066    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.548%)  route 0.663ns (82.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/Q
                         net (fo=1, routed)           0.663     0.257    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[4]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.059     0.062    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.214%)  route 0.678ns (82.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/Q
                         net (fo=1, routed)           0.678     0.273    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[0]
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.631%)  route 0.659ns (82.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/Q
                         net (fo=1, routed)           0.659     0.254    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[2]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.046     0.049    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.542%)  route 0.663ns (82.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/Q
                         net (fo=1, routed)           0.663     0.258    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[3]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.047     0.050    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/Q
                         net (fo=2, routed)           0.696     0.290    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/sig_in
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.835    -0.317    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.070     0.072    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.541%)  route 0.711ns (83.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/Q
                         net (fo=1, routed)           0.711     0.306    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[6]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.066     0.069    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.310ns  (logic 0.456ns (19.738%)  route 1.854ns (80.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 87.578 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.625    87.578    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456    88.034 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           1.854    89.889    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.507    97.969    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism             -0.593    97.376    
                         clock uncertainty           -0.235    97.141    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.067    97.074    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         97.074    
                         arrival time                         -89.889    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.264ns  (logic 0.456ns (20.145%)  route 1.808ns (79.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.418ns = ( 87.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.629    87.582    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456    88.038 r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/Q
                         net (fo=1, routed)           1.808    89.846    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[1]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.235    97.144    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.081    97.063    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.063    
                         arrival time                         -89.846    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.429%)  route 1.776ns (79.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 87.577 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.624    87.577    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456    88.033 r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/Q
                         net (fo=1, routed)           1.776    89.809    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[1]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.504    97.966    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.235    97.138    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.095    97.043    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.043    
                         arrival time                         -89.809    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.200%)  route 1.801ns (79.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.418ns = ( 87.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.629    87.582    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456    88.038 r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/Q
                         net (fo=1, routed)           1.801    89.840    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[2]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.235    97.144    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.061    97.083    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         97.083    
                         arrival time                         -89.840    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.253ns  (logic 0.456ns (20.241%)  route 1.797ns (79.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 87.588 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.635    87.588    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X15Y68         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456    88.044 r  design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/Q
                         net (fo=2, routed)           1.797    89.841    design_1_i/clock_gen/sync_extern/U0/sig_in
    SLICE_X15Y64         FDRE                                         r  design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.519    97.981    design_1_i/clock_gen/sync_extern/U0/clk
    SLICE_X15Y64         FDRE                                         r  design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.388    
                         clock uncertainty           -0.235    97.153    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)       -0.067    97.086    design_1_i/clock_gen/sync_extern/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.086    
                         arrival time                         -89.841    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.206ns  (logic 0.456ns (20.675%)  route 1.750ns (79.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 87.588 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.635    87.588    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X15Y68         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456    88.044 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/Q
                         net (fo=2, routed)           1.750    89.794    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/sig_in
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.513    97.975    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.382    
                         clock uncertainty           -0.235    97.147    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.058    97.089    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.089    
                         arrival time                         -89.794    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.182ns  (logic 0.456ns (20.896%)  route 1.726ns (79.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 87.583 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.630    87.583    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456    88.039 r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/Q
                         net (fo=1, routed)           1.726    89.766    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[4]
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.513    97.975    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                         clock pessimism             -0.593    97.382    
                         clock uncertainty           -0.235    97.147    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.081    97.066    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         97.066    
                         arrival time                         -89.766    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.163ns  (logic 0.456ns (21.081%)  route 1.707ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.426ns = ( 87.574 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.621    87.574    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456    88.030 r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/Q
                         net (fo=1, routed)           1.707    89.737    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[9]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.504    97.966    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.235    97.138    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.093    97.045    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         97.045    
                         arrival time                         -89.737    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.018ns  (logic 0.419ns (20.758%)  route 1.599ns (79.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 87.578 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.625    87.578    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.419    87.997 r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/Q
                         net (fo=1, routed)           1.599    89.597    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[14]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.507    97.969    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/C
                         clock pessimism             -0.593    97.376    
                         clock uncertainty           -0.235    97.141    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.236    96.905    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                         -89.597    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.196ns  (logic 0.456ns (20.761%)  route 1.740ns (79.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 87.581 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.628    87.581    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456    88.037 r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/Q
                         net (fo=1, routed)           1.740    89.778    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[8]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.235    97.144    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.058    97.086    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         97.086    
                         arrival time                         -89.778    
  -------------------------------------------------------------------
                         slack                                  7.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.837%)  route 0.649ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/Q
                         net (fo=1, routed)           0.649     0.241    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[2]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.329%)  route 0.628ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart_programmer/U0/addr_reg[3]/Q
                         net (fo=1, routed)           0.628     0.217    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[3]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.235    -0.001    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.047     0.046    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.321%)  route 0.629ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart_programmer/U0/addr_reg[2]/Q
                         net (fo=1, routed)           0.629     0.217    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[2]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.235    -0.001    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.046     0.045    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.799%)  route 0.651ns (82.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           0.651     0.242    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X15Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X15Y73         FDRE (Hold_fdre_C_D)         0.066     0.069    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.765%)  route 0.593ns (82.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart_programmer/U0/addr_reg[4]/Q
                         net (fo=1, routed)           0.593     0.168    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[4]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.235    -0.001    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)        -0.007    -0.008    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.767%)  route 0.653ns (82.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[13]/Q
                         net (fo=1, routed)           0.653     0.243    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[13]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.235     0.001    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.066     0.067    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.697%)  route 0.595ns (82.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/Q
                         net (fo=1, routed)           0.595     0.171    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[5]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.826    -0.326    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.238    
                         clock uncertainty            0.235    -0.002    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)        -0.006    -0.008    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.506%)  route 0.664ns (82.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/Q
                         net (fo=2, routed)           0.664     0.255    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/sig_in
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.235    -0.001    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.076     0.075    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.128ns (17.125%)  route 0.619ns (82.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/Q
                         net (fo=1, routed)           0.619     0.197    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[14]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.235     0.001    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.016     0.017    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.509%)  route 0.664ns (82.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           0.664     0.255    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.235     0.001    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.070     0.071    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.310ns  (logic 0.456ns (19.738%)  route 1.854ns (80.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 87.578 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.625    87.578    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456    88.034 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           1.854    89.889    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.507    97.969    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism             -0.593    97.376    
                         clock uncertainty           -0.235    97.141    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.067    97.074    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         97.074    
                         arrival time                         -89.889    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.264ns  (logic 0.456ns (20.145%)  route 1.808ns (79.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.418ns = ( 87.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.629    87.582    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456    88.038 r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/Q
                         net (fo=1, routed)           1.808    89.846    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[1]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.235    97.144    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.081    97.063    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.063    
                         arrival time                         -89.846    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.429%)  route 1.776ns (79.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 87.577 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.624    87.577    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456    88.033 r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/Q
                         net (fo=1, routed)           1.776    89.809    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[1]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.504    97.966    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.235    97.138    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.095    97.043    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.043    
                         arrival time                         -89.809    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.200%)  route 1.801ns (79.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.418ns = ( 87.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.629    87.582    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456    88.038 r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/Q
                         net (fo=1, routed)           1.801    89.840    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[2]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.235    97.144    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.061    97.083    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         97.083    
                         arrival time                         -89.840    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.253ns  (logic 0.456ns (20.241%)  route 1.797ns (79.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 87.588 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.635    87.588    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X15Y68         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456    88.044 r  design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/Q
                         net (fo=2, routed)           1.797    89.841    design_1_i/clock_gen/sync_extern/U0/sig_in
    SLICE_X15Y64         FDRE                                         r  design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.519    97.981    design_1_i/clock_gen/sync_extern/U0/clk
    SLICE_X15Y64         FDRE                                         r  design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.388    
                         clock uncertainty           -0.235    97.153    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)       -0.067    97.086    design_1_i/clock_gen/sync_extern/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.086    
                         arrival time                         -89.841    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.206ns  (logic 0.456ns (20.675%)  route 1.750ns (79.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 87.588 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.635    87.588    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X15Y68         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456    88.044 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/Q
                         net (fo=2, routed)           1.750    89.794    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/sig_in
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.513    97.975    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.382    
                         clock uncertainty           -0.235    97.147    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.058    97.089    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.089    
                         arrival time                         -89.794    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.300ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.182ns  (logic 0.456ns (20.896%)  route 1.726ns (79.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 87.583 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.630    87.583    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456    88.039 r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/Q
                         net (fo=1, routed)           1.726    89.766    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[4]
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.513    97.975    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                         clock pessimism             -0.593    97.382    
                         clock uncertainty           -0.235    97.147    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.081    97.066    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         97.066    
                         arrival time                         -89.766    
  -------------------------------------------------------------------
                         slack                                  7.300    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.163ns  (logic 0.456ns (21.081%)  route 1.707ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.426ns = ( 87.574 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.621    87.574    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456    88.030 r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/Q
                         net (fo=1, routed)           1.707    89.737    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[9]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.504    97.966    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.235    97.138    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.093    97.045    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         97.045    
                         arrival time                         -89.737    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.018ns  (logic 0.419ns (20.758%)  route 1.599ns (79.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 87.578 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.625    87.578    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.419    87.997 r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/Q
                         net (fo=1, routed)           1.599    89.597    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[14]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.507    97.969    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/C
                         clock pessimism             -0.593    97.376    
                         clock uncertainty           -0.235    97.141    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.236    96.905    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                         -89.597    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.196ns  (logic 0.456ns (20.761%)  route 1.740ns (79.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 87.581 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.628    87.581    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456    88.037 r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/Q
                         net (fo=1, routed)           1.740    89.778    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[8]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.235    97.144    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.058    97.086    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         97.086    
                         arrival time                         -89.778    
  -------------------------------------------------------------------
                         slack                                  7.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.837%)  route 0.649ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/Q
                         net (fo=1, routed)           0.649     0.241    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[2]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.329%)  route 0.628ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart_programmer/U0/addr_reg[3]/Q
                         net (fo=1, routed)           0.628     0.217    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[3]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.235    -0.001    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.047     0.046    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.321%)  route 0.629ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart_programmer/U0/addr_reg[2]/Q
                         net (fo=1, routed)           0.629     0.217    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[2]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.235    -0.001    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.046     0.045    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.799%)  route 0.651ns (82.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           0.651     0.242    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X15Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.235     0.003    
    SLICE_X15Y73         FDRE (Hold_fdre_C_D)         0.066     0.069    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.765%)  route 0.593ns (82.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart_programmer/U0/addr_reg[4]/Q
                         net (fo=1, routed)           0.593     0.168    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[4]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.235    -0.001    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)        -0.007    -0.008    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.767%)  route 0.653ns (82.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[13]/Q
                         net (fo=1, routed)           0.653     0.243    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[13]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.235     0.001    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.066     0.067    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.697%)  route 0.595ns (82.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/Q
                         net (fo=1, routed)           0.595     0.171    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[5]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.826    -0.326    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.238    
                         clock uncertainty            0.235    -0.002    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)        -0.006    -0.008    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.506%)  route 0.664ns (82.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/Q
                         net (fo=2, routed)           0.664     0.255    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/sig_in
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.235    -0.001    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.076     0.075    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.128ns (17.125%)  route 0.619ns (82.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/Q
                         net (fo=1, routed)           0.619     0.197    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[14]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.235     0.001    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.016     0.017    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.509%)  route 0.664ns (82.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           0.664     0.255    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.235     0.001    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.070     0.071    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       71.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.943ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.229ns  (logic 3.132ns (11.095%)  route 25.097ns (88.905%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.172ns = ( 99.828 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           1.071    27.401    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.635    99.828    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X5Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/C
                         clock pessimism             -0.302    99.526    
                         clock uncertainty           -0.115    99.411    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.067    99.344    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]
  -------------------------------------------------------------------
                         required time                         99.344    
                         arrival time                         -27.401    
  -------------------------------------------------------------------
                         slack                                 71.943    

Slack (MET) :             72.190ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        28.038ns  (logic 3.132ns (11.171%)  route 24.906ns (88.829%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 99.879 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.880    27.210    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.686    99.879    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X6Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/C
                         clock pessimism             -0.333    99.546    
                         clock uncertainty           -0.115    99.431    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)       -0.031    99.400    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         99.400    
                         arrival time                         -27.210    
  -------------------------------------------------------------------
                         slack                                 72.190    

Slack (MET) :             72.205ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.900ns  (logic 3.132ns (11.226%)  route 24.768ns (88.774%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.199ns = ( 99.801 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.742    27.071    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X5Y115         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.608    99.801    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X5Y115         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/C
                         clock pessimism             -0.302    99.500    
                         clock uncertainty           -0.115    99.384    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)       -0.108    99.276    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         99.276    
                         arrival time                         -27.071    
  -------------------------------------------------------------------
                         slack                                 72.205    

Slack (MET) :             72.240ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.592ns  (logic 3.163ns (11.463%)  route 24.429ns (88.537%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns = ( 99.519 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           1.030    26.764    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.326    99.519    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y110        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/C
                         clock pessimism             -0.333    99.187    
                         clock uncertainty           -0.115    99.071    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)       -0.067    99.004    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         99.004    
                         arrival time                         -26.764    
  -------------------------------------------------------------------
                         slack                                 72.240    

Slack (MET) :             72.263ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.955ns  (logic 3.132ns (11.204%)  route 24.823ns (88.796%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 99.874 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.797    27.127    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.681    99.874    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y116         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/C
                         clock pessimism             -0.302    99.572    
                         clock uncertainty           -0.115    99.457    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.067    99.390    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         99.390    
                         arrival time                         -27.127    
  -------------------------------------------------------------------
                         slack                                 72.263    

Slack (MET) :             72.265ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.898ns  (logic 3.132ns (11.227%)  route 24.766ns (88.773%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 99.864 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.740    27.070    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.671    99.864    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/C
                         clock pessimism             -0.333    99.531    
                         clock uncertainty           -0.115    99.416    
    SLICE_X7Y117         FDRE (Setup_fdre_C_D)       -0.081    99.335    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         99.335    
                         arrival time                         -27.070    
  -------------------------------------------------------------------
                         slack                                 72.265    

Slack (MET) :             72.336ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.602ns  (logic 3.163ns (11.459%)  route 24.439ns (88.541%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.362ns = ( 99.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           1.040    26.774    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y111        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.445    99.638    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y111        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/C
                         clock pessimism             -0.333    99.305    
                         clock uncertainty           -0.115    99.190    
    SLICE_X13Y111        FDRE (Setup_fdre_C_D)       -0.081    99.109    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         99.109    
                         arrival time                         -26.774    
  -------------------------------------------------------------------
                         slack                                 72.336    

Slack (MET) :             72.344ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.849ns  (logic 3.132ns (11.246%)  route 24.717ns (88.754%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 99.879 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.691    27.021    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.686    99.879    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/C
                         clock pessimism             -0.333    99.546    
                         clock uncertainty           -0.115    99.431    
    SLICE_X7Y118         FDRE (Setup_fdre_C_D)       -0.067    99.364    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -27.021    
  -------------------------------------------------------------------
                         slack                                 72.344    

Slack (MET) :             72.445ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.461ns  (logic 3.163ns (11.518%)  route 24.298ns (88.482%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 99.606 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           0.899    26.633    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y112        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.414    99.606    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y112        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/C
                         clock pessimism             -0.333    99.274    
                         clock uncertainty           -0.115    99.158    
    SLICE_X13Y112        FDRE (Setup_fdre_C_D)       -0.081    99.077    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         99.077    
                         arrival time                         -26.633    
  -------------------------------------------------------------------
                         slack                                 72.445    

Slack (MET) :             72.491ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        27.709ns  (logic 3.132ns (11.303%)  route 24.577ns (88.697%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 99.864 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.551    26.881    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X6Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.671    99.864    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X6Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/C
                         clock pessimism             -0.333    99.531    
                         clock uncertainty           -0.115    99.416    
    SLICE_X6Y117         FDRE (Setup_fdre_C_D)       -0.045    99.371    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]
  -------------------------------------------------------------------
                         required time                         99.371    
                         arrival time                         -26.881    
  -------------------------------------------------------------------
                         slack                                 72.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.902%)  route 0.119ns (48.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/Q
                         net (fo=17, routed)          0.119    -0.300    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/DIC
    SLICE_X12Y69         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/WCLK
    SLICE_X12Y69         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X12Y69         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.326    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.355ns (65.918%)  route 0.184ns (34.082%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.031 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.031    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.567    -0.545    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/Q
                         net (fo=1, routed)           0.095    -0.309    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop[4]
    SLICE_X13Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.836    -0.316    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X13Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.047    -0.369    design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.366ns (66.600%)  route 0.184ns (33.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.042 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.042    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.559    -0.553    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.296    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop[1]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.826    -0.326    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                         clock pessimism             -0.227    -0.553    
                         clock uncertainty            0.115    -0.438    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.072    -0.366    design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.067 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.067    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.067 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.067    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.219%)  route 0.184ns (31.781%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.016 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.070 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.070    design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y101         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.162%)  route 0.178ns (55.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.559    -0.553    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/Q
                         net (fo=1, routed)           0.178    -0.234    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop[15]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/C
                         clock pessimism             -0.194    -0.519    
                         clock uncertainty            0.115    -0.404    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.078    -0.326    design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.170%)  route 0.191ns (59.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/Q
                         net (fo=17, routed)          0.191    -0.228    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/DIC
    SLICE_X12Y70         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.835    -0.317    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/WCLK
    SLICE_X12Y70         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.115    -0.417    
    SLICE_X12Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.327    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.058ns (28.126%)  route 2.704ns (71.875%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.555     1.335    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.461    
    SLICE_X32Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.256    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.058ns (28.554%)  route 2.647ns (71.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.499     1.279    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.461    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.256    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.058ns (28.554%)  route 2.647ns (71.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.499     1.279    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.506     7.968    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.430     7.538    
                         clock uncertainty           -0.077     7.461    
    SLICE_X31Y72         FDRE (Setup_fdre_C_CE)      -0.205     7.256    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.058ns (29.717%)  route 2.502ns (70.283%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.354     1.133    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.509     7.971    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.430     7.541    
                         clock uncertainty           -0.077     7.464    
    SLICE_X31Y70         FDRE (Setup_fdre_C_CE)      -0.205     7.259    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.463    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.258    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.463    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.258    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.058ns (29.784%)  route 2.494ns (70.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 f  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.449    -0.386    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326    -0.060 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2/O
                         net (fo=3, routed)           0.716     0.656    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_2_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.780 r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.346     1.125    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.508     7.970    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X32Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.430     7.540    
                         clock uncertainty           -0.077     7.463    
    SLICE_X32Y71         FDRE (Setup_fdre_C_CE)      -0.205     7.258    design_1_i/programmer/uart_programmer/U0/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.476    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.271    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.476    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.271    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.058ns (30.788%)  route 2.378ns (69.212%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.620    -2.427    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[4]/Q
                         net (fo=4, routed)           0.984    -0.987    design_1_i/programmer/uart_programmer/U0/delay_cnt[4]
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.152    -0.835 r  design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4/O
                         net (fo=2, routed)           0.423    -0.412    design_1_i/programmer/uart_programmer/U0/prog_mem_wr_i_4_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I4_O)        0.326    -0.086 f  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4/O
                         net (fo=3, routed)           0.343     0.258    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_4_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124     0.382 r  design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2/O
                         net (fo=6, routed)           0.628     1.010    design_1_i/programmer/uart_programmer/U0/delay_cnt[7]_i_2_n_0
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.966    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]/C
                         clock pessimism             -0.413     7.553    
                         clock uncertainty           -0.077     7.476    
    SLICE_X35Y73         FDRE (Setup_fdre_C_CE)      -0.205     7.271    design_1_i/programmer/uart_programmer/U0/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.270    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[7]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.078    -0.376    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.273    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[5]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.071    -0.383    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.357%)  route 0.169ns (47.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.169    -0.240    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.045    -0.195 r  design_1_i/cpu_uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/cpu_uart/U0/baud_rst_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  design_1_i/cpu_uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.321    design_1_i/cpu_uart/U0/clk
    SLICE_X46Y103        FDRE                                         r  design_1_i/cpu_uart/U0/baud_rst_reg/C
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.077    -0.438    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.121    -0.317    design_1_i/cpu_uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/baud_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X37Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.290    design_1_i/programmer/uart/U0/rx_start_bit_buff[0]
    SLICE_X36Y71         LUT5 (Prop_lut5_I2_O)        0.045    -0.245 r  design_1_i/programmer/uart/U0/baud_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/programmer/uart/U0/baud_rst_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/baud_rst_reg/C
                         clock pessimism             -0.216    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092    -0.370    design_1_i/programmer/uart/U0/baud_rst_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.453%)  route 0.156ns (52.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart/U0/clk
    SLICE_X33Y70         FDRE                                         r  design_1_i/programmer/uart/U0/rx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart/U0/rx_buff_reg[1]/Q
                         net (fo=11, routed)          0.156    -0.253    design_1_i/programmer/uart_programmer/U0/rx_data[1]
    SLICE_X31Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.832    -0.320    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cmd_reg[1]/C
                         clock pessimism             -0.215    -0.535    
                         clock uncertainty            0.077    -0.458    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.070    -0.388    design_1_i/programmer/uart_programmer/U0/cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.072%)  route 0.172ns (54.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart/U0/rx_ready_reg/Q
                         net (fo=2, routed)           0.172    -0.239    design_1_i/programmer/uart_programmer/U0/rx_ready
    SLICE_X35Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]/C
                         clock pessimism             -0.215    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.075    -0.386    design_1_i/programmer/uart_programmer/U0/rx_ready_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/rx_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.143    -0.266    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  design_1_i/cpu_uart/U0/rx_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/cpu_uart/U0/rx_pos[2]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.320    design_1_i/cpu_uart/U0/clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[2]/C
                         clock pessimism             -0.217    -0.537    
                         clock uncertainty            0.077    -0.460    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.092    -0.368    design_1_i/cpu_uart/U0/rx_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu_uart/U0/rx_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/cpu_uart/U0/clk
    SLICE_X45Y103        FDRE                                         r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/cpu_uart/U0/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=7, routed)           0.142    -0.267    design_1_i/cpu_uart/U0/rx_state[1]
    SLICE_X44Y103        LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  design_1_i/cpu_uart/U0/rx_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    design_1_i/cpu_uart/U0/rx_pos[1]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.831    -0.320    design_1_i/cpu_uart/U0/clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/cpu_uart/U0/rx_pos_reg[1]/C
                         clock pessimism             -0.217    -0.537    
                         clock uncertainty            0.077    -0.460    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.091    -0.369    design_1_i/cpu_uart/U0/rx_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.511%)  route 0.176ns (55.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.565    -0.547    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/Q
                         net (fo=1, routed)           0.176    -0.230    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop[6]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.076    -0.378    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/stable_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart/U0/rx_start_bit_buff_reg[1]/Q
                         net (fo=3, routed)           0.091    -0.334    design_1_i/programmer/uart/U0/rx_start_bit_buff[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I1_O)        0.099    -0.235 r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/programmer/uart/U0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.829    -0.323    design_1_i/programmer/uart/U0/clk
    SLICE_X36Y71         FDRE                                         r  design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.229    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.091    -0.384    design_1_i/programmer/uart/U0/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.456ns (20.170%)  route 1.805ns (79.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/Q
                         net (fo=1, routed)           1.805    -0.160    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[2]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)       -0.095     7.042    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.250ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.338%)  route 1.786ns (79.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/Q
                         net (fo=1, routed)           1.786    -0.179    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[0]
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.505     7.966    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/C
                         clock pessimism             -0.593     7.373    
                         clock uncertainty           -0.235     7.138    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)       -0.067     7.071    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  7.250    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.190%)  route 1.803ns (79.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/Q
                         net (fo=1, routed)           1.803    -0.163    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[4]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.031     7.106    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                          7.106    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  7.269    

Slack (MET) :             7.276ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.456ns (20.834%)  route 1.733ns (79.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/Q
                         net (fo=1, routed)           1.733    -0.232    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[3]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)       -0.093     7.044    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  7.276    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.456ns (21.029%)  route 1.712ns (78.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/Q
                         net (fo=1, routed)           1.712    -0.253    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[6]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X31Y106        FDRE (Setup_fdre_C_D)       -0.081     7.056    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.456ns (21.036%)  route 1.712ns (78.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/Q
                         net (fo=1, routed)           1.712    -0.253    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[1]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X31Y106        FDRE (Setup_fdre_C_D)       -0.067     7.070    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.296%)  route 1.685ns (78.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/Q
                         net (fo=1, routed)           1.685    -0.280    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[5]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.045     7.092    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.456ns (21.629%)  route 1.652ns (78.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.630    -2.417    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X15Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/Q
                         net (fo=1, routed)           1.652    -0.309    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[7]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.235     7.137    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.028     7.109    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.456ns (22.173%)  route 1.601ns (77.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/Q
                         net (fo=2, routed)           1.601    -0.365    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/sig_in
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.503     7.964    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/C
                         clock pessimism             -0.593     7.371    
                         clock uncertainty           -0.235     7.136    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)       -0.067     7.069    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  7.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.854%)  route 0.649ns (82.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/Q
                         net (fo=1, routed)           0.649     0.244    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[1]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.070     0.078    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.189%)  route 0.634ns (81.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/Q
                         net (fo=1, routed)           0.634     0.229    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[5]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.052     0.060    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.531%)  route 0.663ns (82.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.569    -0.543    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X15Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/Q
                         net (fo=1, routed)           0.663     0.261    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[7]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.063     0.071    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.548%)  route 0.663ns (82.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/Q
                         net (fo=1, routed)           0.663     0.257    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[4]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.059     0.067    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.214%)  route 0.678ns (82.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/Q
                         net (fo=1, routed)           0.678     0.273    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[0]
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.070     0.078    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.631%)  route 0.659ns (82.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/Q
                         net (fo=1, routed)           0.659     0.254    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[2]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.046     0.054    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.542%)  route 0.663ns (82.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/Q
                         net (fo=1, routed)           0.663     0.258    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[3]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.047     0.055    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/Q
                         net (fo=2, routed)           0.696     0.290    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/sig_in
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.835    -0.317    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.235     0.007    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.070     0.077    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.541%)  route 0.711ns (83.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/Q
                         net (fo=1, routed)           0.711     0.306    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[6]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.235     0.008    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.066     0.074    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.456ns (20.170%)  route 1.805ns (79.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/Q
                         net (fo=1, routed)           1.805    -0.160    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[2]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)       -0.095     7.046    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.456ns (20.338%)  route 1.786ns (79.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/Q
                         net (fo=1, routed)           1.786    -0.179    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[0]
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.505     7.966    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/C
                         clock pessimism             -0.593     7.373    
                         clock uncertainty           -0.231     7.142    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)       -0.067     7.075    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.190%)  route 1.803ns (79.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/Q
                         net (fo=1, routed)           1.803    -0.163    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[4]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.031     7.110    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.456ns (20.834%)  route 1.733ns (79.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/Q
                         net (fo=1, routed)           1.733    -0.232    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[3]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)       -0.093     7.048    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.456ns (21.029%)  route 1.712ns (78.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/Q
                         net (fo=1, routed)           1.712    -0.253    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[6]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X31Y106        FDRE (Setup_fdre_C_D)       -0.081     7.060    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                          7.060    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.456ns (21.036%)  route 1.712ns (78.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/Q
                         net (fo=1, routed)           1.712    -0.253    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[1]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X31Y106        FDRE (Setup_fdre_C_D)       -0.067     7.074    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.296%)  route 1.685ns (78.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/Q
                         net (fo=1, routed)           1.685    -0.280    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[5]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.045     7.096    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.456ns (21.629%)  route 1.652ns (78.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.630    -2.417    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X15Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/Q
                         net (fo=1, routed)           1.652    -0.309    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[7]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.504     7.965    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                         clock pessimism             -0.593     7.372    
                         clock uncertainty           -0.231     7.141    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.028     7.113    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@10.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.456ns (22.173%)  route 1.601ns (77.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.626    -2.421    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/Q
                         net (fo=2, routed)           1.601    -0.365    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/sig_in
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     4.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     6.370    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.503     7.964    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/C
                         clock pessimism             -0.593     7.371    
                         clock uncertainty           -0.231     7.140    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)       -0.067     7.073    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                          7.073    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  7.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.854%)  route 0.649ns (82.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[1]/Q
                         net (fo=1, routed)           0.649     0.244    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[1]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.189%)  route 0.634ns (81.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[5]/Q
                         net (fo=1, routed)           0.634     0.229    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[5]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.052     0.055    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.531%)  route 0.663ns (82.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.569    -0.543    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X15Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[7]/Q
                         net (fo=1, routed)           0.663     0.261    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[7]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.063     0.066    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.548%)  route 0.663ns (82.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[4]/Q
                         net (fo=1, routed)           0.663     0.257    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[4]
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X30Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.059     0.062    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.214%)  route 0.678ns (82.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[0]/Q
                         net (fo=1, routed)           0.678     0.273    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[0]
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X29Y104        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.070     0.073    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.631%)  route 0.659ns (82.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[2]/Q
                         net (fo=1, routed)           0.659     0.254    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[2]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.046     0.049    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.542%)  route 0.663ns (82.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[3]/Q
                         net (fo=1, routed)           0.663     0.258    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[3]
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X31Y105        FDRE (Hold_fdre_C_D)         0.047     0.050    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.855%)  route 0.696ns (83.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X28Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_start_trans_reg/Q
                         net (fo=2, routed)           0.696     0.290    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/sig_in
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.835    -0.317    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]/C
                         clock pessimism              0.089    -0.229    
                         clock uncertainty            0.231     0.002    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.070     0.072    design_1_i/memory/mem_maped_uart/sync_extern_0/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100Mhz_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.541%)  route 0.711ns (83.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/memory/mem_maped_uart/uart_controller/U0/clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/memory/mem_maped_uart/uart_controller/U0/tx_buff_reg[6]/Q
                         net (fo=1, routed)           0.711     0.306    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/byte[6]
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.836    -0.316    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]/C
                         clock pessimism              0.089    -0.228    
                         clock uncertainty            0.231     0.003    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.066     0.069    design_1_i/memory/mem_maped_uart/sync_byte_1/U0/double_flop_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.310ns  (logic 0.456ns (19.738%)  route 1.854ns (80.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 87.578 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.625    87.578    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456    88.034 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           1.854    89.889    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.507    97.969    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism             -0.593    97.376    
                         clock uncertainty           -0.231    97.145    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.067    97.078    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         97.078    
                         arrival time                         -89.889    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.264ns  (logic 0.456ns (20.145%)  route 1.808ns (79.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.418ns = ( 87.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.629    87.582    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456    88.038 r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/Q
                         net (fo=1, routed)           1.808    89.846    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[1]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.231    97.148    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.081    97.067    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.067    
                         arrival time                         -89.846    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.429%)  route 1.776ns (79.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 87.577 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.624    87.577    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456    88.033 r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/Q
                         net (fo=1, routed)           1.776    89.809    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[1]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.504    97.966    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.231    97.142    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.095    97.047    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.047    
                         arrival time                         -89.809    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.200%)  route 1.801ns (79.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.418ns = ( 87.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.629    87.582    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456    88.038 r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/Q
                         net (fo=1, routed)           1.801    89.840    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[2]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.231    97.148    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.061    97.087    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         97.087    
                         arrival time                         -89.840    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.253ns  (logic 0.456ns (20.241%)  route 1.797ns (79.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 87.588 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.635    87.588    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X15Y68         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456    88.044 r  design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/Q
                         net (fo=2, routed)           1.797    89.841    design_1_i/clock_gen/sync_extern/U0/sig_in
    SLICE_X15Y64         FDRE                                         r  design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.519    97.981    design_1_i/clock_gen/sync_extern/U0/clk
    SLICE_X15Y64         FDRE                                         r  design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.388    
                         clock uncertainty           -0.231    97.157    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)       -0.067    97.090    design_1_i/clock_gen/sync_extern/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.090    
                         arrival time                         -89.841    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.206ns  (logic 0.456ns (20.675%)  route 1.750ns (79.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 87.588 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.635    87.588    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X15Y68         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456    88.044 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/Q
                         net (fo=2, routed)           1.750    89.794    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/sig_in
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.513    97.975    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.382    
                         clock uncertainty           -0.231    97.151    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.058    97.093    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                         -89.794    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.182ns  (logic 0.456ns (20.896%)  route 1.726ns (79.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 87.583 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.630    87.583    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456    88.039 r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/Q
                         net (fo=1, routed)           1.726    89.766    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[4]
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.513    97.975    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                         clock pessimism             -0.593    97.382    
                         clock uncertainty           -0.231    97.151    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.081    97.070    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         97.070    
                         arrival time                         -89.766    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.163ns  (logic 0.456ns (21.081%)  route 1.707ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.426ns = ( 87.574 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.621    87.574    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456    88.030 r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/Q
                         net (fo=1, routed)           1.707    89.737    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[9]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.504    97.966    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.231    97.142    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.093    97.049    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         97.049    
                         arrival time                         -89.737    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.018ns  (logic 0.419ns (20.758%)  route 1.599ns (79.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 87.578 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.625    87.578    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.419    87.997 r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/Q
                         net (fo=1, routed)           1.599    89.597    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[14]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.507    97.969    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/C
                         clock pessimism             -0.593    97.376    
                         clock uncertainty           -0.231    97.145    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.236    96.909    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]
  -------------------------------------------------------------------
                         required time                         96.909    
                         arrival time                         -89.597    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.196ns  (logic 0.456ns (20.761%)  route 1.740ns (79.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 87.581 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.628    87.581    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456    88.037 r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/Q
                         net (fo=1, routed)           1.740    89.778    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[8]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.231    97.148    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.058    97.090    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         97.090    
                         arrival time                         -89.778    
  -------------------------------------------------------------------
                         slack                                  7.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.837%)  route 0.649ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/Q
                         net (fo=1, routed)           0.649     0.241    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[2]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.001    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.070     0.069    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.329%)  route 0.628ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart_programmer/U0/addr_reg[3]/Q
                         net (fo=1, routed)           0.628     0.217    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[3]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.231    -0.005    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.047     0.042    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.321%)  route 0.629ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart_programmer/U0/addr_reg[2]/Q
                         net (fo=1, routed)           0.629     0.217    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[2]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.231    -0.005    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.046     0.041    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.799%)  route 0.651ns (82.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           0.651     0.242    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X15Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.001    
    SLICE_X15Y73         FDRE (Hold_fdre_C_D)         0.066     0.065    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.765%)  route 0.593ns (82.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart_programmer/U0/addr_reg[4]/Q
                         net (fo=1, routed)           0.593     0.168    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[4]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.231    -0.005    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)        -0.007    -0.012    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.767%)  route 0.653ns (82.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[13]/Q
                         net (fo=1, routed)           0.653     0.243    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[13]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.231    -0.003    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.066     0.063    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.697%)  route 0.595ns (82.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/Q
                         net (fo=1, routed)           0.595     0.171    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[5]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.826    -0.326    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.238    
                         clock uncertainty            0.231    -0.006    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)        -0.006    -0.012    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.506%)  route 0.664ns (82.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/Q
                         net (fo=2, routed)           0.664     0.255    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/sig_in
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.231    -0.005    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.076     0.071    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.128ns (17.125%)  route 0.619ns (82.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/Q
                         net (fo=1, routed)           0.619     0.197    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[14]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.231    -0.003    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.016     0.013    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.509%)  route 0.664ns (82.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           0.664     0.255    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.231    -0.003    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.070     0.067    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       71.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.943ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.229ns  (logic 3.132ns (11.095%)  route 25.097ns (88.905%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.172ns = ( 99.828 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           1.071    27.401    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.635    99.828    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X5Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]/C
                         clock pessimism             -0.302    99.526    
                         clock uncertainty           -0.115    99.411    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.067    99.344    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[5][3]
  -------------------------------------------------------------------
                         required time                         99.344    
                         arrival time                         -27.401    
  -------------------------------------------------------------------
                         slack                                 71.943    

Slack (MET) :             72.190ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        28.038ns  (logic 3.132ns (11.171%)  route 24.906ns (88.829%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 99.879 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.880    27.210    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.686    99.879    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X6Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]/C
                         clock pessimism             -0.333    99.546    
                         clock uncertainty           -0.115    99.431    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)       -0.031    99.400    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         99.400    
                         arrival time                         -27.210    
  -------------------------------------------------------------------
                         slack                                 72.190    

Slack (MET) :             72.205ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.900ns  (logic 3.132ns (11.226%)  route 24.768ns (88.774%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.199ns = ( 99.801 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.742    27.071    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X5Y115         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.608    99.801    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X5Y115         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]/C
                         clock pessimism             -0.302    99.500    
                         clock uncertainty           -0.115    99.384    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)       -0.108    99.276    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         99.276    
                         arrival time                         -27.071    
  -------------------------------------------------------------------
                         slack                                 72.205    

Slack (MET) :             72.240ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.592ns  (logic 3.163ns (11.463%)  route 24.429ns (88.537%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns = ( 99.519 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           1.030    26.764    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.326    99.519    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y110        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]/C
                         clock pessimism             -0.333    99.187    
                         clock uncertainty           -0.115    99.071    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)       -0.067    99.004    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][4]
  -------------------------------------------------------------------
                         required time                         99.004    
                         arrival time                         -26.764    
  -------------------------------------------------------------------
                         slack                                 72.240    

Slack (MET) :             72.263ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.955ns  (logic 3.132ns (11.204%)  route 24.823ns (88.796%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 99.874 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.797    27.127    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.681    99.874    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y116         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]/C
                         clock pessimism             -0.302    99.572    
                         clock uncertainty           -0.115    99.457    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.067    99.390    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[4][3]
  -------------------------------------------------------------------
                         required time                         99.390    
                         arrival time                         -27.127    
  -------------------------------------------------------------------
                         slack                                 72.263    

Slack (MET) :             72.265ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.898ns  (logic 3.132ns (11.227%)  route 24.766ns (88.773%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 99.864 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.740    27.070    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.671    99.864    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]/C
                         clock pessimism             -0.333    99.531    
                         clock uncertainty           -0.115    99.416    
    SLICE_X7Y117         FDRE (Setup_fdre_C_D)       -0.081    99.335    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         99.335    
                         arrival time                         -27.070    
  -------------------------------------------------------------------
                         slack                                 72.265    

Slack (MET) :             72.336ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.602ns  (logic 3.163ns (11.459%)  route 24.439ns (88.541%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.362ns = ( 99.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           1.040    26.774    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y111        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.445    99.638    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y111        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]/C
                         clock pessimism             -0.333    99.305    
                         clock uncertainty           -0.115    99.190    
    SLICE_X13Y111        FDRE (Setup_fdre_C_D)       -0.081    99.109    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         99.109    
                         arrival time                         -26.774    
  -------------------------------------------------------------------
                         slack                                 72.336    

Slack (MET) :             72.344ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.849ns  (logic 3.132ns (11.246%)  route 24.717ns (88.754%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 99.879 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.691    27.021    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.686    99.879    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X7Y118         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]/C
                         clock pessimism             -0.333    99.546    
                         clock uncertainty           -0.115    99.431    
    SLICE_X7Y118         FDRE (Setup_fdre_C_D)       -0.067    99.364    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[6][3]
  -------------------------------------------------------------------
                         required time                         99.364    
                         arrival time                         -27.021    
  -------------------------------------------------------------------
                         slack                                 72.344    

Slack (MET) :             72.445ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.461ns  (logic 3.163ns (11.518%)  route 24.298ns (88.482%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.394ns = ( 99.606 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.897    21.414    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/ADDRB2
    SLICE_X2Y80          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.740 r  design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5/RAMB/O
                         net (fo=1, routed)           1.098    22.838    design_1_i/memory/data_mem/U0/mem_reg_r4_192_255_3_5_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124    22.962 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    22.962    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_3_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I0_O)      0.238    23.200 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    23.200    design_1_i/memory/data_mem/U0/data_out[4]_INST_0_i_1_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I0_O)      0.104    23.304 r  design_1_i/memory/data_mem/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           1.012    24.316    design_1_i/shell_cpu_top/U0/PC/data_mem[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.316    24.632 r  design_1_i/shell_cpu_top/U0/PC/mem[1][4]_i_2/O
                         net (fo=1, routed)           0.978    25.610    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][4]_1
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.124    25.734 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1/O
                         net (fo=7, routed)           0.899    26.633    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][4]_i_1_n_0
    SLICE_X13Y112        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.414    99.606    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X13Y112        FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]/C
                         clock pessimism             -0.333    99.274    
                         clock uncertainty           -0.115    99.158    
    SLICE_X13Y112        FDRE (Setup_fdre_C_D)       -0.081    99.077    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         99.077    
                         arrival time                         -26.633    
  -------------------------------------------------------------------
                         slack                                 72.445    

Slack (MET) :             72.491ns  (required time - arrival time)
  Source:                 design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.709ns  (logic 3.132ns (11.303%)  route 24.577ns (88.697%))
  Logic Levels:           13  (LUT1=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=2)
  Clock Path Skew:        0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 99.864 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.333ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.783    -2.264    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.124    -2.140 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.312    -0.828    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.372 r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/Q
                         net (fo=261, routed)         5.950     5.578    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DPRA0
    SLICE_X8Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.702 r  design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.960     6.662    design_1_i/memory/prog_mem/U0/mem_reg_192_255_15_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.786 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     6.786    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_3_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     7.024 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0_i_1_n_0
    SLICE_X11Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     7.128 r  design_1_i/memory/prog_mem/U0/cur_ins[15]_INST_0/O
                         net (fo=64, routed)          4.275    11.403    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[15]
    SLICE_X3Y109         LUT6 (Prop_lut6_I2_O)        0.316    11.719 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1/O
                         net (fo=27, routed)          0.974    12.693    design_1_i/shell_cpu_top/U0/reg_file_inst/regA[15]_INST_0_i_1_n_0
    SLICE_X3Y118         MUXF7 (Prop_muxf7_S_O)       0.276    12.969 f  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0_i_1/O
                         net (fo=19, routed)          1.255    14.224    design_1_i/shell_cpu_top/U0/reg_file_inst/instruction[8]_1
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.293    14.517 r  design_1_i/shell_cpu_top/U0/reg_file_inst/regA[2]_INST_0/O
                         net (fo=257, routed)         6.720    21.237    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/ADDRA2
    SLICE_X2Y86          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.326    21.563 r  design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.286    22.849    design_1_i/memory/data_mem/U0/mem_reg_r4_896_959_3_5_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.124    22.973 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.973    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_6_n_0
    SLICE_X3Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    23.190 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    23.190    design_1_i/memory/data_mem/U0/data_out[3]_INST_0_i_2_n_0
    SLICE_X3Y82          MUXF8 (Prop_muxf8_I1_O)      0.094    23.284 r  design_1_i/memory/data_mem/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           1.262    24.546    design_1_i/shell_cpu_top/U0/PC/data_mem[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.316    24.862 r  design_1_i/shell_cpu_top/U0/PC/mem[1][3]_i_2/O
                         net (fo=1, routed)           1.343    26.206    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]_4
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124    26.330 r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1/O
                         net (fo=7, routed)           0.551    26.881    design_1_i/shell_cpu_top/U0/reg_file_inst/mem[1][3]_i_1_n_0
    SLICE_X6Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.671    99.864    design_1_i/shell_cpu_top/U0/reg_file_inst/clk
    SLICE_X6Y117         FDRE                                         r  design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]/C
                         clock pessimism             -0.333    99.531    
                         clock uncertainty           -0.115    99.416    
    SLICE_X6Y117         FDRE (Setup_fdre_C_D)       -0.045    99.371    design_1_i/shell_cpu_top/U0/reg_file_inst/mem_reg[1][3]
  -------------------------------------------------------------------
                         required time                         99.371    
                         arrival time                         -26.881    
  -------------------------------------------------------------------
                         slack                                 72.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.902%)  route 0.119ns (48.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/Q
                         net (fo=17, routed)          0.119    -0.300    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/DIC
    SLICE_X12Y69         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.836    -0.316    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/WCLK
    SLICE_X12Y69         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X12Y69         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.326    design_1_i/memory/prog_mem/U0/mem_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.355ns (65.918%)  route 0.184ns (34.082%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.031 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.031    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.567    -0.545    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/Q
                         net (fo=1, routed)           0.095    -0.309    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop[4]
    SLICE_X13Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.836    -0.316    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X13Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]/C
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.115    -0.416    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.047    -0.369    design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.366ns (66.600%)  route 0.184ns (33.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.042 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.042    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.559    -0.553    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/Q
                         net (fo=1, routed)           0.117    -0.296    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop[1]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.826    -0.326    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]/C
                         clock pessimism             -0.227    -0.553    
                         clock uncertainty            0.115    -0.438    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.072    -0.366    design_1_i/programmer/sync_addr_to_CPU_clk/U0/stable_word_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.067 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.067    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.067 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.067    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y100         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.219%)  route 0.184ns (31.781%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.605    -0.507    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y99          FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.183    design_1_i/seg_display/clk_div_0/U0/cnt_reg_n_0_[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.023 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.023    design_1_i/seg_display/clk_div_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.016 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    design_1_i/seg_display/clk_div_0/U0/cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.070 r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.070    design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.872    -0.280    design_1_i/seg_display/clk_div_0/U0/clk_in
    SLICE_X0Y101         FDRE                                         r  design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]/C
                         clock pessimism              0.040    -0.240    
                         clock uncertainty            0.115    -0.125    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.020    design_1_i/seg_display/clk_div_0/U0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.162%)  route 0.178ns (55.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.559    -0.553    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[15]/Q
                         net (fo=1, routed)           0.178    -0.234    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop[15]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]/C
                         clock pessimism             -0.194    -0.519    
                         clock uncertainty            0.115    -0.404    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.078    -0.326    design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[15]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.170%)  route 0.191ns (59.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.566    -0.546    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  design_1_i/programmer/sync_data_to_cpu_clk/U0/stable_word_reg[2]/Q
                         net (fo=17, routed)          0.191    -0.228    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/DIC
    SLICE_X12Y70         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.835    -0.317    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/WCLK
    SLICE_X12Y70         RAMD64E                                      r  design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.115    -0.417    
    SLICE_X12Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.090    -0.327    design_1_i/memory/prog_mem/U0/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100Mhz_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.310ns  (logic 0.456ns (19.738%)  route 1.854ns (80.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 87.578 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.625    87.578    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456    88.034 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           1.854    89.889    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.507    97.969    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism             -0.593    97.376    
                         clock uncertainty           -0.231    97.145    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.067    97.078    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         97.078    
                         arrival time                         -89.889    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.264ns  (logic 0.456ns (20.145%)  route 1.808ns (79.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.418ns = ( 87.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.629    87.582    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456    88.038 r  design_1_i/programmer/uart_programmer/U0/dout_reg[1]/Q
                         net (fo=1, routed)           1.808    89.846    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[1]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.231    97.148    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.081    97.067    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.067    
                         arrival time                         -89.846    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.232ns  (logic 0.456ns (20.429%)  route 1.776ns (79.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.423ns = ( 87.577 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.624    87.577    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456    88.033 r  design_1_i/programmer/uart_programmer/U0/addr_reg[1]/Q
                         net (fo=1, routed)           1.776    89.809    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[1]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.504    97.966    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.231    97.142    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.095    97.047    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[1]
  -------------------------------------------------------------------
                         required time                         97.047    
                         arrival time                         -89.809    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.200%)  route 1.801ns (79.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.418ns = ( 87.582 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.629    87.582    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456    88.038 r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/Q
                         net (fo=1, routed)           1.801    89.840    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[2]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.231    97.148    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.061    97.087    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         97.087    
                         arrival time                         -89.840    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.253ns  (logic 0.456ns (20.241%)  route 1.797ns (79.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 97.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 87.588 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.635    87.588    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X15Y68         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456    88.044 r  design_1_i/programmer/uart_programmer/U0/cpu_clk_en_reg/Q
                         net (fo=2, routed)           1.797    89.841    design_1_i/clock_gen/sync_extern/U0/sig_in
    SLICE_X15Y64         FDRE                                         r  design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.519    97.981    design_1_i/clock_gen/sync_extern/U0/clk
    SLICE_X15Y64         FDRE                                         r  design_1_i/clock_gen/sync_extern/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.388    
                         clock uncertainty           -0.231    97.157    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)       -0.067    97.090    design_1_i/clock_gen/sync_extern/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.090    
                         arrival time                         -89.841    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.206ns  (logic 0.456ns (20.675%)  route 1.750ns (79.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns = ( 87.588 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.635    87.588    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X15Y68         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.456    88.044 r  design_1_i/programmer/uart_programmer/U0/cpu_rst_reg/Q
                         net (fo=2, routed)           1.750    89.794    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/sig_in
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.513    97.975    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism             -0.593    97.382    
                         clock uncertainty           -0.231    97.151    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.058    97.093    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         97.093    
                         arrival time                         -89.794    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.182ns  (logic 0.456ns (20.896%)  route 1.726ns (79.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 97.975 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns = ( 87.583 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.630    87.583    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y69         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456    88.039 r  design_1_i/programmer/uart_programmer/U0/dout_reg[4]/Q
                         net (fo=1, routed)           1.726    89.766    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[4]
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.513    97.975    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]/C
                         clock pessimism             -0.593    97.382    
                         clock uncertainty           -0.231    97.151    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.081    97.070    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                         97.070    
                         arrival time                         -89.766    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.163ns  (logic 0.456ns (21.081%)  route 1.707ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 97.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.426ns = ( 87.574 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.621    87.574    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X31Y74         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456    88.030 r  design_1_i/programmer/uart_programmer/U0/addr_reg[9]/Q
                         net (fo=1, routed)           1.707    89.737    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[9]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.504    97.966    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]/C
                         clock pessimism             -0.593    97.373    
                         clock uncertainty           -0.231    97.142    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.093    97.049    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[9]
  -------------------------------------------------------------------
                         required time                         97.049    
                         arrival time                         -89.737    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.018ns  (logic 0.419ns (20.758%)  route 1.599ns (79.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 87.578 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.625    87.578    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.419    87.997 r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/Q
                         net (fo=1, routed)           1.599    89.597    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[14]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.507    97.969    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/C
                         clock pessimism             -0.593    97.376    
                         clock uncertainty           -0.231    97.145    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.236    96.909    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]
  -------------------------------------------------------------------
                         required time                         96.909    
                         arrival time                         -89.597    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@90.000ns)
  Data Path Delay:        2.196ns  (logic 0.456ns (20.761%)  route 1.740ns (79.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 87.581 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    92.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    84.144 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    85.857    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    85.953 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         1.628    87.581    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X28Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456    88.037 r  design_1_i/programmer/uart_programmer/U0/dout_reg[8]/Q
                         net (fo=1, routed)           1.740    89.778    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[8]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.510    97.972    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]/C
                         clock pessimism             -0.593    97.379    
                         clock uncertainty           -0.231    97.148    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)       -0.058    97.090    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[8]
  -------------------------------------------------------------------
                         required time                         97.090    
                         arrival time                         -89.778    
  -------------------------------------------------------------------
                         slack                                  7.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.837%)  route 0.649ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563    -0.549    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y70         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/programmer/uart_programmer/U0/dout_reg[2]/Q
                         net (fo=1, routed)           0.649     0.241    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[2]
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y70         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.001    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.070     0.069    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.329%)  route 0.628ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart_programmer/U0/addr_reg[3]/Q
                         net (fo=1, routed)           0.628     0.217    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[3]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.231    -0.005    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.047     0.042    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.321%)  route 0.629ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  design_1_i/programmer/uart_programmer/U0/addr_reg[2]/Q
                         net (fo=1, routed)           0.629     0.217    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[2]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.231    -0.005    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.046     0.041    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.799%)  route 0.651ns (82.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[11]/Q
                         net (fo=1, routed)           0.651     0.242    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[11]
    SLICE_X15Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.831    -0.321    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X15Y73         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]/C
                         clock pessimism              0.089    -0.233    
                         clock uncertainty            0.231    -0.001    
    SLICE_X15Y73         FDRE (Hold_fdre_C_D)         0.066     0.065    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.765%)  route 0.593ns (82.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart_programmer/U0/addr_reg[4]/Q
                         net (fo=1, routed)           0.593     0.168    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[4]
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.231    -0.005    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)        -0.007    -0.012    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[4]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.767%)  route 0.653ns (82.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[13]/Q
                         net (fo=1, routed)           0.653     0.243    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[13]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.231    -0.003    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.066     0.063    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.697%)  route 0.595ns (82.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.560    -0.552    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y73         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  design_1_i/programmer/uart_programmer/U0/addr_reg[5]/Q
                         net (fo=1, routed)           0.595     0.171    design_1_i/programmer/sync_addr_to_CPU_clk/U0/word[5]
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.826    -0.326    design_1_i/programmer/sync_addr_to_CPU_clk/U0/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]/C
                         clock pessimism              0.089    -0.238    
                         clock uncertainty            0.231    -0.006    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)        -0.006    -0.012    design_1_i/programmer/sync_addr_to_CPU_clk/U0/double_flop_reg[5]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.506%)  route 0.664ns (82.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y71         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/data_mem_wr_reg/Q
                         net (fo=2, routed)           0.664     0.255    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/sig_in
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.827    -0.325    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/clk
    SLICE_X28Y73         FDRE                                         r  design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]/C
                         clock pessimism              0.089    -0.237    
                         clock uncertainty            0.231    -0.005    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.076     0.071    design_1_i/programmer/sync_data_mem_wr_to_cpu_clk/U0/flops_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.128ns (17.125%)  route 0.619ns (82.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.422 r  design_1_i/programmer/uart_programmer/U0/dout_reg[14]/Q
                         net (fo=1, routed)           0.619     0.197    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[14]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.231    -0.003    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.016     0.013    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100Mhz_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CPU_CLK_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CLK100Mhz_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.509%)  route 0.664ns (82.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100Mhz_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CLK100Mhz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout2_buf/O
                         net (fo=121, routed)         0.562    -0.550    design_1_i/programmer/uart_programmer/U0/clk
    SLICE_X29Y72         FDRE                                         r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/programmer/uart_programmer/U0/dout_reg[12]/Q
                         net (fo=1, routed)           0.664     0.255    design_1_i/programmer/sync_data_to_cpu_clk/U0/word[12]
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.829    -0.323    design_1_i/programmer/sync_data_to_cpu_clk/U0/clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]/C
                         clock pessimism              0.089    -0.235    
                         clock uncertainty            0.231    -0.003    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.070     0.067    design_1_i/programmer/sync_data_to_cpu_clk/U0/double_flop_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       96.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.068ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.456ns (12.084%)  route 3.317ns (87.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 99.458 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.317     1.362    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.265    99.458    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/C
                         clock pessimism             -0.509    98.950    
                         clock uncertainty           -0.115    98.834    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    98.429    design_1_i/shell_cpu_top/U0/PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.429    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 97.068    

Slack (MET) :             97.068ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.456ns (12.084%)  route 3.317ns (87.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 99.458 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.317     1.362    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.265    99.458    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/C
                         clock pessimism             -0.509    98.950    
                         clock uncertainty           -0.115    98.834    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    98.429    design_1_i/shell_cpu_top/U0/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.429    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 97.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/C
                         clock pessimism              0.040     0.639    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.547    design_1_i/shell_cpu_top/U0/PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/C
                         clock pessimism              0.040     0.639    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.547    design_1_i/shell_cpu_top/U0/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/C
                         clock pessimism              0.040     0.639    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.547    design_1_i/shell_cpu_top/U0/PC/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/C
                         clock pessimism              0.040     0.639    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.547    design_1_i/shell_cpu_top/U0/PC/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/C
                         clock pessimism              0.040     0.610    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/shell_cpu_top/U0/PC/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/C
                         clock pessimism              0.040     0.610    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/shell_cpu_top/U0/PC/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/C
                         clock pessimism              0.040     0.610    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/shell_cpu_top/U0/PC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/C
                         clock pessimism              0.040     0.610    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/shell_cpu_top/U0/PC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.197%)  route 1.392ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.392     0.989    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y96          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.709     0.510    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y96          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/C
                         clock pessimism              0.040     0.550    
    SLICE_X4Y96          FDCE (Remov_fdce_C_CLR)     -0.092     0.458    design_1_i/shell_cpu_top/U0/PC/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.197%)  route 1.392ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.392     0.989    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y96          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.709     0.510    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y96          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/C
                         clock pessimism              0.040     0.550    
    SLICE_X4Y96          FDCE (Remov_fdce_C_CLR)     -0.092     0.458    design_1_i/shell_cpu_top/U0/PC/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.531    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       96.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.068ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.456ns (12.084%)  route 3.317ns (87.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 99.458 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.317     1.362    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.265    99.458    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/C
                         clock pessimism             -0.509    98.950    
                         clock uncertainty           -0.115    98.834    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    98.429    design_1_i/shell_cpu_top/U0/PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.429    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 97.068    

Slack (MET) :             97.068ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.456ns (12.084%)  route 3.317ns (87.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 99.458 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.317     1.362    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.265    99.458    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/C
                         clock pessimism             -0.509    98.950    
                         clock uncertainty           -0.115    98.834    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    98.429    design_1_i/shell_cpu_top/U0/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.429    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 97.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/C
                         clock pessimism              0.040     0.639    
                         clock uncertainty            0.115     0.754    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    design_1_i/shell_cpu_top/U0/PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/C
                         clock pessimism              0.040     0.639    
                         clock uncertainty            0.115     0.754    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    design_1_i/shell_cpu_top/U0/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/C
                         clock pessimism              0.040     0.639    
                         clock uncertainty            0.115     0.754    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    design_1_i/shell_cpu_top/U0/PC/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/C
                         clock pessimism              0.040     0.639    
                         clock uncertainty            0.115     0.754    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    design_1_i/shell_cpu_top/U0/PC/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/C
                         clock pessimism              0.040     0.610    
                         clock uncertainty            0.115     0.725    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.633    design_1_i/shell_cpu_top/U0/PC/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/C
                         clock pessimism              0.040     0.610    
                         clock uncertainty            0.115     0.725    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.633    design_1_i/shell_cpu_top/U0/PC/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/C
                         clock pessimism              0.040     0.610    
                         clock uncertainty            0.115     0.725    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.633    design_1_i/shell_cpu_top/U0/PC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/C
                         clock pessimism              0.040     0.610    
                         clock uncertainty            0.115     0.725    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.633    design_1_i/shell_cpu_top/U0/PC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.197%)  route 1.392ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.392     0.989    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y96          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.709     0.510    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y96          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/C
                         clock pessimism              0.040     0.550    
                         clock uncertainty            0.115     0.665    
    SLICE_X4Y96          FDCE (Remov_fdce_C_CLR)     -0.092     0.573    design_1_i/shell_cpu_top/U0/PC/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.197%)  route 1.392ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.392     0.989    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y96          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.709     0.510    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y96          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/C
                         clock pessimism              0.040     0.550    
                         clock uncertainty            0.115     0.665    
    SLICE_X4Y96          FDCE (Remov_fdce_C_CLR)     -0.092     0.573    design_1_i/shell_cpu_top/U0/PC/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CPU_CLK_design_1_clk_wiz_0_0
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             96.477ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.115    98.715    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.310    design_1_i/shell_cpu_top/U0/PC/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.310    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.477    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.050ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.115    98.811    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.406    design_1_i/shell_cpu_top/U0/PC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.050    

Slack (MET) :             97.068ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.456ns (12.084%)  route 3.317ns (87.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 99.458 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.317     1.362    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.265    99.458    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/C
                         clock pessimism             -0.509    98.950    
                         clock uncertainty           -0.115    98.834    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    98.429    design_1_i/shell_cpu_top/U0/PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.429    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 97.068    

Slack (MET) :             97.068ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.456ns (12.084%)  route 3.317ns (87.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 99.458 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.317     1.362    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.265    99.458    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/C
                         clock pessimism             -0.509    98.950    
                         clock uncertainty           -0.115    98.834    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    98.429    design_1_i/shell_cpu_top/U0/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.429    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 97.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/C
                         clock pessimism              0.040     0.639    
                         clock uncertainty            0.115     0.754    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    design_1_i/shell_cpu_top/U0/PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/C
                         clock pessimism              0.040     0.639    
                         clock uncertainty            0.115     0.754    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    design_1_i/shell_cpu_top/U0/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/C
                         clock pessimism              0.040     0.639    
                         clock uncertainty            0.115     0.754    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    design_1_i/shell_cpu_top/U0/PC/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/C
                         clock pessimism              0.040     0.639    
                         clock uncertainty            0.115     0.754    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.662    design_1_i/shell_cpu_top/U0/PC/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/C
                         clock pessimism              0.040     0.610    
                         clock uncertainty            0.115     0.725    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.633    design_1_i/shell_cpu_top/U0/PC/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/C
                         clock pessimism              0.040     0.610    
                         clock uncertainty            0.115     0.725    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.633    design_1_i/shell_cpu_top/U0/PC/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/C
                         clock pessimism              0.040     0.610    
                         clock uncertainty            0.115     0.725    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.633    design_1_i/shell_cpu_top/U0/PC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/C
                         clock pessimism              0.040     0.610    
                         clock uncertainty            0.115     0.725    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.633    design_1_i/shell_cpu_top/U0/PC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.197%)  route 1.392ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.392     0.989    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y96          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.709     0.510    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y96          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/C
                         clock pessimism              0.040     0.550    
                         clock uncertainty            0.115     0.665    
    SLICE_X4Y96          FDCE (Remov_fdce_C_CLR)     -0.092     0.573    design_1_i/shell_cpu_top/U0/PC/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.197%)  route 1.392ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.392     0.989    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y96          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.709     0.510    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y96          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/C
                         clock pessimism              0.040     0.550    
                         clock uncertainty            0.115     0.665    
    SLICE_X4Y96          FDCE (Remov_fdce_C_CLR)     -0.092     0.573    design_1_i/shell_cpu_top/U0/PC/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CPU_CLK_design_1_clk_wiz_0_0_1
  To Clock:  CPU_CLK_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.481ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[0]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.111    98.720    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.315    design_1_i/shell_cpu_top/U0/PC/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.315    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.481    

Slack (MET) :             96.481ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[1]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.111    98.720    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.315    design_1_i/shell_cpu_top/U0/PC/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.315    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.481    

Slack (MET) :             96.481ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[2]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.111    98.720    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.315    design_1_i/shell_cpu_top/U0/PC/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.315    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.481    

Slack (MET) :             96.481ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.661ns = ( 99.339 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.789     1.834    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y94          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.147    99.339    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y94          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[3]/C
                         clock pessimism             -0.509    98.831    
                         clock uncertainty           -0.111    98.720    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    98.315    design_1_i/shell_cpu_top/U0/PC/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.315    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 96.481    

Slack (MET) :             97.054ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.111    98.815    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.410    design_1_i/shell_cpu_top/U0/PC/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         98.410    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.054    

Slack (MET) :             97.054ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.111    98.815    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.410    design_1_i/shell_cpu_top/U0/PC/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         98.410    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.054    

Slack (MET) :             97.054ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.111    98.815    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.410    design_1_i/shell_cpu_top/U0/PC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         98.410    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.054    

Slack (MET) :             97.054ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.456ns (12.102%)  route 3.312ns (87.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 99.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.312     1.356    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.242    99.435    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/C
                         clock pessimism             -0.509    98.926    
                         clock uncertainty           -0.111    98.815    
    SLICE_X4Y97          FDCE (Recov_fdce_C_CLR)     -0.405    98.410    design_1_i/shell_cpu_top/U0/PC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         98.410    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                 97.054    

Slack (MET) :             97.072ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.456ns (12.084%)  route 3.317ns (87.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 99.458 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.317     1.362    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.265    99.458    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/C
                         clock pessimism             -0.509    98.950    
                         clock uncertainty           -0.111    98.838    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    98.433    design_1_i/shell_cpu_top/U0/PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.433    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 97.072    

Slack (MET) :             97.072ns  (required time - arrival time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
                            (recovery check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@100.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.456ns (12.084%)  route 3.317ns (87.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.542ns = ( 99.458 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.635    -2.412    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.956 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         3.317     1.362    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        1.631    98.093    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.100    98.193 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         1.265    99.458    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/C
                         clock pessimism             -0.509    98.950    
                         clock uncertainty           -0.111    98.838    
    SLICE_X4Y95          FDCE (Recov_fdce_C_CLR)     -0.405    98.433    design_1_i/shell_cpu_top/U0/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.433    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 97.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[4]/C
                         clock pessimism              0.040     0.639    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.547    design_1_i/shell_cpu_top/U0/PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[5]/C
                         clock pessimism              0.040     0.639    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.547    design_1_i/shell_cpu_top/U0/PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[6]/C
                         clock pessimism              0.040     0.639    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.547    design_1_i/shell_cpu_top/U0/PC/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.141ns (8.882%)  route 1.446ns (91.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.446     1.043    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y95          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.798     0.599    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y95          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[7]/C
                         clock pessimism              0.040     0.639    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     0.547    design_1_i/shell_cpu_top/U0/PC/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[12]/C
                         clock pessimism              0.040     0.610    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/shell_cpu_top/U0/PC/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[13]/C
                         clock pessimism              0.040     0.610    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/shell_cpu_top/U0/PC/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[14]/C
                         clock pessimism              0.040     0.610    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/shell_cpu_top/U0/PC/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.141ns (8.874%)  route 1.448ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.448     1.045    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y97          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.769     0.570    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y97          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[15]/C
                         clock pessimism              0.040     0.610    
    SLICE_X4Y97          FDCE (Remov_fdce_C_CLR)     -0.092     0.518    design_1_i/shell_cpu_top/U0/PC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.197%)  route 1.392ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.392     0.989    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y96          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.709     0.510    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y96          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[10]/C
                         clock pessimism              0.040     0.550    
    SLICE_X4Y96          FDCE (Remov_fdce_C_CLR)     -0.092     0.458    design_1_i/shell_cpu_top/U0/PC/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/CLR
                            (removal check against rising-edge clock CPU_CLK_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns - CPU_CLK_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.197%)  route 1.392ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.568    -0.544    design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/clk
    SLICE_X15Y81         FDRE                                         r  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  design_1_i/programmer/sync_pc_rst_to_cpu_clk/U0/flops_reg[1]/Q
                         net (fo=142, routed)         1.392     0.989    design_1_i/shell_cpu_top/U0/PC/rst
    SLICE_X4Y96          FDCE                                         f  design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CPU_CLK_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clock_gen/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clock_gen/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    design_1_i/clock_gen/clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  design_1_i/clock_gen/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    design_1_i/clock_gen/clk_wiz/inst/CPU_CLK_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  design_1_i/clock_gen/clk_wiz/inst/clkout1_buf/O
                         net (fo=1849, routed)        0.896    -0.256    design_1_i/clock_gen/and_gate/b
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.056    -0.200 r  design_1_i/clock_gen/and_gate/c_INST_0/O
                         net (fo=145, routed)         0.709     0.510    design_1_i/shell_cpu_top/U0/PC/clk
    SLICE_X4Y96          FDCE                                         r  design_1_i/shell_cpu_top/U0/PC/pc_reg[11]/C
                         clock pessimism              0.040     0.550    
    SLICE_X4Y96          FDCE (Remov_fdce_C_CLR)     -0.092     0.458    design_1_i/shell_cpu_top/U0/PC/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.531    





