Configuration	tdc72xvs4-rtos
STM32CubeMX 	5.1.0
Date	04/01/2019
MCU	STM32F769NIHx



PERIPHERALS	MODES	FUNCTIONS	PINS
I2C1	I2C	I2C1_SCL	PB6
I2C1	I2C	I2C1_SDA	PB9
I2C2	I2C	I2C2_SCL	PF1
I2C2	I2C	I2C2_SDA	PF0
I2C3	SMBus-two-wire-Interface	I2C3_SCL	PA8
I2C3	SMBus-two-wire-Interface	I2C3_SDA	PC9
I2C4	I2C	I2C4_SCL	PH11
I2C4	I2C	I2C4_SDA	PH12
RCC	BYPASS Clock Source	RCC_OSC_IN	PH0/OSC_IN
RCC	BYPASS Clock Source	RCC_OSC_OUT	PH1/OSC_OUT
SPI1	Full-Duplex Master	SPI1_MISO	PA6
SPI1	Full-Duplex Master	SPI1_MOSI	PA7
SPI1	Full-Duplex Master	SPI1_SCK	PA5
SPI4	Full-Duplex Master	SPI4_MISO	PE13
SPI4	Full-Duplex Master	SPI4_MOSI	PE14
SPI4	Full-Duplex Master	SPI4_SCK	PE12
SYS	JTAG (5 pins)	SYS_JTCK-SWCLK	PA14
SYS	JTAG (5 pins)	SYS_JTDI	PA15
SYS	JTAG (5 pins)	SYS_JTDO-SWO	PB3
SYS	JTAG (5 pins)	SYS_JTMS-SWDIO	PA13
SYS	JTAG (5 pins)	SYS_JTRST	PB4
SYS	TIM1	SYS_VS_tim1	VP_SYS_VS_tim1
USART2	Asynchronous	USART2_RX	PA3
USART2	Asynchronous	USART2_TX	PA2
USART3	Asynchronous	USART3_RX	PB11
USART3	Asynchronous	USART3_TX	PB10



Pin Nb	PINs	FUNCTIONs	LABELs
A9	PB4	SYS_JTRST	
A10	PB3	SYS_JTDO-SWO	
A13	PA15	SYS_JTDI	
A14	PA14	SYS_JTCK-SWCLK	
A15	PA13	SYS_JTMS-SWDIO	
B4	PB9	I2C1_SDA	PB_SDA
B6	PB6	I2C1_SCL	PB_SCL
D2	PF0	I2C2_SDA	CONFIG_IIC_SDA
E2	PF1	I2C2_SCL	CONFIG_IIC_SCL
F14	PC9	I2C3_SDA	PA_SDA
F15	PA8	I2C3_SCL	PA_SCL
G1	PH0/OSC_IN	RCC_OSC_IN	
G15	PC7	GPIO_Output	LED_GREEN_B
H1	PH1/OSC_OUT	RCC_OSC_OUT	
H2	PF3	GPIO_Input	VME_DET_B
H15	PC6	GPIO_Output	LED_YELLOW_B
J15	PG6	GPIO_Output	LED_RED_B
K1	PF7	GPIO_Output	SYSTEM_RDY
L1	PF10	GPIO_Output	PLL_M6
L2	PF9	GPIO_Output	PLL_M5
L3	PF8	GPIO_EXTI8	PLL_M0
M2	PC0	GPIO_Output	PLL_RESET_B
M3	PC1	GPIO_Output	PLL_M4
M10	PD12*	USART3_RTS	TTY_RTS
M15	PH12	I2C4_SDA	MON_SMB_DAT
N2	PA1*	USART2_RTS	FPGA_UART_RTS
N3	PA0/WKUP*	USART2_CTS	FPGA_UART_CTS
N4	PA4	GPIO_Output	FPGA_NSS
N10	PD11*	USART3_CTS	TTY_CTS
N15	PH11	I2C4_SCL	MON_SMB_CLK
P2	PA2	USART2_TX	FPGA_UART_TX
P3	PA6	SPI1_MISO	FPGA_MISO
P4	PA5	SPI1_SCK	FPGA_SCK
P5	PC5	GPIO_Output	ON_1_0V_1_2V
P6	PF14	GPIO_Input	LTM_PGOOD
P7	PJ2	GPIO_Output	ON_5V
P10	PE11	GPIO_Output	ADT_CS_B0
P11	PE14	SPI4_MOSI	ADT_DIN
P12	PB10	USART3_TX	TTY_TX
P14	PH8	GPIO_Output	MON_SMB_SW_RST_B
P15	PH10	GPIO_Input	MON_SMB_ALERT_B
R2	PA3	USART2_RX	FPGA_UART_RX
R3	PA7	SPI1_MOSI	FPGA_MOSI
R4	PB1	GPIO_Input	PLL_M3
R5	PB0	GPIO_Input	FPGA_CORE_PGOOD
R6	PJ0	GPIO_Output	ON_1_5V
R7	PJ1	GPIO_Output	ON_3_3V
R8	PE7	GPIO_Output	ADT_CS_B1
R9	PE10	GPIO_Output	ADT_CS_B2
R10	PE12	SPI4_SCK	ADT_SCLK
R11	PE15	GPIO_Output	ADT_CS_B3
R12	PE13	SPI4_MISO	ADT_DOUT
R13	PB11	USART3_RX	TTY_RX
PERIPHERALS	MODES	FUNCTIONS	PINS
I2C1	I2C	I2C1_SCL	PB6
I2C1	I2C	I2C1_SDA	PB9
I2C2	I2C	I2C2_SCL	PF1
I2C2	I2C	I2C2_SDA	PF0
I2C3	SMBus-two-wire-Interface	I2C3_SCL	PA8
I2C3	SMBus-two-wire-Interface	I2C3_SDA	PC9
I2C4	I2C	I2C4_SCL	PH11
I2C4	I2C	I2C4_SDA	PH12
RCC	BYPASS Clock Source	RCC_OSC_IN	PH0/OSC_IN
RCC	BYPASS Clock Source	RCC_OSC_OUT	PH1/OSC_OUT
SPI1	Full-Duplex Master	SPI1_MISO	PA6
SPI1	Full-Duplex Master	SPI1_MOSI	PA7
SPI1	Full-Duplex Master	SPI1_SCK	PA5
SPI4	Full-Duplex Master	SPI4_MISO	PE13
SPI4	Full-Duplex Master	SPI4_MOSI	PE14
SPI4	Full-Duplex Master	SPI4_SCK	PE12
SYS	JTAG (5 pins)	SYS_JTCK-SWCLK	PA14
SYS	JTAG (5 pins)	SYS_JTDI	PA15
SYS	JTAG (5 pins)	SYS_JTDO-SWO	PB3
SYS	JTAG (5 pins)	SYS_JTMS-SWDIO	PA13
SYS	JTAG (5 pins)	SYS_JTRST	PB4
SYS	TIM1	SYS_VS_tim1	VP_SYS_VS_tim1
USART2	Asynchronous	USART2_RX	PA3
USART2	Asynchronous	USART2_TX	PA2
USART3	Asynchronous	USART3_RX	PB11
USART3	Asynchronous	USART3_TX	PB10



Pin Nb	PINs	FUNCTIONs	LABELs
A9	PB4	SYS_JTRST	
A10	PB3	SYS_JTDO-SWO	
A13	PA15	SYS_JTDI	
A14	PA14	SYS_JTCK-SWCLK	
A15	PA13	SYS_JTMS-SWDIO	
B4	PB9	I2C1_SDA	PB_SDA
B6	PB6	I2C1_SCL	PB_SCL
D2	PF0	I2C2_SDA	CONFIG_IIC_SDA
E2	PF1	I2C2_SCL	CONFIG_IIC_SCL
F14	PC9	I2C3_SDA	PA_SDA
F15	PA8	I2C3_SCL	PA_SCL
G1	PH0/OSC_IN	RCC_OSC_IN	
G15	PC7	GPIO_Output	LED_GREEN_B
H1	PH1/OSC_OUT	RCC_OSC_OUT	
H2	PF3	GPIO_Input	VME_DET_B
H15	PC6	GPIO_Output	LED_YELLOW_B
J15	PG6	GPIO_Output	LED_RED_B
K1	PF7	GPIO_Output	SYSTEM_RDY
L1	PF10	GPIO_Output	PLL_M6
L2	PF9	GPIO_Output	PLL_M5
L3	PF8	GPIO_EXTI8	PLL_M0
M2	PC0	GPIO_Output	PLL_RESET_B
M3	PC1	GPIO_Output	PLL_M4
M10	PD12*	USART3_RTS	TTY_RTS
M15	PH12	I2C4_SDA	MON_SMB_DAT
N2	PA1*	USART2_RTS	FPGA_UART_RTS
N3	PA0/WKUP*	USART2_CTS	FPGA_UART_CTS
N4	PA4	GPIO_Output	FPGA_NSS
N10	PD11*	USART3_CTS	TTY_CTS
N15	PH11	I2C4_SCL	MON_SMB_CLK
P2	PA2	USART2_TX	FPGA_UART_TX
P3	PA6	SPI1_MISO	FPGA_MISO
P4	PA5	SPI1_SCK	FPGA_SCK
P5	PC5	GPIO_Output	ON_1_0V_1_2V
P6	PF14	GPIO_Input	LTM_PGOOD
P7	PJ2	GPIO_Output	ON_5V
P10	PE11	GPIO_Output	ADT_CS_B0
P11	PE14	SPI4_MOSI	ADT_DIN
P12	PB10	USART3_TX	TTY_TX
P14	PH8	GPIO_Output	MON_SMB_SW_RST_B
P15	PH10	GPIO_Input	MON_SMB_ALERT_B
R2	PA3	USART2_RX	FPGA_UART_RX
R3	PA7	SPI1_MOSI	FPGA_MOSI
R4	PB1	GPIO_Input	PLL_M3
R5	PB0	GPIO_Input	FPGA_CORE_PGOOD
R6	PJ0	GPIO_Output	ON_1_5V
R7	PJ1	GPIO_Output	ON_3_3V
R8	PE7	GPIO_Output	ADT_CS_B1
R9	PE10	GPIO_Output	ADT_CS_B2
R10	PE12	SPI4_SCK	ADT_SCLK
R11	PE15	GPIO_Output	ADT_CS_B3
R12	PE13	SPI4_MISO	ADT_DOUT
R13	PB11	USART3_RX	TTY_RX



SOFTWARE PROJECT

Project Settings : 
Project Name : tdc72xvs4-rtos
Project Folder : /home/islepnev/git/tdc72vxs4_rtos/cubemx
Toolchain / IDE : TrueSTUDIO
Firmware Package Name and Version : STM32Cube FW_F7 V1.15.0


Code Generation Settings : 
STM32Cube Firmware Library Package : Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files per peripheral : Yes
Backup previously generated files when re-generating : No
Delete previously generated files when not re-generated : Yes
Set all free pins as analog (to optimize the power consumption) : No


Toolchains Settings : 
Compiler Optimizations : 





