

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Mon Oct 30 17:12:39 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1111694626|  1111694626|  11.117 sec|  11.117 sec|  1111694626|  1111694626|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_conv1_Pipeline_1_fu_287                            |conv1_Pipeline_1                            |      627|      627|  6.270 us|  6.270 us|    627|    627|       no|
        |grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293    |conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX    |      636|      636|  6.360 us|  6.360 us|    636|    636|       no|
        |grp_conv1_Pipeline_KY_KX_fu_305                        |conv1_Pipeline_KY_KX                        |      253|      253|  2.530 us|  2.530 us|    253|    253|       no|
        |grp_conv1_Pipeline_5_fu_319                            |conv1_Pipeline_5                            |    18498|    18498|  0.185 ms|  0.185 ms|  18498|  18498|       no|
        |grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325  |conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX  |      303|      303|  3.030 us|  3.030 us|    303|    303|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +--------------------+------------+------------+----------+-----------+-----------+-------+----------+
        |                    |     Latency (cycles)    | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |     min    |     max    |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+------------+------------+----------+-----------+-----------+-------+----------+
        |- TILE_J_TILE_I     |  1111694625|  1111694625|   4940865|          -|          -|    225|        no|
        | + NOUT_TY_TX       |     4901440|     4901440|       265|          -|          -|  18496|        no|
        | + OUT_BUFFER_NOUT  |       19649|       19649|       307|          -|          -|     64|        no|
        +--------------------+------------+------------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     466|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|    1133|    1874|    -|
|Memory           |       40|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     700|    -|
|Register         |        -|     -|     488|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       40|     2|    1621|    3040|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       13|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_conv1_Pipeline_1_fu_287                            |conv1_Pipeline_1                            |        0|   0|   12|   61|    0|
    |grp_conv1_Pipeline_5_fu_319                            |conv1_Pipeline_5                            |        0|   0|   17|   71|    0|
    |grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293    |conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX    |        0|   1|  275|  674|    0|
    |grp_conv1_Pipeline_KY_KX_fu_305                        |conv1_Pipeline_KY_KX                        |        0|   1|  230|  250|    0|
    |grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325  |conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX  |        0|   0|  599|  756|    0|
    |mul_7ns_10ns_16_1_1_U39                                |mul_7ns_10ns_16_1_1                         |        0|   0|    0|   62|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                            |        0|   2| 1133| 1874|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory        |                  Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_fm_buffer_2_0_U  |conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|    625|   32|     1|        20000|
    |output_fm_buffer_1_U   |conv1_output_fm_buffer_1_RAM_AUTO_1R1W   |       38|  0|   0|    0|  18496|   32|     1|       591872|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                  |                                         |       40|  0|   0|    0|  19121|   64|     2|       611872|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln114_1_fu_693_p2    |         +|   0|  0|  31|          24|          18|
    |add_ln114_fu_687_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln118_5_fu_733_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln30_2_fu_385_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln30_fu_397_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln31_fu_699_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln44_1_fu_521_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln44_2_fu_473_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln44_fu_479_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln47_1_fu_588_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln47_fu_554_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln48_fu_582_p2       |         +|   0|  0|  12|           5|           1|
    |empty_109_fu_635_p2      |         +|   0|  0|  17|          12|          12|
    |empty_111_fu_657_p2      |         +|   0|  0|  16|          15|          15|
    |empty_112_fu_666_p2      |         +|   0|  0|  16|          15|          15|
    |empty_fu_626_p2          |         +|   0|  0|  17|          12|          12|
    |and_ln44_fu_548_p2       |       and|   0|  0|   2|           1|           1|
    |ap_block_state27         |       and|   0|  0|   2|           1|           1|
    |icmp_ln114_fu_681_p2     |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln30_fu_379_p2      |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln31_fu_403_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln44_fu_467_p2      |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln47_fu_485_p2      |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln48_fu_542_p2      |      icmp|   0|  0|  12|           5|           5|
    |or_ln47_fu_560_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln30_3_fu_434_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln30_4_fu_443_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln30_fu_409_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln44_1_fu_499_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln44_fu_491_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln47_1_fu_574_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln47_2_fu_594_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln47_fu_566_p3    |    select|   0|  0|   5|           1|           1|
    |xor_ln44_fu_536_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 466|         280|         235|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  145|         31|    1|         31|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |grp_fu_917_ce                 |   14|          3|    1|          3|
    |grp_fu_917_p0                 |   14|          3|   32|         96|
    |grp_fu_917_p1                 |   14|          3|   32|         96|
    |grp_fu_921_ce                 |    9|          2|    1|          2|
    |grp_fu_925_ce                 |    9|          2|    1|          2|
    |indvar_flatten18_reg_230      |    9|          2|   10|         20|
    |indvar_flatten33_reg_208      |    9|          2|   15|         30|
    |indvar_flatten50_fu_144       |    9|          2|    8|         16|
    |input_fm_buffer_2_0_address0  |   20|          4|   10|         40|
    |input_fm_buffer_2_0_ce0       |   20|          4|    1|          4|
    |input_fm_buffer_2_0_d0        |   14|          3|   32|         96|
    |input_fm_buffer_2_0_we0       |   14|          3|    1|          3|
    |m_axi_gmem_ARADDR             |   26|          5|   64|        320|
    |m_axi_gmem_ARBURST            |   14|          3|    2|          6|
    |m_axi_gmem_ARCACHE            |   14|          3|    4|         12|
    |m_axi_gmem_ARID               |   14|          3|    1|          3|
    |m_axi_gmem_ARLEN              |   26|          5|   32|        160|
    |m_axi_gmem_ARLOCK             |   14|          3|    2|          6|
    |m_axi_gmem_ARPROT             |   14|          3|    3|          9|
    |m_axi_gmem_ARQOS              |   14|          3|    4|         12|
    |m_axi_gmem_ARREGION           |   14|          3|    4|         12|
    |m_axi_gmem_ARSIZE             |   14|          3|    3|          9|
    |m_axi_gmem_ARUSER             |   14|          3|    1|          3|
    |m_axi_gmem_ARVALID            |   20|          4|    1|          4|
    |m_axi_gmem_AWVALID            |    9|          2|    1|          2|
    |m_axi_gmem_BREADY             |    9|          2|    1|          2|
    |m_axi_gmem_RREADY             |   20|          4|    1|          4|
    |m_axi_gmem_WVALID             |    9|          2|    1|          2|
    |nout_2_reg_263                |    9|          2|    7|         14|
    |nout_reg_219                  |    9|          2|    7|         14|
    |output_fm_buffer_1_address0   |   26|          5|   15|         75|
    |output_fm_buffer_1_ce0        |   20|          4|    1|          4|
    |output_fm_buffer_1_d0         |   14|          3|   32|         96|
    |output_fm_buffer_1_we0        |   14|          3|    1|          3|
    |phi_mul_reg_275               |    9|          2|   24|         48|
    |ti_fu_136                     |    9|          2|    4|          8|
    |tj_fu_140                     |    9|          2|    4|          8|
    |tx_reg_252                    |    9|          2|    5|         10|
    |ty_reg_241                    |    9|          2|    5|         10|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  700|        148|  377|       1299|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_1_reg_897                                                 |  24|   0|   24|          0|
    |add_ln114_reg_892                                                   |   7|   0|    7|          0|
    |add_ln118_5_reg_907                                                 |  12|   0|   12|          0|
    |add_ln30_2_reg_795                                                  |   8|   0|    8|          0|
    |add_ln44_2_reg_832                                                  |  15|   0|   15|          0|
    |add_ln48_reg_863                                                    |   5|   0|    5|          0|
    |ap_CS_fsm                                                           |  30|   0|   30|          0|
    |empty_115_reg_912                                                   |  32|   0|   32|          0|
    |gmem_addr_read_reg_902                                              |  32|   0|   32|          0|
    |gmem_addr_reg_786                                                   |  64|   0|   64|          0|
    |grp_conv1_Pipeline_1_fu_287_ap_start_reg                            |   1|   0|    1|          0|
    |grp_conv1_Pipeline_5_fu_319_ap_start_reg                            |   1|   0|    1|          0|
    |grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293_ap_start_reg    |   1|   0|    1|          0|
    |grp_conv1_Pipeline_KY_KX_fu_305_ap_start_reg                        |   1|   0|    1|          0|
    |grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln114_reg_888                                                  |   1|   0|    1|          0|
    |indvar_flatten18_reg_230                                            |  10|   0|   10|          0|
    |indvar_flatten33_reg_208                                            |  15|   0|   15|          0|
    |indvar_flatten50_fu_144                                             |   8|   0|    8|          0|
    |nout_2_reg_263                                                      |   7|   0|    7|          0|
    |nout_reg_219                                                        |   7|   0|    7|          0|
    |output_fm_buffer_1_addr_reg_878                                     |  15|   0|   15|          0|
    |output_fm_buffer_1_load_reg_883                                     |  32|   0|   32|          0|
    |p_shl1_reg_824                                                      |   4|   0|    8|          4|
    |phi_mul_reg_275                                                     |  24|   0|   24|          0|
    |select_ln30_3_reg_808                                               |   8|   0|    8|          0|
    |select_ln30_4_reg_814                                               |   4|   0|    4|          0|
    |select_ln30_reg_800                                                 |   4|   0|    4|          0|
    |select_ln44_1_reg_837                                               |   7|   0|    7|          0|
    |select_ln47_1_reg_856                                               |   5|   0|    5|          0|
    |select_ln47_2_reg_868                                               |  10|   0|   10|          0|
    |select_ln47_reg_850                                                 |   5|   0|    5|          0|
    |sext_ln51_mid2_v_reg_844                                            |  62|   0|   62|          0|
    |ti_fu_136                                                           |   4|   0|    4|          0|
    |tj_fu_140                                                           |   4|   0|    4|          0|
    |tmp1_reg_819                                                        |   8|   0|    8|          0|
    |tx_reg_252                                                          |   5|   0|    5|          0|
    |ty_reg_241                                                          |   5|   0|    5|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 488|   0|  492|          4|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_493_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_493_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_493_p_opcode  |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_493_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_493_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_497_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_497_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_497_p_dout0   |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_497_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_501_p_din0    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_501_p_din1    |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_501_p_opcode  |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_501_p_dout0   |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_501_p_ce      |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|conv1_weights        |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases         |   in|   64|     ap_none|   conv1_biases|        scalar|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 18 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 30 
28 --> 29 
29 --> 26 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 31 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 32 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 34 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases"   --->   Operation 35 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 36 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 37 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add51_lcssa17_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add51_lcssa17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 41 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln114" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %indvar_flatten50" [src/conv1.cpp:30]   --->   Operation 43 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv1.cpp:30]   --->   Operation 44 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %ti" [src/conv1.cpp:30]   --->   Operation 45 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln30 = br void %NOUT" [src/conv1.cpp:30]   --->   Operation 46 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i8 %indvar_flatten50" [src/conv1.cpp:30]   --->   Operation 47 'load' 'indvar_flatten50_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %indvar_flatten50_load, i8 225" [src/conv1.cpp:30]   --->   Operation 48 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.76ns)   --->   "%add_ln30_2 = add i8 %indvar_flatten50_load, i8 1" [src/conv1.cpp:30]   --->   Operation 49 'add' 'add_ln30_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc70, void %for.end72" [src/conv1.cpp:30]   --->   Operation 50 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_1, i32 %input_fm_buffer_2_0"   --->   Operation 51 'call' 'call_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [src/conv1.cpp:74]   --->   Operation 52 'ret' 'ret_ln74' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_1, i32 %input_fm_buffer_2_0"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv1.cpp:31]   --->   Operation 54 'load' 'ti_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv1.cpp:30]   --->   Operation 55 'load' 'tj_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_load, i4 1" [src/conv1.cpp:30]   --->   Operation 56 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti_load, i4 15" [src/conv1.cpp:31]   --->   Operation 57 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i4 0, i4 %ti_load" [src/conv1.cpp:30]   --->   Operation 58 'select' 'select_ln30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln30, i4 %add_ln30" [src/conv1.cpp:30]   --->   Operation 59 'bitconcatenate' 'tmp_5_mid1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load" [src/conv1.cpp:30]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.39ns)   --->   "%select_ln30_3 = select i1 %icmp_ln31, i8 %tmp_5_mid1, i8 %tmp_s" [src/conv1.cpp:30]   --->   Operation 61 'select' 'select_ln30_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.39ns)   --->   "%select_ln30_4 = select i1 %icmp_ln31, i4 %add_ln30, i4 %tj_load" [src/conv1.cpp:30]   --->   Operation 62 'select' 'select_ln30_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30_4, i4 %select_ln30_4" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 63 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (4.03ns)   --->   "%call_ln30 = call void @conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX, i8 %select_ln30_3, i8 %tmp1, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_2_0" [src/conv1.cpp:30]   --->   Operation 64 'call' 'call_ln30' <Predicate = true> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.42>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_J_TILE_I_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:31]   --->   Operation 67 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30, i4 0" [src/conv1.cpp:30]   --->   Operation 68 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln30 = call void @conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX, i8 %select_ln30_3, i8 %tmp1, i4 %select_ln30, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer_2_0" [src/conv1.cpp:30]   --->   Operation 69 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln44 = br void %KY" [src/conv1.cpp:44]   --->   Operation 70 'br' 'br_ln44' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i15 %add_ln44_2, void %for.inc64, i15 0, void %for.inc70" [src/conv1.cpp:44]   --->   Operation 71 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%nout = phi i7 %select_ln44_1, void %for.inc64, i7 0, void %for.inc70" [src/conv1.cpp:44]   --->   Operation 72 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i10 %select_ln47_2, void %for.inc64, i10 0, void %for.inc70" [src/conv1.cpp:47]   --->   Operation 73 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%ty = phi i5 %select_ln47_1, void %for.inc64, i5 0, void %for.inc70" [src/conv1.cpp:47]   --->   Operation 74 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln48, void %for.inc64, i5 0, void %for.inc70" [src/conv1.cpp:48]   --->   Operation 75 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln44 = icmp_eq  i15 %indvar_flatten33, i15 18496" [src/conv1.cpp:44]   --->   Operation 76 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.84ns)   --->   "%add_ln44_2 = add i15 %indvar_flatten33, i15 1" [src/conv1.cpp:44]   --->   Operation 77 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc64, void %for.inc67" [src/conv1.cpp:44]   --->   Operation 78 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.77ns)   --->   "%add_ln44 = add i7 %nout, i7 1" [src/conv1.cpp:44]   --->   Operation 79 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.78ns)   --->   "%icmp_ln47 = icmp_eq  i10 %indvar_flatten18, i10 289" [src/conv1.cpp:47]   --->   Operation 80 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.41ns)   --->   "%select_ln44 = select i1 %icmp_ln47, i5 0, i5 %ty" [src/conv1.cpp:44]   --->   Operation 81 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.36ns)   --->   "%select_ln44_1 = select i1 %icmp_ln47, i7 %add_ln44, i7 %nout" [src/conv1.cpp:44]   --->   Operation 82 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %select_ln44_1" [src/conv1.cpp:44]   --->   Operation 83 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.11ns)   --->   "%mul_ln44 = mul i16 %zext_ln44, i16 324" [src/conv1.cpp:44]   --->   Operation 84 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i16 %mul_ln44" [src/conv1.cpp:44]   --->   Operation 85 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.08ns)   --->   "%add_ln44_1 = add i64 %zext_ln44_1, i64 %conv1_weights_read" [src/conv1.cpp:44]   --->   Operation 86 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln51_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44_1, i32 2, i32 63" [src/conv1.cpp:44]   --->   Operation 87 'partselect' 'sext_ln51_mid2_v' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln47, i1 1" [src/conv1.cpp:44]   --->   Operation 88 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:48]   --->   Operation 89 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln48, i1 %xor_ln44" [src/conv1.cpp:44]   --->   Operation 90 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln47 = add i5 %select_ln44, i5 1" [src/conv1.cpp:47]   --->   Operation 91 'add' 'add_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%or_ln47 = or i1 %and_ln44, i1 %icmp_ln47" [src/conv1.cpp:47]   --->   Operation 92 'or' 'or_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln47 = select i1 %or_ln47, i5 0, i5 %tx" [src/conv1.cpp:47]   --->   Operation 93 'select' 'select_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.41ns)   --->   "%select_ln47_1 = select i1 %and_ln44, i5 %add_ln47, i5 %select_ln44" [src/conv1.cpp:47]   --->   Operation 94 'select' 'select_ln47_1' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln48 = add i5 %select_ln47, i5 1" [src/conv1.cpp:48]   --->   Operation 95 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln47_1 = add i10 %indvar_flatten18, i10 1" [src/conv1.cpp:47]   --->   Operation 96 'add' 'add_ln47_1' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.40ns)   --->   "%select_ln47_2 = select i1 %icmp_ln47, i10 1, i10 %add_ln47_1" [src/conv1.cpp:47]   --->   Operation 97 'select' 'select_ln47_2' <Predicate = (!icmp_ln44)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %sext_ln51_mid2_v" [src/conv1.cpp:44]   --->   Operation 98 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%gmem_addr_203 = getelementptr i32 %gmem, i64 %sext_ln44" [src/conv1.cpp:51]   --->   Operation 99 'getelementptr' 'gmem_addr_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [8/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 100 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [7/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 101 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [6/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 102 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [5/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 103 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [4/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 104 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 105 [3/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 105 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 106 [2/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 106 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%select_ln44_1_cast = zext i7 %select_ln44_1" [src/conv1.cpp:44]   --->   Operation 107 'zext' 'select_ln44_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln44_1, i4 0" [src/conv1.cpp:44]   --->   Operation 108 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i11 %tmp_1" [src/conv1.cpp:44]   --->   Operation 109 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i12 %tmp_17_cast, i12 %select_ln44_1_cast" [src/conv1.cpp:44]   --->   Operation 110 'add' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%select_ln47_1_cast = zext i5 %select_ln47_1" [src/conv1.cpp:47]   --->   Operation 111 'zext' 'select_ln47_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%empty_109 = add i12 %empty, i12 %select_ln47_1_cast" [src/conv1.cpp:44]   --->   Operation 112 'add' 'empty_109' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_109" [src/conv1.cpp:44]   --->   Operation 113 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%empty_110 = trunc i12 %empty_109" [src/conv1.cpp:44]   --->   Operation 114 'trunc' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_110, i4 0" [src/conv1.cpp:44]   --->   Operation 115 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_111 = add i15 %p_shl, i15 %p_cast" [src/conv1.cpp:44]   --->   Operation 116 'add' 'empty_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%select_ln47_cast = zext i5 %select_ln47" [src/conv1.cpp:47]   --->   Operation 117 'zext' 'select_ln47_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%empty_112 = add i15 %empty_111, i15 %select_ln47_cast" [src/conv1.cpp:44]   --->   Operation 118 'add' 'empty_112' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast126 = zext i15 %empty_112" [src/conv1.cpp:44]   --->   Operation 119 'zext' 'p_cast126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast126" [src/conv1.cpp:44]   --->   Operation 120 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:61]   --->   Operation 121 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_14 : Operation 122 [1/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_203, i32 81" [src/conv1.cpp:51]   --->   Operation 122 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.92>
ST_15 : Operation 123 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr" [src/conv1.cpp:61]   --->   Operation 123 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_15 : Operation 124 [2/2] (2.69ns)   --->   "%call_ln61 = call void @conv1_Pipeline_KY_KX, i32 %output_fm_buffer_1_load, i32 %gmem, i62 %sext_ln51_mid2_v, i5 %select_ln47_1, i5 %select_ln47, i32 %add51_lcssa17_loc, i32 %input_fm_buffer_2_0" [src/conv1.cpp:61]   --->   Operation 124 'call' 'call_ln61' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln61 = call void @conv1_Pipeline_KY_KX, i32 %output_fm_buffer_1_load, i32 %gmem, i62 %sext_ln51_mid2_v, i5 %select_ln47_1, i5 %select_ln47, i32 %add51_lcssa17_loc, i32 %input_fm_buffer_2_0" [src/conv1.cpp:61]   --->   Operation 125 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @NOUT_TY_TX_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TY_TX_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv1.cpp:48]   --->   Operation 129 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%add51_lcssa17_loc_load = load i32 %add51_lcssa17_loc"   --->   Operation 130 'load' 'add51_lcssa17_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln61 = store i32 %add51_lcssa17_loc_load, i15 %output_fm_buffer_1_addr" [src/conv1.cpp:61]   --->   Operation 131 'store' 'store_ln61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln48 = br void %KY" [src/conv1.cpp:48]   --->   Operation 132 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 7.30>
ST_18 : Operation 133 [8/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 133 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 134 [7/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 134 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 135 [6/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 135 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 7.30>
ST_21 : Operation 136 [5/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 136 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 10> <Delay = 7.30>
ST_22 : Operation 137 [4/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 137 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 138 [3/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 138 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 139 [2/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 139 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 140 [1/8] (7.30ns)   --->   "%empty_114 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 140 'readreq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 141 [1/1] (0.42ns)   --->   "%br_ln114 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 141 'br' 'br_ln114' <Predicate = true> <Delay = 0.42>

State 26 <SV = 14> <Delay = 0.77>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%nout_2 = phi i7 %add_ln114, void %OUT_BUFFER_TY.i.split, i7 0, void %for.inc67" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 142 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 143 [1/1] (0.77ns)   --->   "%icmp_ln114 = icmp_eq  i7 %nout_2, i7 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 143 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [1/1] (0.77ns)   --->   "%add_ln114 = add i7 %nout_2, i7 1" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 144 'add' 'add_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%phi_mul = phi i24 %add_ln114_1, void %OUT_BUFFER_TY.i.split, i24 0, void %for.inc67" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 145 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 146 [1/1] (0.93ns)   --->   "%add_ln114_1 = add i24 %phi_mul, i24 260100" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 146 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %OUT_BUFFER_TY.i.split, void %memset.loop.i25.preheader" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 147 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 148 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 148 'read' 'gmem_addr_read' <Predicate = (!icmp_ln114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_5, i32 %output_fm_buffer_1"   --->   Operation 149 'call' 'call_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 150 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln30, i4 1" [src/conv1.cpp:31]   --->   Operation 150 'add' 'add_ln31' <Predicate = (icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln30_2, i8 %indvar_flatten50" [src/conv1.cpp:31]   --->   Operation 151 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>
ST_27 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %select_ln30_4, i4 %tj" [src/conv1.cpp:31]   --->   Operation 152 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>
ST_27 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %ti" [src/conv1.cpp:31]   --->   Operation 153 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>

State 28 <SV = 16> <Delay = 3.57>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %nout_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 154 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 155 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i11 %tmp_2" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 156 'zext' 'zext_ln118_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.79ns)   --->   "%add_ln118_5 = add i12 %zext_ln118_10, i12 %zext_ln118" [src/conv1.cpp:118->src/conv1.cpp:70]   --->   Operation 157 'add' 'add_ln118_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%empty_115 = bitcast i32 %gmem_addr_read" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 158 'bitcast' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 159 [2/2] (2.77ns)   --->   "%call_ln30 = call void @conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, i8 %select_ln30_3, i12 %add_ln118_5, i32 %empty_115, i4 %select_ln30, i8 %p_shl1, i24 %phi_mul, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer_1" [src/conv1.cpp:30]   --->   Operation 159 'call' 'call_ln30' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 17> <Delay = 0.00>
ST_29 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 161 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln30 = call void @conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, i8 %select_ln30_3, i12 %add_ln118_5, i32 %empty_115, i4 %select_ln30, i8 %p_shl1, i24 %phi_mul, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer_1" [src/conv1.cpp:30]   --->   Operation 162 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln114 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:114->src/conv1.cpp:70]   --->   Operation 163 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 30 <SV = 16> <Delay = 0.00>
ST_30 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_5, i32 %output_fm_buffer_1"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln31 = br void %NOUT" [src/conv1.cpp:31]   --->   Operation 165 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ti                      (alloca           ) [ 0111111111111111111111111111111]
tj                      (alloca           ) [ 0111111111111111111111111111111]
indvar_flatten50        (alloca           ) [ 0111111111111111111111111111111]
output_ftmap_read       (read             ) [ 0011111111111111111111111111111]
conv1_biases_read       (read             ) [ 0000000000000000000000000000000]
conv1_weights_read      (read             ) [ 0011111111111111111111111111111]
input_ftmap_read        (read             ) [ 0011111111111111111111111111111]
add51_lcssa17_loc       (alloca           ) [ 0011111111111111111111111111111]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000]
trunc_ln                (partselect       ) [ 0000000000000000000000000000000]
sext_ln114              (sext             ) [ 0000000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 0011111111111111111111111111111]
store_ln30              (store            ) [ 0000000000000000000000000000000]
store_ln30              (store            ) [ 0000000000000000000000000000000]
store_ln30              (store            ) [ 0000000000000000000000000000000]
br_ln30                 (br               ) [ 0000000000000000000000000000000]
indvar_flatten50_load   (load             ) [ 0000000000000000000000000000000]
icmp_ln30               (icmp             ) [ 0011111111111111111111111111111]
add_ln30_2              (add              ) [ 0001111111111111111111111111110]
br_ln30                 (br               ) [ 0000000000000000000000000000000]
ret_ln74                (ret              ) [ 0000000000000000000000000000000]
call_ln0                (call             ) [ 0000000000000000000000000000000]
ti_load                 (load             ) [ 0000000000000000000000000000000]
tj_load                 (load             ) [ 0000000000000000000000000000000]
add_ln30                (add              ) [ 0000000000000000000000000000000]
icmp_ln31               (icmp             ) [ 0000000000000000000000000000000]
select_ln30             (select           ) [ 0000011111111111111111111111110]
tmp_5_mid1              (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000000000000000000]
select_ln30_3           (select           ) [ 0000011111111111111111111111110]
select_ln30_4           (select           ) [ 0000011111111111111111111111110]
tmp1                    (bitconcatenate   ) [ 0000010000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000]
specloopname_ln31       (specloopname     ) [ 0000000000000000000000000000000]
p_shl1                  (bitconcatenate   ) [ 0000001111111111111111111111110]
call_ln30               (call             ) [ 0000000000000000000000000000000]
br_ln44                 (br               ) [ 0011111111111111111111111111111]
indvar_flatten33        (phi              ) [ 0000001000000000000000000000000]
nout                    (phi              ) [ 0000001000000000000000000000000]
indvar_flatten18        (phi              ) [ 0000001000000000000000000000000]
ty                      (phi              ) [ 0000001000000000000000000000000]
tx                      (phi              ) [ 0000001000000000000000000000000]
icmp_ln44               (icmp             ) [ 0011111111111111111111111111111]
add_ln44_2              (add              ) [ 0011111111111111111111111111111]
br_ln44                 (br               ) [ 0000000000000000000000000000000]
add_ln44                (add              ) [ 0000000000000000000000000000000]
icmp_ln47               (icmp             ) [ 0000000000000000000000000000000]
select_ln44             (select           ) [ 0000000000000000000000000000000]
select_ln44_1           (select           ) [ 0011111111111111111111111111111]
zext_ln44               (zext             ) [ 0000000000000000000000000000000]
mul_ln44                (mul              ) [ 0000000000000000000000000000000]
zext_ln44_1             (zext             ) [ 0000000000000000000000000000000]
add_ln44_1              (add              ) [ 0000000000000000000000000000000]
sext_ln51_mid2_v        (partselect       ) [ 0000000111111111100000000000000]
xor_ln44                (xor              ) [ 0000000000000000000000000000000]
icmp_ln48               (icmp             ) [ 0000000000000000000000000000000]
and_ln44                (and              ) [ 0000000000000000000000000000000]
add_ln47                (add              ) [ 0000000000000000000000000000000]
or_ln47                 (or               ) [ 0000000000000000000000000000000]
select_ln47             (select           ) [ 0000000111111111100000000000000]
select_ln47_1           (select           ) [ 0011111111111111111111111111111]
add_ln48                (add              ) [ 0011111111111111111111111111111]
add_ln47_1              (add              ) [ 0000000000000000000000000000000]
select_ln47_2           (select           ) [ 0011111111111111111111111111111]
sext_ln44               (sext             ) [ 0000000000000000000000000000000]
gmem_addr_203           (getelementptr    ) [ 0000000011111110000000000000000]
select_ln44_1_cast      (zext             ) [ 0000000000000000000000000000000]
tmp_1                   (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_17_cast             (zext             ) [ 0000000000000000000000000000000]
empty                   (add              ) [ 0000000000000000000000000000000]
select_ln47_1_cast      (zext             ) [ 0000000000000000000000000000000]
empty_109               (add              ) [ 0000000000000000000000000000000]
p_cast                  (zext             ) [ 0000000000000000000000000000000]
empty_110               (trunc            ) [ 0000000000000000000000000000000]
p_shl                   (bitconcatenate   ) [ 0000000000000000000000000000000]
empty_111               (add              ) [ 0000000000000000000000000000000]
select_ln47_cast        (zext             ) [ 0000000000000000000000000000000]
empty_112               (add              ) [ 0000000000000000000000000000000]
p_cast126               (zext             ) [ 0000000000000000000000000000000]
output_fm_buffer_1_addr (getelementptr    ) [ 0000000000000001110000000000000]
empty_113               (readreq          ) [ 0000000000000000000000000000000]
output_fm_buffer_1_load (load             ) [ 0000000000000000100000000000000]
call_ln61               (call             ) [ 0000000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000]
specloopname_ln48       (specloopname     ) [ 0000000000000000000000000000000]
add51_lcssa17_loc_load  (load             ) [ 0000000000000000000000000000000]
store_ln61              (store            ) [ 0000000000000000000000000000000]
br_ln48                 (br               ) [ 0011111111111111111111111111111]
empty_114               (readreq          ) [ 0000000000000000000000000000000]
br_ln114                (br               ) [ 0011111111111111111111111111111]
nout_2                  (phi              ) [ 0000000000000000000000000011100]
icmp_ln114              (icmp             ) [ 0000000000000000000000000001000]
add_ln114               (add              ) [ 0011111111111111111111111111111]
phi_mul                 (phi              ) [ 0000000000000000000000000011110]
add_ln114_1             (add              ) [ 0011111111111111111111111111111]
br_ln114                (br               ) [ 0000000000000000000000000000000]
gmem_addr_read          (read             ) [ 0000000000000000000000000000100]
add_ln31                (add              ) [ 0000000000000000000000000000000]
store_ln31              (store            ) [ 0000000000000000000000000000000]
store_ln31              (store            ) [ 0000000000000000000000000000000]
store_ln31              (store            ) [ 0000000000000000000000000000000]
zext_ln118              (zext             ) [ 0000000000000000000000000000000]
tmp_2                   (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln118_10           (zext             ) [ 0000000000000000000000000000000]
add_ln118_5             (add              ) [ 0000000000000000000000000000010]
empty_115               (bitcast          ) [ 0000000000000000000000000000010]
speclooptripcount_ln114 (speclooptripcount) [ 0000000000000000000000000000000]
specloopname_ln114      (specloopname     ) [ 0000000000000000000000000000000]
call_ln30               (call             ) [ 0000000000000000000000000000000]
br_ln114                (br               ) [ 0011111111111111111111111111111]
call_ln0                (call             ) [ 0000000000000000000000000000000]
br_ln31                 (br               ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILE_J_TILE_I_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_KY_KX"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="NOUT_TY_TX_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TY_TX_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="ti_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tj_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten50_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten50/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add51_lcssa17_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add51_lcssa17_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="output_ftmap_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="conv1_biases_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_biases_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="conv1_weights_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="input_ftmap_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_113/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_readreq_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="6"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_114/18 "/>
</bind>
</comp>

<comp id="190" class="1004" name="gmem_addr_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="15"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/27 "/>
</bind>
</comp>

<comp id="195" class="1004" name="output_fm_buffer_1_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="15" slack="0"/>
<pin id="199" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_1_load/14 store_ln61/17 "/>
</bind>
</comp>

<comp id="208" class="1005" name="indvar_flatten33_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="1"/>
<pin id="210" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten33 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="indvar_flatten33_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="15" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten33/6 "/>
</bind>
</comp>

<comp id="219" class="1005" name="nout_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="nout_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout/6 "/>
</bind>
</comp>

<comp id="230" class="1005" name="indvar_flatten18_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten18_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/6 "/>
</bind>
</comp>

<comp id="241" class="1005" name="ty_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="1"/>
<pin id="243" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ty (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="ty_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ty/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tx_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tx (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="tx_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tx/6 "/>
</bind>
</comp>

<comp id="263" class="1005" name="nout_2_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="1"/>
<pin id="265" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout_2 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="nout_2_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout_2/26 "/>
</bind>
</comp>

<comp id="275" class="1005" name="phi_mul_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="24" slack="1"/>
<pin id="277" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="phi_mul_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="24" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="2"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/27 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_conv1_Pipeline_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="0" index="3" bw="4" slack="0"/>
<pin id="298" dir="0" index="4" bw="64" slack="3"/>
<pin id="299" dir="0" index="5" bw="32" slack="0"/>
<pin id="300" dir="0" index="6" bw="32" slack="0"/>
<pin id="301" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_conv1_Pipeline_KY_KX_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="0" index="3" bw="62" slack="9"/>
<pin id="310" dir="0" index="4" bw="5" slack="9"/>
<pin id="311" dir="0" index="5" bw="5" slack="9"/>
<pin id="312" dir="0" index="6" bw="32" slack="14"/>
<pin id="313" dir="0" index="7" bw="32" slack="0"/>
<pin id="314" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln61/15 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_conv1_Pipeline_5_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/27 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="0" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="13"/>
<pin id="328" dir="0" index="2" bw="12" slack="0"/>
<pin id="329" dir="0" index="3" bw="32" slack="0"/>
<pin id="330" dir="0" index="4" bw="4" slack="13"/>
<pin id="331" dir="0" index="5" bw="8" slack="12"/>
<pin id="332" dir="0" index="6" bw="24" slack="1"/>
<pin id="333" dir="0" index="7" bw="64" slack="16"/>
<pin id="334" dir="0" index="8" bw="32" slack="0"/>
<pin id="335" dir="0" index="9" bw="32" slack="0"/>
<pin id="336" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/28 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="62" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="3" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln114_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="62" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="gmem_addr_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln30_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln30_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln30_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="indvar_flatten50_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten50_load/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln30_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln30_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="14"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="ti_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="3"/>
<pin id="393" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_load/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tj_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="3"/>
<pin id="396" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_load/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln30_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln31_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln30_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="4" slack="0"/>
<pin id="412" dir="0" index="2" bw="4" slack="0"/>
<pin id="413" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_5_mid1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_mid1/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln30_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln30_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="0" index="2" bw="4" slack="0"/>
<pin id="447" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_4/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="0" index="2" bw="4" slack="0"/>
<pin id="455" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="1"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln44_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="0"/>
<pin id="469" dir="0" index="1" bw="15" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln44_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="15" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln44_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln47_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="0"/>
<pin id="487" dir="0" index="1" bw="10" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln44_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln44_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="7" slack="0"/>
<pin id="502" dir="0" index="2" bw="7" slack="0"/>
<pin id="503" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln44_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="mul_ln44_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="10" slack="0"/>
<pin id="514" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln44_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln44_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="5"/>
<pin id="524" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln51_mid2_v_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="62" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="0"/>
<pin id="529" dir="0" index="2" bw="3" slack="0"/>
<pin id="530" dir="0" index="3" bw="7" slack="0"/>
<pin id="531" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln51_mid2_v/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xor_ln44_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln48_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="5" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln44_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln47_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="or_ln47_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln47_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln47_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="5" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_1/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln48_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln47_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln47_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="10" slack="0"/>
<pin id="597" dir="0" index="2" bw="10" slack="0"/>
<pin id="598" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_2/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln44_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="62" slack="1"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="gmem_addr_203_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_203/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln44_1_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="8"/>
<pin id="614" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln44_1_cast/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="11" slack="0"/>
<pin id="617" dir="0" index="1" bw="7" slack="8"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_17_cast_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="0"/>
<pin id="624" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/14 "/>
</bind>
</comp>

<comp id="626" class="1004" name="empty_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="11" slack="0"/>
<pin id="628" dir="0" index="1" bw="7" slack="0"/>
<pin id="629" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/14 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln47_1_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="8"/>
<pin id="634" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln47_1_cast/14 "/>
</bind>
</comp>

<comp id="635" class="1004" name="empty_109_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_109/14 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="0"/>
<pin id="643" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="empty_110_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="0"/>
<pin id="647" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_110/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="p_shl_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="15" slack="0"/>
<pin id="651" dir="0" index="1" bw="11" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/14 "/>
</bind>
</comp>

<comp id="657" class="1004" name="empty_111_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="15" slack="0"/>
<pin id="659" dir="0" index="1" bw="12" slack="0"/>
<pin id="660" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_111/14 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln47_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="8"/>
<pin id="665" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln47_cast/14 "/>
</bind>
</comp>

<comp id="666" class="1004" name="empty_112_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="15" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_112/14 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_cast126_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="15" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast126/14 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add51_lcssa17_loc_load_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="16"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add51_lcssa17_loc_load/17 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln114_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="0"/>
<pin id="683" dir="0" index="1" bw="7" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/26 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln114_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/26 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln114_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="24" slack="0"/>
<pin id="695" dir="0" index="1" bw="19" slack="0"/>
<pin id="696" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/27 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln31_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="12"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/27 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln31_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="14"/>
<pin id="706" dir="0" index="1" bw="8" slack="15"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/27 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln31_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="12"/>
<pin id="710" dir="0" index="1" bw="4" slack="15"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/27 "/>
</bind>
</comp>

<comp id="712" class="1004" name="store_ln31_store_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="0" index="1" bw="4" slack="15"/>
<pin id="715" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/27 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln118_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="2"/>
<pin id="719" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/28 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="0"/>
<pin id="723" dir="0" index="1" bw="7" slack="2"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/28 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln118_10_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="0"/>
<pin id="731" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_10/28 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln118_5_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="11" slack="0"/>
<pin id="735" dir="0" index="1" bw="7" slack="0"/>
<pin id="736" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_5/28 "/>
</bind>
</comp>

<comp id="740" class="1004" name="empty_115_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_115/28 "/>
</bind>
</comp>

<comp id="744" class="1005" name="ti_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="751" class="1005" name="tj_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="758" class="1005" name="indvar_flatten50_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten50 "/>
</bind>
</comp>

<comp id="765" class="1005" name="output_ftmap_read_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="64" slack="16"/>
<pin id="767" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="conv1_weights_read_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="5"/>
<pin id="772" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="775" class="1005" name="input_ftmap_read_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="3"/>
<pin id="777" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="780" class="1005" name="add51_lcssa17_loc_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="14"/>
<pin id="782" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="add51_lcssa17_loc "/>
</bind>
</comp>

<comp id="786" class="1005" name="gmem_addr_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="6"/>
<pin id="788" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="add_ln30_2_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="14"/>
<pin id="797" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="add_ln30_2 "/>
</bind>
</comp>

<comp id="800" class="1005" name="select_ln30_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="1"/>
<pin id="802" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30 "/>
</bind>
</comp>

<comp id="808" class="1005" name="select_ln30_3_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_3 "/>
</bind>
</comp>

<comp id="814" class="1005" name="select_ln30_4_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="12"/>
<pin id="816" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="select_ln30_4 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp1_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="1"/>
<pin id="821" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="p_shl1_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="12"/>
<pin id="826" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="p_shl1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="add_ln44_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="15" slack="0"/>
<pin id="834" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln44_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="select_ln44_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="0"/>
<pin id="839" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln44_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="sext_ln51_mid2_v_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="62" slack="1"/>
<pin id="846" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln51_mid2_v "/>
</bind>
</comp>

<comp id="850" class="1005" name="select_ln47_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="8"/>
<pin id="852" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="select_ln47 "/>
</bind>
</comp>

<comp id="856" class="1005" name="select_ln47_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="0"/>
<pin id="858" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln47_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln48_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="0"/>
<pin id="865" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="868" class="1005" name="select_ln47_2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="0"/>
<pin id="870" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln47_2 "/>
</bind>
</comp>

<comp id="873" class="1005" name="gmem_addr_203_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_203 "/>
</bind>
</comp>

<comp id="878" class="1005" name="output_fm_buffer_1_addr_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="15" slack="1"/>
<pin id="880" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="883" class="1005" name="output_fm_buffer_1_load_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load "/>
</bind>
</comp>

<comp id="888" class="1005" name="icmp_ln114_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="892" class="1005" name="add_ln114_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="7" slack="0"/>
<pin id="894" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="897" class="1005" name="add_ln114_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="24" slack="0"/>
<pin id="899" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="gmem_addr_read_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="907" class="1005" name="add_ln118_5_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="12" slack="1"/>
<pin id="909" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118_5 "/>
</bind>
</comp>

<comp id="912" class="1005" name="empty_115_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_115 "/>
</bind>
</comp>

<comp id="917" class="1004" name="grp_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="919" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="920" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add_i/3 "/>
</bind>
</comp>

<comp id="921" class="1004" name="grp_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="923" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="924" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="grp_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="927" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="928" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="98" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="100" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="98" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="118" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="126" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="106" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="72" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="74" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="122" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="293" pin=5"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="293" pin=6"/></net>

<net id="315"><net_src comp="108" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="202" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="305" pin=7"/></net>

<net id="323"><net_src comp="128" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="10" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="337"><net_src comp="130" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="338"><net_src comp="275" pin="1"/><net_sink comp="325" pin=6"/></net>

<net id="339"><net_src comp="0" pin="0"/><net_sink comp="325" pin=8"/></net>

<net id="340"><net_src comp="10" pin="0"/><net_sink comp="325" pin=9"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="158" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="341" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="0" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="46" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="376" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="391" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="46" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="391" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="417"><net_src comp="409" pin="3"/><net_sink comp="293" pin=3"/></net>

<net id="423"><net_src comp="58" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="397" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="397" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="394" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="394" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="403" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="418" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="426" pin="3"/><net_sink comp="434" pin=2"/></net>

<net id="442"><net_src comp="434" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="448"><net_src comp="403" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="397" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="394" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="443" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="443" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="451" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="465"><net_src comp="58" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="46" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="212" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="212" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="82" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="223" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="84" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="234" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="86" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="78" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="245" pin="4"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="485" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="479" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="223" pin="4"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="88" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="532"><net_src comp="38" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="521" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="40" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="42" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="540"><net_src comp="485" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="90" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="256" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="92" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="536" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="491" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="94" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="548" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="485" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="78" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="256" pin="4"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="548" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="554" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="491" pin="3"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="566" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="234" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="96" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="485" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="96" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="588" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="609"><net_src comp="0" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="605" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="620"><net_src comp="102" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="46" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="625"><net_src comp="615" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="612" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="639"><net_src comp="626" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="635" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="104" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="46" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="649" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="641" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="670"><net_src comp="657" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="685"><net_src comp="267" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="120" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="267" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="84" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="279" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="124" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="54" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="716"><net_src comp="699" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="263" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="102" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="263" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="46" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="721" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="717" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="739"><net_src comp="733" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="743"><net_src comp="740" pin="1"/><net_sink comp="325" pin=3"/></net>

<net id="747"><net_src comp="136" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="754"><net_src comp="140" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="761"><net_src comp="144" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="768"><net_src comp="152" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="325" pin=7"/></net>

<net id="773"><net_src comp="164" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="778"><net_src comp="170" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="783"><net_src comp="148" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="305" pin=6"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="789"><net_src comp="355" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="798"><net_src comp="385" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="803"><net_src comp="409" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="325" pin=4"/></net>

<net id="811"><net_src comp="434" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="817"><net_src comp="443" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="822"><net_src comp="451" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="827"><net_src comp="460" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="325" pin=5"/></net>

<net id="835"><net_src comp="473" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="840"><net_src comp="499" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="847"><net_src comp="526" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="305" pin=3"/></net>

<net id="853"><net_src comp="566" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="305" pin=5"/></net>

<net id="859"><net_src comp="574" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="866"><net_src comp="582" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="871"><net_src comp="594" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="876"><net_src comp="605" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="881"><net_src comp="195" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="886"><net_src comp="202" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="891"><net_src comp="681" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="687" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="900"><net_src comp="693" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="905"><net_src comp="190" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="910"><net_src comp="733" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="915"><net_src comp="740" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="325" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {28 29 }
	Port: output_fm_buffer_1 | {17 27 30 }
	Port: input_fm_buffer_2_0 | {2 3 4 5 }
 - Input state : 
	Port: conv1 : gmem | {4 5 7 8 9 10 11 12 13 14 15 16 18 19 20 21 22 23 24 25 27 }
	Port: conv1 : input_ftmap | {1 }
	Port: conv1 : conv1_weights | {1 }
	Port: conv1 : conv1_biases | {1 }
	Port: conv1 : output_ftmap | {1 }
	Port: conv1 : output_fm_buffer_1 | {14 15 28 29 }
	Port: conv1 : input_fm_buffer_2_0 | {15 16 }
  - Chain level:
	State 1
		sext_ln114 : 1
		gmem_addr : 2
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
	State 2
		icmp_ln30 : 1
		add_ln30_2 : 1
		br_ln30 : 2
	State 3
	State 4
		add_ln30 : 1
		icmp_ln31 : 1
		select_ln30 : 2
		tmp_5_mid1 : 2
		tmp_s : 1
		select_ln30_3 : 3
		select_ln30_4 : 2
		tmp1 : 3
		call_ln30 : 4
	State 5
	State 6
		icmp_ln44 : 1
		add_ln44_2 : 1
		br_ln44 : 2
		add_ln44 : 1
		icmp_ln47 : 1
		select_ln44 : 2
		select_ln44_1 : 2
		zext_ln44 : 3
		mul_ln44 : 4
		zext_ln44_1 : 5
		add_ln44_1 : 6
		sext_ln51_mid2_v : 7
		xor_ln44 : 2
		icmp_ln48 : 1
		and_ln44 : 2
		add_ln47 : 3
		or_ln47 : 2
		select_ln47 : 2
		select_ln47_1 : 2
		add_ln48 : 3
		add_ln47_1 : 1
		select_ln47_2 : 2
	State 7
		gmem_addr_203 : 1
		empty_113 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_17_cast : 1
		empty : 2
		empty_109 : 3
		p_cast : 4
		empty_110 : 4
		p_shl : 5
		empty_111 : 6
		empty_112 : 7
		p_cast126 : 8
		output_fm_buffer_1_addr : 9
		output_fm_buffer_1_load : 10
	State 15
		call_ln61 : 1
	State 16
	State 17
		store_ln61 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		icmp_ln114 : 1
		add_ln114 : 1
	State 27
		add_ln114_1 : 1
		store_ln31 : 1
	State 28
		zext_ln118_10 : 1
		add_ln118_5 : 2
		call_ln30 : 3
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |              grp_conv1_Pipeline_1_fu_287              |    0    |    0    |    10   |    34   |
|          |  grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293  |    1    |  0.854  |   115   |   527   |
|   call   |            grp_conv1_Pipeline_KY_KX_fu_305            |    6    |  1.708  |   659   |   469   |
|          |              grp_conv1_Pipeline_5_fu_319              |    0    |    0    |    15   |    44   |
|          | grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325 |    2    |  0.854  |   582   |   712   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                       grp_fu_917                      |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                   add_ln30_2_fu_385                   |    0    |    0    |    0    |    15   |
|          |                    add_ln30_fu_397                    |    0    |    0    |    0    |    12   |
|          |                   add_ln44_2_fu_473                   |    0    |    0    |    0    |    22   |
|          |                    add_ln44_fu_479                    |    0    |    0    |    0    |    14   |
|          |                   add_ln44_1_fu_521                   |    0    |    0    |    0    |    71   |
|          |                    add_ln47_fu_554                    |    0    |    0    |    0    |    12   |
|          |                    add_ln48_fu_582                    |    0    |    0    |    0    |    12   |
|    add   |                   add_ln47_1_fu_588                   |    0    |    0    |    0    |    17   |
|          |                      empty_fu_626                     |    0    |    0    |    0    |    17   |
|          |                    empty_109_fu_635                   |    0    |    0    |    0    |    17   |
|          |                    empty_111_fu_657                   |    0    |    0    |    0    |    16   |
|          |                    empty_112_fu_666                   |    0    |    0    |    0    |    16   |
|          |                    add_ln114_fu_687                   |    0    |    0    |    0    |    14   |
|          |                   add_ln114_1_fu_693                  |    0    |    0    |    0    |    31   |
|          |                    add_ln31_fu_699                    |    0    |    0    |    0    |    12   |
|          |                   add_ln118_5_fu_733                  |    0    |    0    |    0    |    18   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                       grp_fu_921                      |    3    |    0    |   128   |   135   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                    icmp_ln30_fu_379                   |    0    |    0    |    0    |    15   |
|          |                    icmp_ln31_fu_403                   |    0    |    0    |    0    |    12   |
|   icmp   |                    icmp_ln44_fu_467                   |    0    |    0    |    0    |    22   |
|          |                    icmp_ln47_fu_485                   |    0    |    0    |    0    |    17   |
|          |                    icmp_ln48_fu_542                   |    0    |    0    |    0    |    12   |
|          |                   icmp_ln114_fu_681                   |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                    mul_ln44_fu_511                    |    0    |    0    |    0    |    62   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                   select_ln30_fu_409                  |    0    |    0    |    0    |    4    |
|          |                  select_ln30_3_fu_434                 |    0    |    0    |    0    |    8    |
|          |                  select_ln30_4_fu_443                 |    0    |    0    |    0    |    4    |
|  select  |                   select_ln44_fu_491                  |    0    |    0    |    0    |    5    |
|          |                  select_ln44_1_fu_499                 |    0    |    0    |    0    |    7    |
|          |                   select_ln47_fu_566                  |    0    |    0    |    0    |    5    |
|          |                  select_ln47_1_fu_574                 |    0    |    0    |    0    |    5    |
|          |                  select_ln47_2_fu_594                 |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                    xor_ln44_fu_536                    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|    and   |                    and_ln44_fu_548                    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|    or    |                     or_ln47_fu_560                    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |             output_ftmap_read_read_fu_152             |    0    |    0    |    0    |    0    |
|          |             conv1_biases_read_read_fu_158             |    0    |    0    |    0    |    0    |
|   read   |             conv1_weights_read_read_fu_164            |    0    |    0    |    0    |    0    |
|          |              input_ftmap_read_read_fu_170             |    0    |    0    |    0    |    0    |
|          |               gmem_addr_read_read_fu_190              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_176                  |    0    |    0    |    0    |    0    |
|          |                   grp_readreq_fu_183                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|partselect|                    trunc_ln_fu_341                    |    0    |    0    |    0    |    0    |
|          |                sext_ln51_mid2_v_fu_526                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln114_fu_351                   |    0    |    0    |    0    |    0    |
|          |                    sext_ln44_fu_602                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                   tmp_5_mid1_fu_418                   |    0    |    0    |    0    |    0    |
|          |                      tmp_s_fu_426                     |    0    |    0    |    0    |    0    |
|          |                      tmp1_fu_451                      |    0    |    0    |    0    |    0    |
|bitconcatenate|                     p_shl1_fu_460                     |    0    |    0    |    0    |    0    |
|          |                      tmp_1_fu_615                     |    0    |    0    |    0    |    0    |
|          |                      p_shl_fu_649                     |    0    |    0    |    0    |    0    |
|          |                      tmp_2_fu_721                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                    zext_ln44_fu_507                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln44_1_fu_517                  |    0    |    0    |    0    |    0    |
|          |               select_ln44_1_cast_fu_612               |    0    |    0    |    0    |    0    |
|          |                   tmp_17_cast_fu_622                  |    0    |    0    |    0    |    0    |
|   zext   |               select_ln47_1_cast_fu_632               |    0    |    0    |    0    |    0    |
|          |                     p_cast_fu_641                     |    0    |    0    |    0    |    0    |
|          |                select_ln47_cast_fu_663                |    0    |    0    |    0    |    0    |
|          |                    p_cast126_fu_672                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln118_fu_717                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln118_10_fu_729                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    empty_110_fu_645                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                       grp_fu_925                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                       |    14   |  3.416  |   1736  |   2659  |
|----------|-------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   add51_lcssa17_loc_reg_780   |   32   |
|      add_ln114_1_reg_897      |   24   |
|       add_ln114_reg_892       |    7   |
|      add_ln118_5_reg_907      |   12   |
|       add_ln30_2_reg_795      |    8   |
|       add_ln44_2_reg_832      |   15   |
|        add_ln48_reg_863       |    5   |
|   conv1_weights_read_reg_770  |   64   |
|       empty_115_reg_912       |   32   |
|     gmem_addr_203_reg_873     |   32   |
|     gmem_addr_read_reg_902    |   32   |
|       gmem_addr_reg_786       |   32   |
|       icmp_ln114_reg_888      |    1   |
|    indvar_flatten18_reg_230   |   10   |
|    indvar_flatten33_reg_208   |   15   |
|    indvar_flatten50_reg_758   |    8   |
|    input_ftmap_read_reg_775   |   64   |
|         nout_2_reg_263        |    7   |
|          nout_reg_219         |    7   |
|output_fm_buffer_1_addr_reg_878|   15   |
|output_fm_buffer_1_load_reg_883|   32   |
|   output_ftmap_read_reg_765   |   64   |
|         p_shl1_reg_824        |    8   |
|        phi_mul_reg_275        |   24   |
|     select_ln30_3_reg_808     |    8   |
|     select_ln30_4_reg_814     |    4   |
|      select_ln30_reg_800      |    4   |
|     select_ln44_1_reg_837     |    7   |
|     select_ln47_1_reg_856     |    5   |
|     select_ln47_2_reg_868     |   10   |
|      select_ln47_reg_850      |    5   |
|    sext_ln51_mid2_v_reg_844   |   62   |
|           ti_reg_744          |    4   |
|           tj_reg_751          |    4   |
|          tmp1_reg_819         |    8   |
|           tx_reg_252          |    5   |
|           ty_reg_241          |    5   |
+-------------------------------+--------+
|             Total             |   681  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                   grp_readreq_fu_176                  |  p1  |   2  |  32  |   64   ||    9    |
|                   grp_access_fu_202                   |  p0  |   2  |  15  |   30   ||    9    |
|                     nout_2_reg_263                    |  p0  |   2  |   7  |   14   ||    9    |
|                    phi_mul_reg_275                    |  p0  |   2  |  24  |   48   ||    9    |
|  grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293  |  p1  |   2  |   8  |   16   ||    9    |
|  grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293  |  p2  |   2  |   8  |   16   ||    9    |
|  grp_conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX_fu_293  |  p3  |   2  |   4  |    8   ||    9    |
|            grp_conv1_Pipeline_KY_KX_fu_305            |  p1  |   2  |  32  |   64   ||    9    |
| grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325 |  p2  |   2  |  12  |   24   ||    9    |
| grp_conv1_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_325 |  p3  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                         |      |      |      |   348  ||   4.27  ||    90   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    3   |  1736  |  2659  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   90   |
|  Register |    -   |    -   |   681  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    7   |  2417  |  2749  |
+-----------+--------+--------+--------+--------+
