
*** Running vivado
    with args -log design_1_WateringSystem_IP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_WateringSystem_IP_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_WateringSystem_IP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 300.855 ; gain = 71.969
Command: synth_design -top design_1_WateringSystem_IP_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 426.082 ; gain = 100.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_WateringSystem_IP_0_0' [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ip/design_1_WateringSystem_IP_0_0/synth/design_1_WateringSystem_IP_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'WateringSystem_IP_v1_0' declared at 'c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0.vhd:5' bound to instance 'U0' of component 'WateringSystem_IP_v1_0' [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ip/design_1_WateringSystem_IP_0_0/synth/design_1_WateringSystem_IP_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'WateringSystem_IP_v1_0' [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'WateringSystem_IP_v1_0_S00_AXI' declared at 'c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0_S00_AXI.vhd:5' bound to instance 'WateringSystem_IP_v1_0_S00_AXI_inst' of component 'WateringSystem_IP_v1_0_S00_AXI' [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'WateringSystem_IP_v1_0_S00_AXI' [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0_S00_AXI.vhd:237]
INFO: [Synth 8-226] default block is never used [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0_S00_AXI.vhd:369]
INFO: [Synth 8-3491] module 'FSM' declared at 'c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/src/FSM.vhd:18' bound to instance 'uut' of component 'FSM' [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0_S00_AXI.vhd:406]
INFO: [Synth 8-638] synthesizing module 'FSM' [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/src/FSM.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FSM' (1#1) [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/src/FSM.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0_S00_AXI.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0_S00_AXI.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'WateringSystem_IP_v1_0_S00_AXI' (2#1) [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'WateringSystem_IP_v1_0' (3#1) [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/hdl/WateringSystem_IP_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_WateringSystem_IP_0_0' (4#1) [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ip/design_1_WateringSystem_IP_0_0/synth/design_1_WateringSystem_IP_0_0.vhd:82]
WARNING: [Synth 8-3331] design WateringSystem_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design WateringSystem_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design WateringSystem_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design WateringSystem_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design WateringSystem_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design WateringSystem_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 479.355 ; gain = 153.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 479.355 ; gain = 153.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 800.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 800.418 ; gain = 474.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 800.418 ; gain = 474.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 800.418 ; gain = 474.379
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/src/FSM.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'NS_reg' [c:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.srcs/sources_1/bd/design_1/ipshared/322a/src/FSM.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 800.418 ; gain = 474.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
Module WateringSystem_IP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_WateringSystem_IP_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_WateringSystem_IP_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_WateringSystem_IP_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_WateringSystem_IP_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_WateringSystem_IP_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_WateringSystem_IP_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/WateringSystem_IP_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/WateringSystem_IP_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_WateringSystem_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_WateringSystem_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_WateringSystem_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_WateringSystem_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_WateringSystem_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_WateringSystem_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/WateringSystem_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_WateringSystem_IP_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 800.418 ; gain = 474.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 800.418 ; gain = 474.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 800.461 ; gain = 474.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 820.996 ; gain = 494.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 820.996 ; gain = 494.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 820.996 ; gain = 494.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 820.996 ; gain = 494.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 820.996 ; gain = 494.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 820.996 ; gain = 494.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 820.996 ; gain = 494.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |    16|
|5     |LUT5 |    33|
|6     |LUT6 |     8|
|7     |FDCE |     2|
|8     |FDRE |   135|
|9     |FDSE |     2|
|10    |LDC  |     2|
|11    |LDP  |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |   206|
|2     |  U0                                    |WateringSystem_IP_v1_0         |   206|
|3     |    WateringSystem_IP_v1_0_S00_AXI_inst |WateringSystem_IP_v1_0_S00_AXI |   206|
|4     |      uut                               |FSM                            |    16|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 820.996 ; gain = 494.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 820.996 ; gain = 173.895
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 820.996 ; gain = 494.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 820.996 ; gain = 506.430
INFO: [Common 17-1381] The checkpoint 'C:/Levi_Dok/Egyetem/Mesteri/I_EV/I_FELEV/BeagyazottRendszerek/SmartWateringSystem_IPintegrated/SmartWateringSystem_IPintegrated.runs/design_1_WateringSystem_IP_0_0_synth_1/design_1_WateringSystem_IP_0_0.dcp' has been generated.
