
<article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" article-type="brief-report"><?properties open_access?><front><journal-meta><journal-id journal-id-type="nlm-ta">Nanoscale Res Lett</journal-id><journal-id journal-id-type="iso-abbrev">Nanoscale Res Lett</journal-id><journal-title-group><journal-title>Nanoscale Research Letters</journal-title></journal-title-group><issn pub-type="ppub">1931-7573</issn><issn pub-type="epub">1556-276X</issn><publisher><publisher-name>Springer US</publisher-name><publisher-loc>New York</publisher-loc></publisher></journal-meta><article-meta><article-id pub-id-type="pmid">30953229</article-id><article-id pub-id-type="pmc">6450985</article-id><article-id pub-id-type="publisher-id">2958</article-id><article-id pub-id-type="doi">10.1186/s11671-019-2958-2</article-id><article-categories><subj-group subj-group-type="heading"><subject>Nano Express</subject></subj-group></article-categories><title-group><article-title>Ge pMOSFETs with GeO<sub><italic>x</italic></sub> Passivation Formed by Ozone and Plasma Post Oxidation</article-title></title-group><contrib-group><contrib contrib-type="author"><name><surname>Xu</surname><given-names>Yang</given-names></name><address><email>xusf1993@163.com</email></address><xref ref-type="aff" rid="Aff1"/></contrib><contrib contrib-type="author" corresp="yes"><contrib-id contrib-id-type="orcid">http://orcid.org/0000-0001-5140-4150</contrib-id><name><surname>Han</surname><given-names>Genquan</given-names></name><address><email>hangenquan@gmail.com</email><email>gqhan@xidian.edu.cn</email></address><xref ref-type="aff" rid="Aff1"/></contrib><contrib contrib-type="author"><name><surname>Liu</surname><given-names>Huan</given-names></name><address><email>xin_pzh@163.com</email></address><xref ref-type="aff" rid="Aff1"/></contrib><contrib contrib-type="author"><name><surname>Wang</surname><given-names>Yibo</given-names></name><address><email>wangyibo2576@gmail.com</email></address><xref ref-type="aff" rid="Aff1"/></contrib><contrib contrib-type="author"><name><surname>Liu</surname><given-names>Yan</given-names></name><address><email>xdliuyan@xidian.edu.cn</email></address><xref ref-type="aff" rid="Aff1"/></contrib><contrib contrib-type="author"><name><surname>Ao</surname><given-names>Jinping</given-names></name><address><email>jinpingao@hotmail.com</email></address><xref ref-type="aff" rid="Aff1"/></contrib><contrib contrib-type="author"><name><surname>Hao</surname><given-names>Yue</given-names></name><address><email>yhao@xidian.edu.cn</email></address><xref ref-type="aff" rid="Aff1"/></contrib><aff id="Aff1"><institution-wrap><institution-id institution-id-type="ISNI">0000 0001 0707 115X</institution-id><institution-id institution-id-type="GRID">grid.440736.2</institution-id><institution>State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, </institution><institution>Xidian University, </institution></institution-wrap>Xi&#x02019;an, 710071 People&#x02019;s Republic of China </aff></contrib-group><pub-date pub-type="epub"><day>5</day><month>4</month><year>2019</year></pub-date><pub-date pub-type="pmc-release"><day>5</day><month>4</month><year>2019</year></pub-date><pub-date pub-type="collection"><year>2019</year></pub-date><volume>14</volume><elocation-id>126</elocation-id><history><date date-type="received"><day>4</day><month>1</month><year>2019</year></date><date date-type="accepted"><day>26</day><month>3</month><year>2019</year></date></history><permissions><copyright-statement>&#x000a9; The Author(s). 2019</copyright-statement><license license-type="OpenAccess"><license-p><bold>Open Access</bold>This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (<ext-link ext-link-type="uri" xlink:href="http://creativecommons.org/licenses/by/4.0/">http://creativecommons.org/licenses/by/4.0/</ext-link>), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.</license-p></license></permissions><abstract id="Abs1"><p id="Par1">A comparison study on electrical performance of Ge pMOSFETs with a GeO<sub><italic>x</italic></sub> passivation layer formed by ozone post oxidation (OPO) and plasma post oxidation (PPO) is performed. PPO and OPO were carried out on an Al<sub>2</sub>O<sub>3</sub>/n-Ge (001) substrate followed by a 5-nm HfO<sub>2</sub> gate dielectric in situ deposited in an ALD chamber. The quality of the dielectric/Ge interface layer was characterized by X-ray photoelectron spectroscopy and transmission electron microscopy. The PPO treatment leads to a positive threshold voltage (<italic>V</italic><sub>TH</sub>) shift and a lower <italic>I</italic><sub>ON</sub>/<italic>I</italic><sub>OFF</sub> ratio, implying a poor interface quality. Ge pMOSFETs with OPO exhibit a higher <italic>I</italic><sub>ON</sub>/<italic>I</italic><sub>OFF</sub> ratio (up to four orders of magnitude), improved subthreshold swing, and enhanced carrier mobility characteristics as compared with PPO devices. A thicker Al<sub>2</sub>O<sub>3</sub> block layer in the OPO process leads to a higher mobility in Ge transistors. By comparing two different oxidation methods, the results show that the OPO is an effective way to increase the interface layer quality which is contributing to the improved effective mobility of Ge pMOSFETs.</p></abstract><kwd-group xml:lang="en"><title>Keywords</title><kwd>Germanium</kwd><kwd>Passivation</kwd><kwd>Ozone</kwd><kwd>Plasma</kwd><kwd>Post oxidation</kwd><kwd>Metal-oxide-semiconductor field-effect transistor (MOSFET)</kwd></kwd-group><funding-group><award-group><funding-source><institution-wrap><institution-id institution-id-type="FundRef">http://dx.doi.org/10.13039/501100001809</institution-id><institution>National Natural Science Foundation of China</institution></institution-wrap></funding-source><award-id>61534004</award-id><award-id>61604112</award-id><award-id>61874081</award-id><award-id>61622405</award-id><award-id>61851406</award-id><principal-award-recipient><name><surname>Han</surname><given-names>Genquan</given-names></name><name><surname>Liu</surname><given-names>Yan</given-names></name></principal-award-recipient></award-group></funding-group><custom-meta-group><custom-meta><meta-name>issue-copyright-statement</meta-name><meta-value>&#x000a9; The Author(s) 2019</meta-value></custom-meta></custom-meta-group></article-meta></front><body><sec id="Sec1"><title>Background</title><p id="Par18">With conventional complementary metal-oxide-semiconductor (CMOS) devices approaching its physical limit, performance enhancement is hard to realize for high-speed semiconductor devices with silicon (Si) as the channel material. Replacing substrate or channel material with other material with high mobility is an imperative option. Germanium (Ge) has been considered as a promising alternative channel material owing to higher carrier mobility than that of Si. The MOSFET usually needs a high-quality oxide/semiconductor interface to reach high effective mobility. However, for quite a long history, Ge MOSFETs suffered from the high interface state density (<italic>D</italic><sub>it</sub>) caused by the poor thermal stability of GeO<sub>2</sub> and dangling bonds [<xref ref-type="bibr" rid="CR1">1</xref>]. Thus, plenty of research has been carried out on Ge interface passivation.</p><p id="Par19">Several approaches to achieving a high-quality Ge/dielectric interface layer have been reported, such as Si passivation by uniformly depositing several Si monolayers on Ge substrate before dielectric epitaxy or self-passivation by forming GeO<sub>2</sub> on purpose [<xref ref-type="bibr" rid="CR2">2</xref>, <xref ref-type="bibr" rid="CR3">3</xref>]. In order to form a high-quality GeO<sub>2</sub> layer, there are many oxidation processes to reduce <italic>D</italic><sub>it</sub> and improve thermal stability including high-pressure oxidation [<xref ref-type="bibr" rid="CR4">4</xref>], ozone oxidation [<xref ref-type="bibr" rid="CR5">5</xref>], H<sub>2</sub>O plasma [<xref ref-type="bibr" rid="CR6">6</xref>], and electron cyclotron resonance (ECR) plasma post oxidation [<xref ref-type="bibr" rid="CR7">7</xref>].</p><p id="Par20">In recent years, plenty of works have been reported that high-performance Ge MOSFET can be realized by post oxidation through Al<sub>2</sub>O<sub>3</sub>/Ge interface. In 2014, a Ge CMOS inverter was realized on a Ge-on-insulator (GeOI) substrate with GeO<sub><italic>x</italic></sub> grown by rapid thermal annealing in pure oxygen ambient after 1&#x02009;nm Al<sub>2</sub>O<sub>3</sub> was deposited on Ge [<xref ref-type="bibr" rid="CR8">8</xref>]. In ref. [<xref ref-type="bibr" rid="CR7">7</xref>], Ge pMOSFETs and nMOSFETs with GeO<sub><italic>x</italic></sub> passivation were fabricated with oxygen plasma post oxidation and temperature dependence of GeO<sub><italic>x</italic></sub> thickness and electrical performance were also discussed. Thermal oxidation of Ge by ozone can be performed at a lower temperature, for ozone is more reactive than oxygen [<xref ref-type="bibr" rid="CR5">5</xref>]. The impact of temperature on GeO<sub><italic>x</italic></sub> thickness grown by ozone on Ge surface was demonstrated. Ge pMOSFETs with GeO<sub><italic>x</italic></sub> passivation fabricated by ozone post oxidation was also reported [<xref ref-type="bibr" rid="CR9">9</xref>].</p><p id="Par21">In this work, Ge pMOSFETs with GeO<sub><italic>x</italic></sub> passivation are fabricated using ozone post oxidation (OPO) and oxygen plasma post oxidation (PPO) of the Al<sub>2</sub>O<sub>3</sub>/n-Ge interface. A comparison study on the electrical performance of Ge pMOSFETs with OPO and PPO is carried out. All the processes except passivation are precisely controlled to be the same. The post oxidation was carried out after the Al<sub>2</sub>O<sub>3</sub> block layer deposition that is different from [<xref ref-type="bibr" rid="CR9">9</xref>] in which the post oxidation was after HfO<sub>2</sub> deposition. The mobility degeneration mechanism of <italic>Coulomb</italic> and roughness scattering is investigated. The impact of the thickness of the Al<sub>2</sub>O<sub>3</sub> block layer on device performance is also discussed. Overall, we demonstrate that OPO is a promising passivation technique for future Ge MOSFET fabrication.</p></sec><sec id="Sec2"><title>Methods</title><p id="Par22">Ge pMOSFETs were fabricated on 4-in. n-Ge (001) wafers with a resistivity of 0.14&#x02013;0.183&#x02009;&#x003a9;&#x000a0;cm. Three different passivation processes were performed, and the key process steps are shown in Fig.&#x000a0;<xref rid="Fig1" ref-type="fig">1</xref>a. The wafers were cleaned by diluted HF (1:50) and deionized water for several cycles to remove the native oxide and then transferred into a plasma-enhanced atomic layer deposition PEALD (Picosun R200 Advanced) chamber immediately. Then, a thin Al<sub>2</sub>O<sub>3</sub> film (~&#x02009;1&#x02009;nm) was deposited at 300&#x02009;&#x000b0;C with trimethylaluminium (TMA) and deionized water (H<sub>2</sub>O) as the precursors of Al and O, respectively. Because the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub> layer is too thin to have a precise oxygen atom ratio, we marked these two layers as AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub>. PPO was performed with the Litmas remote plasma source for 60&#x02009;s. An ozone generator (IN USA AC series Ozone generators) with the input oxygen flow of 750&#x000a0;sccm was used for the OPO treatment in 50% O<sub>3</sub>/O<sub>2</sub> ambient. Without breaking the vacuum, 60-cycle HfO<sub>2</sub> was then deposited on the top of AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub> after PPO or OPO treatment at 300&#x02009;&#x000b0;C using tetrakis dimethyl amino hafnium (TDMAHf) and H<sub>2</sub>O as the precursors of Hf and O, respectively. A 100-nm TaN was then deposited by reactive sputtering as gate metal. After gate patterning and etching, self-aligned BF<sup>2+</sup> implantation into source/drain(S/D) regions with an energy of 20&#x02009;keV and a dose of 1&#x02009;&#x000d7;&#x02009;10<sup>15</sup>&#x02009;cm<sup>&#x02212;&#x02009;2</sup> was carried out. A 20-nm Ni S/D metal was deposited and patterned by a lift-off process. Finally, rapid thermal annealing at 450&#x02009;&#x000b0;C for 30&#x02009;s for dopant activation and S/D ohmic contact was followed. The schematic and microscopy images of the fabricated Ge pMOSFETs are shown in Fig.&#x000a0;<xref rid="Fig1" ref-type="fig">1</xref>b and c, respectively.<fig id="Fig1"><label>Fig. 1</label><caption><p><bold>a</bold> Key process flow for fabricating Ge pMOSFETs with GeO<sub>2</sub> surface passivation with three different passivation methods. <bold>b</bold> Schematic and <bold>c</bold> microscope images of the fabricated Ge transistor</p></caption><graphic xlink:href="11671_2019_2958_Fig1_HTML" id="MO1"/></fig></p><p id="Par23">The cross section of TaN/HfO<sub>2</sub>/AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub>/Ge gate stack was depicted using a transmission electron microscope (TEM) to compare the impact of oxygen plasma or ozone on GeO<sub><italic>x</italic></sub> formation. Figure&#x000a0;<xref rid="Fig2" ref-type="fig">2</xref>a and b show the cross-sectional TEM images of TaN/HfO<sub>2</sub>/AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub>/Ge gate stack with PPO and OPO, respectively. The thickness of the amorphous HfO<sub>2</sub> layer in both devices is 6&#x02009;nm. Wafer A with 60s PPO treatment have a distinct AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub> layer between the HfO<sub>2</sub> and Ge substrates. This AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub> layer in wafer B formed by 20&#x02009;min OPO has an untidy margin. The thickness of the GeO<sub><italic>x</italic></sub> layer is in accordance with the data in [<xref ref-type="bibr" rid="CR10">10</xref>].<fig id="Fig2"><label>Fig. 2</label><caption><p>Cross-sectional TEM images of the high-k/metal gate stack with a AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub> interfacial layer (IL) fabricated by <bold>a</bold> OPO and <bold>b</bold> PPO on a n-Ge (001) channel</p></caption><graphic xlink:href="11671_2019_2958_Fig2_HTML" id="MO2"/></fig></p></sec><sec id="Sec3"><title>Results and Discussion</title><p id="Par24">The output and transfer characteristics coupled with high-frequency gate-to-source capacitance-voltage (CV) were measured by Keithley 4200-SCS. Figure&#x000a0;<xref rid="Fig3" ref-type="fig">3</xref> shows the comparison of transfer and output characteristic of Ge pMOSFETs with three different formation conditions of the AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub> passivation layer. All the devices on various wafers have a gate length (<italic>L</italic><sub>G</sub>) of 3&#x02009;&#x003bc;m. Devices on wafer A exhibit a higher saturated drain current (<italic>I</italic><sub>DS</sub>) compared to the other two wafers. But wafers B and C with OPO show a much lower OFF-state current (<italic>I</italic><sub>OFF</sub>) compared with wafer A with PPO. It is also seen that wafers B and C with OPO worked in enhancement mode and wafer A worked in depletion mode. It is inferred that, after PPO treatment, the n-Ge surface still remains to be p-type due to the high <italic>D</italic><sub>it</sub> value which has been discussed in [<xref ref-type="bibr" rid="CR11">11</xref>]. Wafer C with a thicker Al<sub>2</sub>O<sub>3</sub> block layer shows a positive <italic>V</italic><sub>TH</sub> shift compared with wafer B and a higher <italic>D</italic><sub>it</sub> than wafer B. It is observed from the output characteristics shown in Fig.&#x000a0;<xref rid="Fig3" ref-type="fig">3</xref>b that, under a low gate voltage (<italic>V</italic><sub>GS</sub>), wafer A has a lower <italic>I</italic><sub>DS</sub> over wafers B and C due to the less-steep subthreshold swing (SS). When the <italic>V</italic><sub>GS</sub> increases, <italic>I</italic><sub>DS</sub> of wafer A is getting higher in comparison with the other two devices. Therefore, from Fig.&#x000a0;<xref rid="Fig3" ref-type="fig">3</xref> and TEM images in Fig.&#x000a0;<xref rid="Fig2" ref-type="fig">2</xref>, the diffusion of the AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub> layer may suppress the <italic>I</italic><sub>OFF</sub>, thus resulting in an improvement of passivation effects.<fig id="Fig3"><label>Fig. 3</label><caption><p><bold>a</bold>
<italic>I</italic><sub>DS</sub><italic>&#x02013;V</italic><sub>GS</sub> and <bold>b</bold>
<italic>I</italic><sub>DS</sub><italic>&#x02013;V</italic><sub>DS</sub> characteristics of Ge pMOSFETs with a Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub> passivation layer fabricated by PPO (wafer A) and OPO (wafers B and C)</p></caption><graphic xlink:href="11671_2019_2958_Fig3_HTML" id="MO3"/></fig></p><p id="Par25">Figure&#x000a0;<xref rid="Fig4" ref-type="fig">4</xref> summarizes the statistical results of the <italic>I</italic><sub>ON</sub>/<italic>I</italic><sub>OFF</sub> ratio and subthreshold swing of the devices on different wafers. Ge pMOSFETs with OPO exhibit a higher <italic>I</italic><sub>ON</sub>/<italic>I</italic><sub>OFF</sub> ratio (~&#x02009;4 orders of magnitude) and remarkably improved SS in comparison with PPO device, indicating a higher quality of the dielectric/channel interface. When compared with wafer B, wafer C exhibits a higher ON-state current (<italic>I</italic><sub>ON</sub>) but a lower <italic>I</italic><sub>ON</sub>/<italic>I</italic><sub>OFF</sub> ratio.<fig id="Fig4"><label>Fig. 4</label><caption><p>Statistical plots of <bold>a</bold> SS and <bold>b</bold>
<italic>I</italic><sub>ON</sub><italic>/I</italic><sub>OFF</sub> ratio for Ge pMOSFETs with different passivation conditions</p></caption><graphic xlink:href="11671_2019_2958_Fig4_HTML" id="MO4"/></fig></p><p id="Par26">To further represent the interfacial layer quality of different post oxidation methods, wafers A, B, and C (dummy samples without HfO<sub>2</sub> and Gate metals) were tested by X-ray photoelectron spectroscopy (XPS). XPS measurement was carried out on three post oxidation dummy samples after PPO or OPO treatment without HfO<sub>2</sub> deposition and TaN sputtering. The stoichiometry of GeO<sub><italic>x</italic></sub> in Al<sub>2</sub>O<sub>3</sub>/GeO/Ge samples was investigated with a monochromatic soft Al K&#x003b1; (1486.6&#x02009;eV) X-ray source. Ge 3<italic>d</italic> peaks and peak-differentiating analysis are shown in Fig.&#x000a0;<xref rid="Fig5" ref-type="fig">5</xref>. The Ge 3<italic>d</italic><sub>5/2</sub> peak of the three samples is unified at 29.7&#x02009;eV, and the chemical shifts of Ge 3<italic>d</italic><sub>3/2</sub>, Ge<sup>1+</sup>, Ge<sup>2+</sup>, Ge<sup>3+</sup>, and Ge<sup>4+</sup> to Ge 3<italic>d</italic><sub>5/2</sub> are set to 0.6, 0.8, 1.8, 2.75, and 3.4&#x02009;eV, respectively [<xref ref-type="bibr" rid="CR12">12</xref>]. In Fig.&#x000a0;<xref rid="Fig5" ref-type="fig">5</xref>b, wafer A shows that after a 60s PPO, the main Ge valence in GeO<sub><italic>x</italic></sub> are Ge<sup>1+</sup> and Ge<sup>3+</sup>. A similar Ge valance state distribution is observed in wafer C, and a Ge<sup>3+</sup> component is slightly increased. In Fig.&#x000a0;<xref rid="Fig5" ref-type="fig">5</xref>b, wafer B shows that an OPO device with thinner (10&#x02009;cycles) Al<sub>2</sub>O<sub>3</sub> will further oxidize Ge<sup>1+</sup> into Ge<sup>2+</sup>, Ge<sup>3+</sup>, and Ge<sup>4+</sup>, while Ge<sup>1+</sup> is significantly reduced.<fig id="Fig5"><label>Fig. 5</label><caption><p><bold>a</bold> Ge 3<italic>d</italic> XPS spectra of Al<sub>2</sub>O<sub>3</sub>/GeO<sub><italic>x</italic></sub>/Ge formed by different conditions. <bold>b</bold> Peak fittings of the Ge 3<italic>d</italic> XPS spectra from the GeO<sub>2</sub> layer for the three samples</p></caption><graphic xlink:href="11671_2019_2958_Fig5_HTML" id="MO5"/></fig></p><p id="Par27">The gate-to-source CV characteristics are shown in Fig.&#x000a0;<xref rid="Fig6" ref-type="fig">6</xref>. From the 1-MHz CV curve, the <italic>D</italic><sub>it</sub> near midgap is estimated by <italic>Terman&#x02019;s</italic> method [<xref ref-type="bibr" rid="CR13">13</xref>], and an equivalent oxide thickness (EOT) value is also evaluated as listed in Table&#x000a0;<xref rid="Tab1" ref-type="table">1</xref>. Twenty-minute OPO (wafers B and C) results in a higher EOT as compared with PPO (wafer A). Wafer C exhibits a higher EOT over that of wafer B, due to the thicker Al<sub>2</sub>O<sub>3</sub> as a blocking layer. It has been reported that the thickness of GeO<sub><italic>x</italic></sub> on a bare Ge surface in O<sub>3</sub> ambient reaches saturation in a few minutes and the saturation thickness is dominated by temperature instead of oxidation time [<xref ref-type="bibr" rid="CR10">10</xref>]. So in this paper, the thickness of GeO<sub><italic>x</italic></sub> by ozone post oxidation is saturated after a few minutes and the left oxidation time is only for annealing.<fig id="Fig6"><label>Fig. 6</label><caption><p>Gate-to-source capacitance versus <italic>V</italic><sub><italic>GS</italic></sub> characteristics of Ge pMOSFETs passivated by PPO (wafers A) and OPO (wafers&#x000a0;B and C)</p></caption><graphic xlink:href="11671_2019_2958_Fig6_HTML" id="MO6"/></fig><table-wrap id="Tab1"><label>Table 1</label><caption><p>Calculated properties of Ge pMOSFETs in three passivation conditions</p></caption><table frame="hsides" rules="groups"><thead><tr><th/><th><italic>D</italic><sub>it</sub>(10<sup>12</sup>&#x000a0;cm<sup>&#x02013;2</sup>&#x000a0;eV<sup>&#x02212;1</sup>)</th><th>EOT(nm)</th><th><italic>R</italic><sub>SD</sub>(&#x003a9;)</th><th><italic>R</italic><sub>CH</sub>(&#x003a9;/&#x003bc;m)</th></tr></thead><tbody><tr><td>Wafer A</td><td>9.07</td><td>1.83</td><td>117</td><td>32.7</td></tr><tr><td>Wafer B</td><td>7.91</td><td>2.11</td><td>162</td><td>46.7</td></tr><tr><td>Wafer C</td><td>7.46</td><td>2.13</td><td>46.7</td><td>40.1</td></tr></tbody></table></table-wrap></p><p id="Par28">Figure&#x000a0;<xref rid="Fig7" ref-type="fig">7</xref> summarizes the total resistance (<italic>R</italic><sub>T</sub>) versus <italic>L</italic><sub>G</sub> of each device in this work. Here, <italic>R</italic><sub>T</sub> is defined as <italic>V</italic><sub>DS</sub>/<italic>I</italic><sub>DS</sub> at <italic>V</italic><sub>DS</sub>&#x02009;=&#x02009;0.05&#x02009;V and <italic>V</italic><sub>GS</sub>&#x000a0;&#x02212;&#x02009;<italic>V</italic><sub>TH</sub>&#x02009;=&#x02009;1&#x02009;V. The source/drain (S/D) series resistance (<italic>R</italic><sub>SD</sub>) and channel resistance (<italic>R</italic><sub>CH</sub>) can be extracted from the intercept and slope of the linear fitting of <italic>R</italic><sub>T</sub>&#x02013;<italic>L</italic><sub>G</sub> lines as shown in Fig.&#x000a0;<xref rid="Fig7" ref-type="fig">7</xref>. The extracted <italic>R</italic><sub>SD</sub> and <italic>R</italic><sub>CH</sub> results are summarized in Table&#x000a0;<xref rid="Tab1" ref-type="table">1</xref>. Figure <xref rid="Fig7" ref-type="fig">7</xref> shows that the Ge pMOSFETs with PPO exhibit a lower <italic>R</italic><sub>SD</sub> and <italic>R</italic><sub>CH</sub> which is consistent with the capacitance results shown in Fig.&#x000a0;<xref rid="Fig6" ref-type="fig">6</xref>.<fig id="Fig7"><label>Fig. 7</label><caption><p>Total resistance (<italic>R</italic><sub>T</sub>) versus gate length (<italic>L</italic><sub>G</sub>) of Ge pMOSFETs</p></caption><graphic xlink:href="11671_2019_2958_Fig7_HTML" id="MO7"/></fig></p><p id="Par29">Effective hole mobility <italic>&#x003bc;</italic><sub>eff</sub> was extracted based on a total resistance slope-based approach. In Fig.&#x000a0;<xref rid="Fig8" ref-type="fig">8</xref>, we compare the <italic>&#x003bc;</italic><sub>eff</sub> of our Ge pMOSFETs with PPO and OPO treatment with those of other reported Ge pMOSFETs [<xref ref-type="bibr" rid="CR9">9</xref>, <xref ref-type="bibr" rid="CR14">14</xref>]. <italic>Q</italic><sub>inv</sub> is inversion charge density in the device channel. Ge pMOSFETs with OPO exhibit a higher peak <italic>&#x003bc;</italic><sub>eff</sub> compared to the devices with PPO. Wafer C with a thicker Al<sub>2</sub>O<sub>3</sub> block layer has a higher peak hole mobility of 283&#x02009;cm<sup>2</sup>/V&#x000a0;s in comparison with wafer B with the thinner Al<sub>2</sub>O<sub>3</sub>. Wafer A with PPO exhibits a lower high-field hole <italic>&#x003bc;</italic><sub>eff</sub> with the devices with OPO, which is attributed to the lower roughness scattering. But, at low field, transistors on wafer A with PPO achieve a lower <italic>&#x003bc;</italic><sub>eff</sub> than the OPO devices due to the higher coulomb scattering [<xref ref-type="bibr" rid="CR15">15</xref>]. Only a few works about Ge pMOSFETs fabricated by ozone passivation have been reported. Here, a comparison of the key device performance between our devices and the reported Ge pMOSFETs treated with OPO [<xref ref-type="bibr" rid="CR9">9</xref>, <xref ref-type="bibr" rid="CR14">14</xref>] are carried out, and the results are shown in Table&#x000a0;<xref rid="Tab2" ref-type="table">2</xref>. It is concluded that wafer C in this work achieves the high-field <italic>&#x003bc;</italic><sub>eff</sub> enhancement and higher <italic>I</italic><sub>ON</sub>/<italic>I</italic><sub>OFF</sub> as compared with the reported device treated with OPO. Besides, at a <italic>Q</italic><sub>inv</sub> of 5&#x02009;&#x000d7;&#x02009;10<sup>12</sup>&#x02009;cm<sup>&#x02212;&#x02009;2</sup>, wafer C demonstrates a 2.37&#x000d7; higher <italic>&#x003bc;</italic><sub>eff</sub> in comparison with the Si universal mobility. The <italic>I</italic><sub>ON</sub> of wafer C is slightly lower than that in Ref. [<xref ref-type="bibr" rid="CR9">9</xref>] which is due to the larger EOT.<fig id="Fig8"><label>Fig. 8</label><caption><p><italic>&#x003bc;</italic><sub>eff</sub> versus <italic>Q</italic><sub>inv</sub> of Ge pMOSFETs with different passivation conditions. Ge transistors with 15&#x02009;cycles Al<sub>2</sub>O<sub>3</sub>&#x02009;+&#x02009;20&#x02009;min O<sub>3</sub> oxidation (wafer C) exhibit a peak <italic>&#x003bc;</italic><sub>eff</sub> of 283&#x02009;cm<sup>2</sup>/Vs. The impact of S/D resistance on <italic>&#x003bc;</italic><sub>eff</sub> extraction was removed by the total resistance slope-based effective channel mobility extraction method [<xref ref-type="bibr" rid="CR16">16</xref>]</p></caption><graphic xlink:href="11671_2019_2958_Fig8_HTML" id="MO8"/></fig><table-wrap id="Tab2"><label>Table 2</label><caption><p>Key device performance of Ge pMOSFETs in this work vs. other published results with OPO</p></caption><table frame="hsides" rules="groups"><thead><tr><th/><th>W/L (&#x003bc;m)</th><th>EOT (nm)</th><th>SS (mV/dec.)</th><th><italic>I</italic><sub>ON</sub> @ <italic>V</italic><sub>DS</sub>&#x02009;=&#x02009;&#x02212;&#x02009;0.5&#x02009;V<break/><italic>V</italic><sub>GS</sub>&#x000a0;&#x02212;&#x02009;<italic>V</italic><sub>TH</sub>&#x02009;=&#x02009;&#x02212;&#x02009;0.8&#x02009;V (&#x003bc;A/&#x003bc;m)</th><th><italic>I</italic><sub>ON</sub>/<italic>I</italic><sub>OFF</sub> @ <italic>V</italic><sub>DS</sub>&#x02009;=&#x02009;&#x02212;&#x02009; 0.5&#x02009;V</th><th><italic>&#x003bc;</italic><sub>eff</sub> @ peak (cm<sup>2</sup>/V&#x000a0;&#x000d7;&#x000a0;S)</th><th><italic>&#x003bc;</italic><sub>eff</sub> @ <italic>Q</italic><sub>inv</sub>&#x02009;=&#x02009;5&#x02009;&#x000d7;&#x02009;10<sup>12</sup>&#x02009;cm<sup>&#x02212;2</sup> (cm<sup>2</sup>/V&#x000a0;&#x000d7;&#x000a0;S)</th></tr></thead><tbody><tr><td>Ref. [<xref ref-type="bibr" rid="CR9">9</xref>]</td><td>&#x02212;&#x02212;/5</td><td>0.6</td><td>85</td><td>15.8</td><td>~&#x02009;0.9&#x02009;&#x000d7;&#x02009;10<sup>3</sup></td><td>417</td><td>134</td></tr><tr><td>Ref. [<xref ref-type="bibr" rid="CR14">14</xref>]</td><td>400/24</td><td>4.0</td><td>142</td><td>1.73</td><td>~&#x02009;2.3&#x02009;&#x000d7;&#x02009;10<sup>3</sup></td><td>268</td><td>184</td></tr><tr><td>This work wafer C</td><td>100/3</td><td>2.1</td><td>144</td><td>11.2</td><td>~&#x02009;4.8&#x02009;&#x000d7;&#x02009;10<sup>3</sup></td><td>283</td><td>222</td></tr></tbody></table></table-wrap></p></sec><sec id="Sec4"><title>Conclusions</title><p id="Par30">Ge pMOSFETs are realized with GeO<sub><italic>x</italic></sub> passivation, which is formed by OPO or PPO treatment of Al<sub>2</sub>O<sub>3</sub>/n-Ge in PEALD. The OPO devices exhibit the better transfer and output characteristics, the higher <italic>I</italic><sub>ON</sub>/<italic>I</italic><sub>OFF</sub> ratio, the improved subthreshold swing, and the higher peak <italic>&#x003bc;</italic><sub>eff</sub> compared to the PPO devices. For the 15-cycle OPO process, a thicker Al<sub>2</sub>O<sub>3</sub> layer leads to a higher EOT value and an improved <italic>&#x003bc;</italic><sub>eff</sub> in devices compared to the 10-cycle case. All the results in this work indicate that the OPO is an effective passivation way to achieve a high-quality Ge/dielectric interface and thus can be a promising candidate passivation technique for future Ge MOSFET fabrication.</p></sec></body><back><glossary><title>Abbreviations</title><def-list><def-item><term>Al<sub>2</sub>O<sub>3</sub></term><def><p id="Par2">Aluminum oxide</p></def></def-item><def-item><term>ALD</term><def><p id="Par3">Atomic layer deposition</p></def></def-item><def-item><term>BF<sub>2</sub><sup>+</sup></term><def><p id="Par4">Boron fluoride ion</p></def></def-item><def-item><term>EOT</term><def><p id="Par5">Equivalent oxide thickness</p></def></def-item><def-item><term>Ge</term><def><p id="Par6">Germanium</p></def></def-item><def-item><term>GeO<sub><italic>x</italic></sub></term><def><p id="Par7">Germanium oxide</p></def></def-item><def-item><term>HF</term><def><p id="Par8">Hydrofluoric acid</p></def></def-item><def-item><term>HfO<sub>2</sub></term><def><p id="Par9">Hafnium dioxide</p></def></def-item><def-item><term>TEM</term><def><p id="Par10">Transmission electron microscope</p></def></def-item><def-item><term>MOSFETs</term><def><p id="Par11">Metal-oxide-semiconductor field-effect transistors</p></def></def-item><def-item><term>OPO</term><def><p id="Par12">Ozone post oxidation</p></def></def-item><def-item><term>PPO</term><def><p id="Par13">Plasma post oxidation</p></def></def-item><def-item><term><italic>Q</italic><sub>inv</sub></term><def><p id="Par14">Inversion charge density</p></def></def-item><def-item><term>SS</term><def><p id="Par15">Subthreshold swing</p></def></def-item><def-item><term>XPS</term><def><p id="Par16">X-ray photoelectron spectroscopy</p></def></def-item><def-item><term><italic>&#x003bc;</italic><sub>eff</sub></term><def><p id="Par17">Effective hole mobility</p></def></def-item></def-list></glossary><ack><title>Acknowledgements</title><p>Not applicable.</p><sec id="FPar1"><title>Funding</title><p id="Par31">The authors acknowledge support from the National Natural Science Foundation of China under Grant No. 61534004, 61604112, 61622405, 61874081, and 61851406.</p></sec><sec id="FPar2" sec-type="data-availability"><title>Availability of Data and Materials</title><p id="Par32">The datasets supporting the conclusions of this article are included in the article.</p></sec></ack><notes notes-type="author-contribution"><title>Authors&#x02019; Contributions</title><p>YX carried out the experiments and drafted the manuscript. GQH, YL, HL, YBW, and YX designed the experiments. GQH and YL helped to revise the manuscript. JPA and YH supported the study. All the authors read and approved the final manuscript.</p></notes><notes notes-type="COI-statement"><sec id="FPar3"><title>Competing Interests</title><p>The authors declare that they have no competing interests.</p></sec><sec id="FPar4"><title>Publisher&#x02019;s Note</title><p>Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.</p></sec></notes><ref-list id="Bib1"><title>References</title><ref id="CR1"><label>1.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Kita</surname><given-names>K</given-names></name><name><surname>Suzuki</surname><given-names>S</given-names></name><name><surname>Nomura</surname><given-names>H</given-names></name><name><surname>Takahashi</surname><given-names>T</given-names></name><name><surname>Nishimura</surname><given-names>T</given-names></name><name><surname>Toriumi</surname><given-names>A</given-names></name></person-group><article-title>Direct evidence of GeO volatilization from GeO<sub>2</sub>/Ge and impact of its suppression on GeO<sub>2</sub>/Ge metal&#x02013;insulator&#x02013;semiconductor characteristics</article-title><source>Jpn J Appl Phys</source><year>2008</year><volume>47</volume><fpage>2349</fpage><pub-id pub-id-type="doi">10.1143/JJAP.47.2349</pub-id></element-citation></ref><ref id="CR2"><label>2.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Tse</surname><given-names>K</given-names></name><name><surname>Robertson</surname><given-names>J</given-names></name></person-group><article-title>Defect passivation in HfO<sub>2</sub> gate oxide by fluorine</article-title><source>Appl Phys Lett</source><year>2006</year><volume>89</volume><fpage>142914</fpage><pub-id pub-id-type="doi">10.1063/1.2360190</pub-id></element-citation></ref><ref id="CR3"><label>3.</label><element-citation publication-type="book"><person-group person-group-type="author"><name><surname>Lee</surname><given-names>C</given-names></name><name><surname>Nishimura</surname><given-names>T</given-names></name><name><surname>Tabata</surname><given-names>T</given-names></name><name><surname>Wang</surname><given-names>S</given-names></name><name><surname>Nagashio</surname><given-names>K</given-names></name><name><surname>Kita</surname><given-names>K</given-names></name><etal/></person-group><article-title>Ge MOSFETs performance: impact of Ge interface passivation</article-title><source>Electron Devices Meeting (IEDM), 2010 IEEE International</source><year>2010</year><fpage>18.1. 1</fpage><lpage>18.1. 4</lpage></element-citation></ref><ref id="CR4"><label>4.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Lee</surname><given-names>CH</given-names></name><name><surname>Tabata</surname><given-names>T</given-names></name><name><surname>Nishimura</surname><given-names>T</given-names></name><name><surname>Nagashio</surname><given-names>K</given-names></name><name><surname>Toriumi</surname><given-names>A</given-names></name></person-group><article-title>Oxidation rate reduction of Ge with O<sub>2</sub> pressure increase</article-title><source>Appl Phys Express</source><year>2012</year><volume>5</volume><fpage>114001</fpage><pub-id pub-id-type="doi">10.1143/APEX.5.114001</pub-id></element-citation></ref><ref id="CR5"><label>5.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Kuzum</surname><given-names>D</given-names></name><name><surname>Krishnamohan</surname><given-names>T</given-names></name><name><surname>Pethe</surname><given-names>AJ</given-names></name><name><surname>Okyay</surname><given-names>AK</given-names></name><name><surname>Oshima</surname><given-names>Y</given-names></name><name><surname>Sun</surname><given-names>Y</given-names></name><etal/></person-group><article-title>Ge-interface engineering with ozone oxidation for low interface-state density</article-title><source>IEEE Electron Device Lett</source><year>2008</year><volume>29</volume><fpage>328</fpage><lpage>330</lpage><pub-id pub-id-type="doi">10.1109/LED.2008.918272</pub-id></element-citation></ref><ref id="CR6"><label>6.</label><element-citation publication-type="book"><person-group person-group-type="author"><name><surname>Liu</surname><given-names>L-J</given-names></name><name><surname>Chang-Liao</surname><given-names>K-S</given-names></name><name><surname>Fu</surname><given-names>C-H</given-names></name><name><surname>Chen</surname><given-names>T-C</given-names></name><name><surname>Cheng</surname><given-names>J-W</given-names></name><name><surname>Li</surname><given-names>C-C</given-names></name><etal/></person-group><article-title>Ultralow EOT and high mobility Ge pMOSFETs with in-situ H<sub>2</sub>O plasma grown GeO<sub>2</sub> and HfON gate dielectric</article-title><source>VLSI Technology, Systems, and Applications (VLSI-TSA), 2013 International Symposium on</source><year>2013</year><fpage>1</fpage><lpage>2</lpage></element-citation></ref><ref id="CR7"><label>7.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Zhang</surname><given-names>R</given-names></name><name><surname>Lin</surname><given-names>JC</given-names></name><name><surname>Yu</surname><given-names>X</given-names></name><name><surname>Takenaka</surname><given-names>M</given-names></name><name><surname>Takagi</surname><given-names>S</given-names></name></person-group><article-title>Impact of plasma Postoxidation temperature on the electrical properties of Al<sub>2</sub>O<sub>3</sub>/GeO<sub><italic>x</italic></sub>/Ge pMOSFETs and nMOSFETs</article-title><source>IEEE Trans Electron Devices</source><year>2014</year><volume>61</volume><fpage>416</fpage><lpage>422</lpage><pub-id pub-id-type="doi">10.1109/TED.2013.2295822</pub-id></element-citation></ref><ref id="CR8"><label>8.</label><element-citation publication-type="book"><person-group person-group-type="author"><name><surname>Wu</surname><given-names>H</given-names></name><name><surname>Conrad</surname><given-names>N</given-names></name><name><surname>Wei</surname><given-names>L</given-names></name><name><surname>Ye</surname><given-names>PD</given-names></name></person-group><article-title>First experimental demonstration of Ge CMOS circuits</article-title><source>2014 IEEE International Electron Devices Meeting</source><year>2014</year><fpage>9.3.1</fpage><lpage>9.3.4</lpage></element-citation></ref><ref id="CR9"><label>9.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Zhang</surname><given-names>R</given-names></name><name><surname>Tang</surname><given-names>X</given-names></name><name><surname>Yu</surname><given-names>X</given-names></name><name><surname>Li</surname><given-names>J</given-names></name><name><surname>Zhao</surname><given-names>Y</given-names></name></person-group><article-title>Aggressive EOT scaling of Ge pMOSFETs with HfO<sub>2</sub>/AlO<sub><italic>x</italic></sub>/GeO<sub><italic>x</italic></sub> gate-stacks fabricated by ozone postoxidation</article-title><source>IEEE Electron Device Lett</source><year>2016</year><volume>37</volume><fpage>831</fpage><lpage>834</lpage><pub-id pub-id-type="doi">10.1109/LED.2016.2572731</pub-id></element-citation></ref><ref id="CR10"><label>10.</label><element-citation publication-type="book"><person-group person-group-type="author"><name><surname>Wang</surname><given-names>X</given-names></name><name><surname>Xiang</surname><given-names>J</given-names></name><name><surname>Zhao</surname><given-names>C</given-names></name><name><surname>Ye</surname><given-names>T</given-names></name><name><surname>Wang</surname><given-names>W</given-names></name></person-group><article-title>Oxidation mechanism and surface passivation of germanium by ozone</article-title><source>Electron Devices Technology and Manufacturing Conference (EDTM), 2017 IEEE</source><year>2017</year><fpage>162</fpage><lpage>163</lpage></element-citation></ref><ref id="CR11"><label>11.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Zhang</surname><given-names>W</given-names></name><name><surname>Lou</surname><given-names>X</given-names></name><name><surname>Xie</surname><given-names>Z</given-names></name><name><surname>Chang</surname><given-names>H</given-names></name></person-group><article-title>Band bending analysis of charge characteristics at GeO<sub>2</sub>/Ge interface by x-ray photoemission spectroscopy</article-title><source>J Phys D Appl Phys</source><year>2018</year><volume>52</volume><fpage>045101</fpage><pub-id pub-id-type="doi">10.1088/1361-6463/aaed00</pub-id></element-citation></ref><ref id="CR12"><label>12.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Wang</surname><given-names>X</given-names></name><name><surname>Xiang</surname><given-names>J</given-names></name><name><surname>Wang</surname><given-names>W</given-names></name><name><surname>Xiong</surname><given-names>Y</given-names></name><name><surname>Zhang</surname><given-names>J</given-names></name><name><surname>Zhao</surname><given-names>C</given-names></name></person-group><article-title>Investigation on the dominant key to achieve superior Ge surface passivation by GeO<sub><italic>x</italic></sub> based on the ozone oxidation</article-title><source>Appl Surf Sci</source><year>2015</year><volume>357</volume><fpage>1857</fpage><lpage>1862</lpage><pub-id pub-id-type="doi">10.1016/j.apsusc.2015.09.084</pub-id></element-citation></ref><ref id="CR13"><label>13.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Terman</surname><given-names>LM</given-names></name></person-group><article-title>An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes</article-title><source>Solid State Electron</source><year>1962</year><volume>5</volume><fpage>285</fpage><lpage>299</lpage><pub-id pub-id-type="doi">10.1016/0038-1101(62)90111-9</pub-id></element-citation></ref><ref id="CR14"><label>14.</label><mixed-citation publication-type="other">Zhou L, Wang X, Han K, Ma X, Wang Y, Xiang J et al (2019) Experimental investigation of remote coulomb scattering on mobility degradation of Ge pMOSFET by various PDA ambiences. IEEE Trans Electron Devices. 66:1669-1674. 10.1109/TED.2019.2900801</mixed-citation></ref><ref id="CR15"><label>15.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Toriumi</surname><given-names>A</given-names></name><name><surname>Nishimura</surname><given-names>T</given-names></name></person-group><article-title>Germanium CMOS potential from material and process perspectives: be more positive about germanium</article-title><source>Jpn J Appl Phys</source><year>2017</year><volume>57</volume><fpage>010101</fpage><pub-id pub-id-type="doi">10.7567/JJAP.57.010101</pub-id></element-citation></ref><ref id="CR16"><label>16.</label><element-citation publication-type="journal"><person-group person-group-type="author"><name><surname>Niu</surname><given-names>G</given-names></name><name><surname>Cressler</surname><given-names>JD</given-names></name><name><surname>Mathew</surname><given-names>SJ</given-names></name><name><surname>Subbanna</surname><given-names>S</given-names></name></person-group><article-title>A total resistance slope-based effective channel mobility extraction method for deep submicrometer CMOS technology</article-title><source>IEEE Trans Electron Devices</source><year>1999</year><volume>46</volume><fpage>1912</fpage><lpage>1914</lpage><pub-id pub-id-type="doi">10.1109/16.784194</pub-id></element-citation></ref></ref-list></back></article>