// Seed: 2818086673
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output wor id_2,
    output tri0 id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6
);
  logic id_8;
endmodule
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output supply0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output tri0 id_5
);
  assign id_5 = id_4;
  logic id_7;
  ;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_4 = 0;
  assign id_3 = 1;
  wire  module_1;
  logic id_8;
  logic id_9;
endmodule
