INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/ip/Rom_Triangle/sim/Rom_Triangle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Triangle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/ip/Rom_Square/sim/Rom_Square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Square
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/ip/Rom_Sin/sim/Rom_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rom_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/ip/Clk_Division_0/sim/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/ip/Clk_Division_0/sim/Clk_Division_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sources_1/new/signal_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SWUST-LF/signal/signal.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
